
ELS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056f8  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  080058e0  080058e0  000068e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f18  08005f18  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005f18  08005f18  00007010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005f18  08005f18  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f18  08005f18  00006f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f1c  08005f1c  00006f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005f20  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  20000010  08005f30  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  08005f30  000072c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e1e6  00000000  00000000  00007039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026cf  00000000  00000000  0001521f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e10  00000000  00000000  000178f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae9  00000000  00000000  00018700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a69f  00000000  00000000  000191e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011d4d  00000000  00000000  00033888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098d6f  00000000  00000000  000455d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de344  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003aac  00000000  00000000  000de388  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  000e1e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000010 	.word	0x20000010
 8000204:	00000000 	.word	0x00000000
 8000208:	080058c8 	.word	0x080058c8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000014 	.word	0x20000014
 8000224:	080058c8 	.word	0x080058c8

08000228 <__aeabi_dmul>:
 8000228:	b570      	push	{r4, r5, r6, lr}
 800022a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800022e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000232:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000236:	bf1d      	ittte	ne
 8000238:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800023c:	ea94 0f0c 	teqne	r4, ip
 8000240:	ea95 0f0c 	teqne	r5, ip
 8000244:	f000 f8de 	bleq	8000404 <__aeabi_dmul+0x1dc>
 8000248:	442c      	add	r4, r5
 800024a:	ea81 0603 	eor.w	r6, r1, r3
 800024e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000252:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000256:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800025a:	bf18      	it	ne
 800025c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000260:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000264:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000268:	d038      	beq.n	80002dc <__aeabi_dmul+0xb4>
 800026a:	fba0 ce02 	umull	ip, lr, r0, r2
 800026e:	f04f 0500 	mov.w	r5, #0
 8000272:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000276:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800027a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800027e:	f04f 0600 	mov.w	r6, #0
 8000282:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000286:	f09c 0f00 	teq	ip, #0
 800028a:	bf18      	it	ne
 800028c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000290:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000294:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000298:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800029c:	d204      	bcs.n	80002a8 <__aeabi_dmul+0x80>
 800029e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002a2:	416d      	adcs	r5, r5
 80002a4:	eb46 0606 	adc.w	r6, r6, r6
 80002a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002c0:	bf88      	it	hi
 80002c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002c6:	d81e      	bhi.n	8000306 <__aeabi_dmul+0xde>
 80002c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002cc:	bf08      	it	eq
 80002ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002d2:	f150 0000 	adcs.w	r0, r0, #0
 80002d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002da:	bd70      	pop	{r4, r5, r6, pc}
 80002dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002e0:	ea46 0101 	orr.w	r1, r6, r1
 80002e4:	ea40 0002 	orr.w	r0, r0, r2
 80002e8:	ea81 0103 	eor.w	r1, r1, r3
 80002ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f0:	bfc2      	ittt	gt
 80002f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002fa:	bd70      	popgt	{r4, r5, r6, pc}
 80002fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000300:	f04f 0e00 	mov.w	lr, #0
 8000304:	3c01      	subs	r4, #1
 8000306:	f300 80ab 	bgt.w	8000460 <__aeabi_dmul+0x238>
 800030a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800030e:	bfde      	ittt	le
 8000310:	2000      	movle	r0, #0
 8000312:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000316:	bd70      	pople	{r4, r5, r6, pc}
 8000318:	f1c4 0400 	rsb	r4, r4, #0
 800031c:	3c20      	subs	r4, #32
 800031e:	da35      	bge.n	800038c <__aeabi_dmul+0x164>
 8000320:	340c      	adds	r4, #12
 8000322:	dc1b      	bgt.n	800035c <__aeabi_dmul+0x134>
 8000324:	f104 0414 	add.w	r4, r4, #20
 8000328:	f1c4 0520 	rsb	r5, r4, #32
 800032c:	fa00 f305 	lsl.w	r3, r0, r5
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f205 	lsl.w	r2, r1, r5
 8000338:	ea40 0002 	orr.w	r0, r0, r2
 800033c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000340:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000344:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000348:	fa21 f604 	lsr.w	r6, r1, r4
 800034c:	eb42 0106 	adc.w	r1, r2, r6
 8000350:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000354:	bf08      	it	eq
 8000356:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800035a:	bd70      	pop	{r4, r5, r6, pc}
 800035c:	f1c4 040c 	rsb	r4, r4, #12
 8000360:	f1c4 0520 	rsb	r5, r4, #32
 8000364:	fa00 f304 	lsl.w	r3, r0, r4
 8000368:	fa20 f005 	lsr.w	r0, r0, r5
 800036c:	fa01 f204 	lsl.w	r2, r1, r4
 8000370:	ea40 0002 	orr.w	r0, r0, r2
 8000374:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000378:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000384:	bf08      	it	eq
 8000386:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800038a:	bd70      	pop	{r4, r5, r6, pc}
 800038c:	f1c4 0520 	rsb	r5, r4, #32
 8000390:	fa00 f205 	lsl.w	r2, r0, r5
 8000394:	ea4e 0e02 	orr.w	lr, lr, r2
 8000398:	fa20 f304 	lsr.w	r3, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea43 0302 	orr.w	r3, r3, r2
 80003a4:	fa21 f004 	lsr.w	r0, r1, r4
 80003a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003ac:	fa21 f204 	lsr.w	r2, r1, r4
 80003b0:	ea20 0002 	bic.w	r0, r0, r2
 80003b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f094 0f00 	teq	r4, #0
 80003c8:	d10f      	bne.n	80003ea <__aeabi_dmul+0x1c2>
 80003ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003ce:	0040      	lsls	r0, r0, #1
 80003d0:	eb41 0101 	adc.w	r1, r1, r1
 80003d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003d8:	bf08      	it	eq
 80003da:	3c01      	subeq	r4, #1
 80003dc:	d0f7      	beq.n	80003ce <__aeabi_dmul+0x1a6>
 80003de:	ea41 0106 	orr.w	r1, r1, r6
 80003e2:	f095 0f00 	teq	r5, #0
 80003e6:	bf18      	it	ne
 80003e8:	4770      	bxne	lr
 80003ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003ee:	0052      	lsls	r2, r2, #1
 80003f0:	eb43 0303 	adc.w	r3, r3, r3
 80003f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003f8:	bf08      	it	eq
 80003fa:	3d01      	subeq	r5, #1
 80003fc:	d0f7      	beq.n	80003ee <__aeabi_dmul+0x1c6>
 80003fe:	ea43 0306 	orr.w	r3, r3, r6
 8000402:	4770      	bx	lr
 8000404:	ea94 0f0c 	teq	r4, ip
 8000408:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800040c:	bf18      	it	ne
 800040e:	ea95 0f0c 	teqne	r5, ip
 8000412:	d00c      	beq.n	800042e <__aeabi_dmul+0x206>
 8000414:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000418:	bf18      	it	ne
 800041a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041e:	d1d1      	bne.n	80003c4 <__aeabi_dmul+0x19c>
 8000420:	ea81 0103 	eor.w	r1, r1, r3
 8000424:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000428:	f04f 0000 	mov.w	r0, #0
 800042c:	bd70      	pop	{r4, r5, r6, pc}
 800042e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000432:	bf06      	itte	eq
 8000434:	4610      	moveq	r0, r2
 8000436:	4619      	moveq	r1, r3
 8000438:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800043c:	d019      	beq.n	8000472 <__aeabi_dmul+0x24a>
 800043e:	ea94 0f0c 	teq	r4, ip
 8000442:	d102      	bne.n	800044a <__aeabi_dmul+0x222>
 8000444:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000448:	d113      	bne.n	8000472 <__aeabi_dmul+0x24a>
 800044a:	ea95 0f0c 	teq	r5, ip
 800044e:	d105      	bne.n	800045c <__aeabi_dmul+0x234>
 8000450:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000454:	bf1c      	itt	ne
 8000456:	4610      	movne	r0, r2
 8000458:	4619      	movne	r1, r3
 800045a:	d10a      	bne.n	8000472 <__aeabi_dmul+0x24a>
 800045c:	ea81 0103 	eor.w	r1, r1, r3
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd70      	pop	{r4, r5, r6, pc}
 8000472:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000476:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800047a:	bd70      	pop	{r4, r5, r6, pc}

0800047c <__aeabi_drsub>:
 800047c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	e002      	b.n	8000488 <__adddf3>
 8000482:	bf00      	nop

08000484 <__aeabi_dsub>:
 8000484:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000488 <__adddf3>:
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800048e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000492:	ea94 0f05 	teq	r4, r5
 8000496:	bf08      	it	eq
 8000498:	ea90 0f02 	teqeq	r0, r2
 800049c:	bf1f      	itttt	ne
 800049e:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004a2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ae:	f000 80e2 	beq.w	8000676 <__adddf3+0x1ee>
 80004b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004ba:	bfb8      	it	lt
 80004bc:	426d      	neglt	r5, r5
 80004be:	dd0c      	ble.n	80004da <__adddf3+0x52>
 80004c0:	442c      	add	r4, r5
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	ea82 0000 	eor.w	r0, r2, r0
 80004ce:	ea83 0101 	eor.w	r1, r3, r1
 80004d2:	ea80 0202 	eor.w	r2, r0, r2
 80004d6:	ea81 0303 	eor.w	r3, r1, r3
 80004da:	2d36      	cmp	r5, #54	@ 0x36
 80004dc:	bf88      	it	hi
 80004de:	bd30      	pophi	{r4, r5, pc}
 80004e0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f0:	d002      	beq.n	80004f8 <__adddf3+0x70>
 80004f2:	4240      	negs	r0, r0
 80004f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000500:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000504:	d002      	beq.n	800050c <__adddf3+0x84>
 8000506:	4252      	negs	r2, r2
 8000508:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800050c:	ea94 0f05 	teq	r4, r5
 8000510:	f000 80a7 	beq.w	8000662 <__adddf3+0x1da>
 8000514:	f1a4 0401 	sub.w	r4, r4, #1
 8000518:	f1d5 0e20 	rsbs	lr, r5, #32
 800051c:	db0d      	blt.n	800053a <__adddf3+0xb2>
 800051e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000522:	fa22 f205 	lsr.w	r2, r2, r5
 8000526:	1880      	adds	r0, r0, r2
 8000528:	f141 0100 	adc.w	r1, r1, #0
 800052c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000530:	1880      	adds	r0, r0, r2
 8000532:	fa43 f305 	asr.w	r3, r3, r5
 8000536:	4159      	adcs	r1, r3
 8000538:	e00e      	b.n	8000558 <__adddf3+0xd0>
 800053a:	f1a5 0520 	sub.w	r5, r5, #32
 800053e:	f10e 0e20 	add.w	lr, lr, #32
 8000542:	2a01      	cmp	r2, #1
 8000544:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000548:	bf28      	it	cs
 800054a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800054e:	fa43 f305 	asr.w	r3, r3, r5
 8000552:	18c0      	adds	r0, r0, r3
 8000554:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	d507      	bpl.n	800056e <__adddf3+0xe6>
 800055e:	f04f 0e00 	mov.w	lr, #0
 8000562:	f1dc 0c00 	rsbs	ip, ip, #0
 8000566:	eb7e 0000 	sbcs.w	r0, lr, r0
 800056a:	eb6e 0101 	sbc.w	r1, lr, r1
 800056e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000572:	d31b      	bcc.n	80005ac <__adddf3+0x124>
 8000574:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000578:	d30c      	bcc.n	8000594 <__adddf3+0x10c>
 800057a:	0849      	lsrs	r1, r1, #1
 800057c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000580:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000584:	f104 0401 	add.w	r4, r4, #1
 8000588:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800058c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000590:	f080 809a 	bcs.w	80006c8 <__adddf3+0x240>
 8000594:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000598:	bf08      	it	eq
 800059a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800059e:	f150 0000 	adcs.w	r0, r0, #0
 80005a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a6:	ea41 0105 	orr.w	r1, r1, r5
 80005aa:	bd30      	pop	{r4, r5, pc}
 80005ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b0:	4140      	adcs	r0, r0
 80005b2:	eb41 0101 	adc.w	r1, r1, r1
 80005b6:	3c01      	subs	r4, #1
 80005b8:	bf28      	it	cs
 80005ba:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005be:	d2e9      	bcs.n	8000594 <__adddf3+0x10c>
 80005c0:	f091 0f00 	teq	r1, #0
 80005c4:	bf04      	itt	eq
 80005c6:	4601      	moveq	r1, r0
 80005c8:	2000      	moveq	r0, #0
 80005ca:	fab1 f381 	clz	r3, r1
 80005ce:	bf08      	it	eq
 80005d0:	3320      	addeq	r3, #32
 80005d2:	f1a3 030b 	sub.w	r3, r3, #11
 80005d6:	f1b3 0220 	subs.w	r2, r3, #32
 80005da:	da0c      	bge.n	80005f6 <__adddf3+0x16e>
 80005dc:	320c      	adds	r2, #12
 80005de:	dd08      	ble.n	80005f2 <__adddf3+0x16a>
 80005e0:	f102 0c14 	add.w	ip, r2, #20
 80005e4:	f1c2 020c 	rsb	r2, r2, #12
 80005e8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005ec:	fa21 f102 	lsr.w	r1, r1, r2
 80005f0:	e00c      	b.n	800060c <__adddf3+0x184>
 80005f2:	f102 0214 	add.w	r2, r2, #20
 80005f6:	bfd8      	it	le
 80005f8:	f1c2 0c20 	rsble	ip, r2, #32
 80005fc:	fa01 f102 	lsl.w	r1, r1, r2
 8000600:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000604:	bfdc      	itt	le
 8000606:	ea41 010c 	orrle.w	r1, r1, ip
 800060a:	4090      	lslle	r0, r2
 800060c:	1ae4      	subs	r4, r4, r3
 800060e:	bfa2      	ittt	ge
 8000610:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000614:	4329      	orrge	r1, r5
 8000616:	bd30      	popge	{r4, r5, pc}
 8000618:	ea6f 0404 	mvn.w	r4, r4
 800061c:	3c1f      	subs	r4, #31
 800061e:	da1c      	bge.n	800065a <__adddf3+0x1d2>
 8000620:	340c      	adds	r4, #12
 8000622:	dc0e      	bgt.n	8000642 <__adddf3+0x1ba>
 8000624:	f104 0414 	add.w	r4, r4, #20
 8000628:	f1c4 0220 	rsb	r2, r4, #32
 800062c:	fa20 f004 	lsr.w	r0, r0, r4
 8000630:	fa01 f302 	lsl.w	r3, r1, r2
 8000634:	ea40 0003 	orr.w	r0, r0, r3
 8000638:	fa21 f304 	lsr.w	r3, r1, r4
 800063c:	ea45 0103 	orr.w	r1, r5, r3
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	f1c4 040c 	rsb	r4, r4, #12
 8000646:	f1c4 0220 	rsb	r2, r4, #32
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 f304 	lsl.w	r3, r1, r4
 8000652:	ea40 0003 	orr.w	r0, r0, r3
 8000656:	4629      	mov	r1, r5
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	fa21 f004 	lsr.w	r0, r1, r4
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	f094 0f00 	teq	r4, #0
 8000666:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800066a:	bf06      	itte	eq
 800066c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000670:	3401      	addeq	r4, #1
 8000672:	3d01      	subne	r5, #1
 8000674:	e74e      	b.n	8000514 <__adddf3+0x8c>
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf18      	it	ne
 800067c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000680:	d029      	beq.n	80006d6 <__adddf3+0x24e>
 8000682:	ea94 0f05 	teq	r4, r5
 8000686:	bf08      	it	eq
 8000688:	ea90 0f02 	teqeq	r0, r2
 800068c:	d005      	beq.n	800069a <__adddf3+0x212>
 800068e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000692:	bf04      	itt	eq
 8000694:	4619      	moveq	r1, r3
 8000696:	4610      	moveq	r0, r2
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	ea91 0f03 	teq	r1, r3
 800069e:	bf1e      	ittt	ne
 80006a0:	2100      	movne	r1, #0
 80006a2:	2000      	movne	r0, #0
 80006a4:	bd30      	popne	{r4, r5, pc}
 80006a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006aa:	d105      	bne.n	80006b8 <__adddf3+0x230>
 80006ac:	0040      	lsls	r0, r0, #1
 80006ae:	4149      	adcs	r1, r1
 80006b0:	bf28      	it	cs
 80006b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006b6:	bd30      	pop	{r4, r5, pc}
 80006b8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006bc:	bf3c      	itt	cc
 80006be:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006c2:	bd30      	popcc	{r4, r5, pc}
 80006c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006cc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd30      	pop	{r4, r5, pc}
 80006d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006da:	bf1a      	itte	ne
 80006dc:	4619      	movne	r1, r3
 80006de:	4610      	movne	r0, r2
 80006e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006e4:	bf1c      	itt	ne
 80006e6:	460b      	movne	r3, r1
 80006e8:	4602      	movne	r2, r0
 80006ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ee:	bf06      	itte	eq
 80006f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006f4:	ea91 0f03 	teqeq	r1, r3
 80006f8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006fc:	bd30      	pop	{r4, r5, pc}
 80006fe:	bf00      	nop

08000700 <__aeabi_ui2d>:
 8000700:	f090 0f00 	teq	r0, #0
 8000704:	bf04      	itt	eq
 8000706:	2100      	moveq	r1, #0
 8000708:	4770      	bxeq	lr
 800070a:	b530      	push	{r4, r5, lr}
 800070c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000710:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000714:	f04f 0500 	mov.w	r5, #0
 8000718:	f04f 0100 	mov.w	r1, #0
 800071c:	e750      	b.n	80005c0 <__adddf3+0x138>
 800071e:	bf00      	nop

08000720 <__aeabi_i2d>:
 8000720:	f090 0f00 	teq	r0, #0
 8000724:	bf04      	itt	eq
 8000726:	2100      	moveq	r1, #0
 8000728:	4770      	bxeq	lr
 800072a:	b530      	push	{r4, r5, lr}
 800072c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000730:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000734:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000738:	bf48      	it	mi
 800073a:	4240      	negmi	r0, r0
 800073c:	f04f 0100 	mov.w	r1, #0
 8000740:	e73e      	b.n	80005c0 <__adddf3+0x138>
 8000742:	bf00      	nop

08000744 <__aeabi_f2d>:
 8000744:	0042      	lsls	r2, r0, #1
 8000746:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800074a:	ea4f 0131 	mov.w	r1, r1, rrx
 800074e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000752:	bf1f      	itttt	ne
 8000754:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000758:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800075c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000760:	4770      	bxne	lr
 8000762:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000766:	bf08      	it	eq
 8000768:	4770      	bxeq	lr
 800076a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800076e:	bf04      	itt	eq
 8000770:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000774:	4770      	bxeq	lr
 8000776:	b530      	push	{r4, r5, lr}
 8000778:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	e71c      	b.n	80005c0 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_ul2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f04f 0500 	mov.w	r5, #0
 8000796:	e00a      	b.n	80007ae <__aeabi_l2d+0x16>

08000798 <__aeabi_l2d>:
 8000798:	ea50 0201 	orrs.w	r2, r0, r1
 800079c:	bf08      	it	eq
 800079e:	4770      	bxeq	lr
 80007a0:	b530      	push	{r4, r5, lr}
 80007a2:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007a6:	d502      	bpl.n	80007ae <__aeabi_l2d+0x16>
 80007a8:	4240      	negs	r0, r0
 80007aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007ae:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007ba:	f43f aed8 	beq.w	800056e <__adddf3+0xe6>
 80007be:	f04f 0203 	mov.w	r2, #3
 80007c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c6:	bf18      	it	ne
 80007c8:	3203      	addne	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007d6:	f1c2 0320 	rsb	r3, r2, #32
 80007da:	fa00 fc03 	lsl.w	ip, r0, r3
 80007de:	fa20 f002 	lsr.w	r0, r0, r2
 80007e2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007e6:	ea40 000e 	orr.w	r0, r0, lr
 80007ea:	fa21 f102 	lsr.w	r1, r1, r2
 80007ee:	4414      	add	r4, r2
 80007f0:	e6bd      	b.n	800056e <__adddf3+0xe6>
 80007f2:	bf00      	nop

080007f4 <__aeabi_d2uiz>:
 80007f4:	004a      	lsls	r2, r1, #1
 80007f6:	d211      	bcs.n	800081c <__aeabi_d2uiz+0x28>
 80007f8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007fc:	d211      	bcs.n	8000822 <__aeabi_d2uiz+0x2e>
 80007fe:	d50d      	bpl.n	800081c <__aeabi_d2uiz+0x28>
 8000800:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000804:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000808:	d40e      	bmi.n	8000828 <__aeabi_d2uiz+0x34>
 800080a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800080e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000812:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000816:	fa23 f002 	lsr.w	r0, r3, r2
 800081a:	4770      	bx	lr
 800081c:	f04f 0000 	mov.w	r0, #0
 8000820:	4770      	bx	lr
 8000822:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000826:	d102      	bne.n	800082e <__aeabi_d2uiz+0x3a>
 8000828:	f04f 30ff 	mov.w	r0, #4294967295
 800082c:	4770      	bx	lr
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	4770      	bx	lr

08000834 <__aeabi_frsub>:
 8000834:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000838:	e002      	b.n	8000840 <__addsf3>
 800083a:	bf00      	nop

0800083c <__aeabi_fsub>:
 800083c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000840 <__addsf3>:
 8000840:	0042      	lsls	r2, r0, #1
 8000842:	bf1f      	itttt	ne
 8000844:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000848:	ea92 0f03 	teqne	r2, r3
 800084c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000850:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000854:	d06a      	beq.n	800092c <__addsf3+0xec>
 8000856:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800085a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800085e:	bfc1      	itttt	gt
 8000860:	18d2      	addgt	r2, r2, r3
 8000862:	4041      	eorgt	r1, r0
 8000864:	4048      	eorgt	r0, r1
 8000866:	4041      	eorgt	r1, r0
 8000868:	bfb8      	it	lt
 800086a:	425b      	neglt	r3, r3
 800086c:	2b19      	cmp	r3, #25
 800086e:	bf88      	it	hi
 8000870:	4770      	bxhi	lr
 8000872:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000876:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800087a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800087e:	bf18      	it	ne
 8000880:	4240      	negne	r0, r0
 8000882:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000886:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800088a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800088e:	bf18      	it	ne
 8000890:	4249      	negne	r1, r1
 8000892:	ea92 0f03 	teq	r2, r3
 8000896:	d03f      	beq.n	8000918 <__addsf3+0xd8>
 8000898:	f1a2 0201 	sub.w	r2, r2, #1
 800089c:	fa41 fc03 	asr.w	ip, r1, r3
 80008a0:	eb10 000c 	adds.w	r0, r0, ip
 80008a4:	f1c3 0320 	rsb	r3, r3, #32
 80008a8:	fa01 f103 	lsl.w	r1, r1, r3
 80008ac:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80008b0:	d502      	bpl.n	80008b8 <__addsf3+0x78>
 80008b2:	4249      	negs	r1, r1
 80008b4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80008b8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80008bc:	d313      	bcc.n	80008e6 <__addsf3+0xa6>
 80008be:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80008c2:	d306      	bcc.n	80008d2 <__addsf3+0x92>
 80008c4:	0840      	lsrs	r0, r0, #1
 80008c6:	ea4f 0131 	mov.w	r1, r1, rrx
 80008ca:	f102 0201 	add.w	r2, r2, #1
 80008ce:	2afe      	cmp	r2, #254	@ 0xfe
 80008d0:	d251      	bcs.n	8000976 <__addsf3+0x136>
 80008d2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80008d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008da:	bf08      	it	eq
 80008dc:	f020 0001 	biceq.w	r0, r0, #1
 80008e0:	ea40 0003 	orr.w	r0, r0, r3
 80008e4:	4770      	bx	lr
 80008e6:	0049      	lsls	r1, r1, #1
 80008e8:	eb40 0000 	adc.w	r0, r0, r0
 80008ec:	3a01      	subs	r2, #1
 80008ee:	bf28      	it	cs
 80008f0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80008f4:	d2ed      	bcs.n	80008d2 <__addsf3+0x92>
 80008f6:	fab0 fc80 	clz	ip, r0
 80008fa:	f1ac 0c08 	sub.w	ip, ip, #8
 80008fe:	ebb2 020c 	subs.w	r2, r2, ip
 8000902:	fa00 f00c 	lsl.w	r0, r0, ip
 8000906:	bfaa      	itet	ge
 8000908:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800090c:	4252      	neglt	r2, r2
 800090e:	4318      	orrge	r0, r3
 8000910:	bfbc      	itt	lt
 8000912:	40d0      	lsrlt	r0, r2
 8000914:	4318      	orrlt	r0, r3
 8000916:	4770      	bx	lr
 8000918:	f092 0f00 	teq	r2, #0
 800091c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000920:	bf06      	itte	eq
 8000922:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000926:	3201      	addeq	r2, #1
 8000928:	3b01      	subne	r3, #1
 800092a:	e7b5      	b.n	8000898 <__addsf3+0x58>
 800092c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000930:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000934:	bf18      	it	ne
 8000936:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800093a:	d021      	beq.n	8000980 <__addsf3+0x140>
 800093c:	ea92 0f03 	teq	r2, r3
 8000940:	d004      	beq.n	800094c <__addsf3+0x10c>
 8000942:	f092 0f00 	teq	r2, #0
 8000946:	bf08      	it	eq
 8000948:	4608      	moveq	r0, r1
 800094a:	4770      	bx	lr
 800094c:	ea90 0f01 	teq	r0, r1
 8000950:	bf1c      	itt	ne
 8000952:	2000      	movne	r0, #0
 8000954:	4770      	bxne	lr
 8000956:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800095a:	d104      	bne.n	8000966 <__addsf3+0x126>
 800095c:	0040      	lsls	r0, r0, #1
 800095e:	bf28      	it	cs
 8000960:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000964:	4770      	bx	lr
 8000966:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800096a:	bf3c      	itt	cc
 800096c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000970:	4770      	bxcc	lr
 8000972:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000976:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800097a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800097e:	4770      	bx	lr
 8000980:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000984:	bf16      	itet	ne
 8000986:	4608      	movne	r0, r1
 8000988:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800098c:	4601      	movne	r1, r0
 800098e:	0242      	lsls	r2, r0, #9
 8000990:	bf06      	itte	eq
 8000992:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000996:	ea90 0f01 	teqeq	r0, r1
 800099a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800099e:	4770      	bx	lr

080009a0 <__aeabi_ui2f>:
 80009a0:	f04f 0300 	mov.w	r3, #0
 80009a4:	e004      	b.n	80009b0 <__aeabi_i2f+0x8>
 80009a6:	bf00      	nop

080009a8 <__aeabi_i2f>:
 80009a8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80009ac:	bf48      	it	mi
 80009ae:	4240      	negmi	r0, r0
 80009b0:	ea5f 0c00 	movs.w	ip, r0
 80009b4:	bf08      	it	eq
 80009b6:	4770      	bxeq	lr
 80009b8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80009bc:	4601      	mov	r1, r0
 80009be:	f04f 0000 	mov.w	r0, #0
 80009c2:	e01c      	b.n	80009fe <__aeabi_l2f+0x2a>

080009c4 <__aeabi_ul2f>:
 80009c4:	ea50 0201 	orrs.w	r2, r0, r1
 80009c8:	bf08      	it	eq
 80009ca:	4770      	bxeq	lr
 80009cc:	f04f 0300 	mov.w	r3, #0
 80009d0:	e00a      	b.n	80009e8 <__aeabi_l2f+0x14>
 80009d2:	bf00      	nop

080009d4 <__aeabi_l2f>:
 80009d4:	ea50 0201 	orrs.w	r2, r0, r1
 80009d8:	bf08      	it	eq
 80009da:	4770      	bxeq	lr
 80009dc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80009e0:	d502      	bpl.n	80009e8 <__aeabi_l2f+0x14>
 80009e2:	4240      	negs	r0, r0
 80009e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009e8:	ea5f 0c01 	movs.w	ip, r1
 80009ec:	bf02      	ittt	eq
 80009ee:	4684      	moveq	ip, r0
 80009f0:	4601      	moveq	r1, r0
 80009f2:	2000      	moveq	r0, #0
 80009f4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80009f8:	bf08      	it	eq
 80009fa:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80009fe:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000a02:	fabc f28c 	clz	r2, ip
 8000a06:	3a08      	subs	r2, #8
 8000a08:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000a0c:	db10      	blt.n	8000a30 <__aeabi_l2f+0x5c>
 8000a0e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000a12:	4463      	add	r3, ip
 8000a14:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a18:	f1c2 0220 	rsb	r2, r2, #32
 8000a1c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000a20:	fa20 f202 	lsr.w	r2, r0, r2
 8000a24:	eb43 0002 	adc.w	r0, r3, r2
 8000a28:	bf08      	it	eq
 8000a2a:	f020 0001 	biceq.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	f102 0220 	add.w	r2, r2, #32
 8000a34:	fa01 fc02 	lsl.w	ip, r1, r2
 8000a38:	f1c2 0220 	rsb	r2, r2, #32
 8000a3c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000a40:	fa21 f202 	lsr.w	r2, r1, r2
 8000a44:	eb43 0002 	adc.w	r0, r3, r2
 8000a48:	bf08      	it	eq
 8000a4a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a4e:	4770      	bx	lr

08000a50 <__aeabi_fmul>:
 8000a50:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a54:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a58:	bf1e      	ittt	ne
 8000a5a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a5e:	ea92 0f0c 	teqne	r2, ip
 8000a62:	ea93 0f0c 	teqne	r3, ip
 8000a66:	d06f      	beq.n	8000b48 <__aeabi_fmul+0xf8>
 8000a68:	441a      	add	r2, r3
 8000a6a:	ea80 0c01 	eor.w	ip, r0, r1
 8000a6e:	0240      	lsls	r0, r0, #9
 8000a70:	bf18      	it	ne
 8000a72:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000a76:	d01e      	beq.n	8000ab6 <__aeabi_fmul+0x66>
 8000a78:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a7c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a80:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a84:	fba0 3101 	umull	r3, r1, r0, r1
 8000a88:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a8c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000a90:	bf3e      	ittt	cc
 8000a92:	0049      	lslcc	r1, r1, #1
 8000a94:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a98:	005b      	lslcc	r3, r3, #1
 8000a9a:	ea40 0001 	orr.w	r0, r0, r1
 8000a9e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000aa2:	2afd      	cmp	r2, #253	@ 0xfd
 8000aa4:	d81d      	bhi.n	8000ae2 <__aeabi_fmul+0x92>
 8000aa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000aaa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aae:	bf08      	it	eq
 8000ab0:	f020 0001 	biceq.w	r0, r0, #1
 8000ab4:	4770      	bx	lr
 8000ab6:	f090 0f00 	teq	r0, #0
 8000aba:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000abe:	bf08      	it	eq
 8000ac0:	0249      	lsleq	r1, r1, #9
 8000ac2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ac6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000aca:	3a7f      	subs	r2, #127	@ 0x7f
 8000acc:	bfc2      	ittt	gt
 8000ace:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ad2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ad6:	4770      	bxgt	lr
 8000ad8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000adc:	f04f 0300 	mov.w	r3, #0
 8000ae0:	3a01      	subs	r2, #1
 8000ae2:	dc5d      	bgt.n	8000ba0 <__aeabi_fmul+0x150>
 8000ae4:	f112 0f19 	cmn.w	r2, #25
 8000ae8:	bfdc      	itt	le
 8000aea:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000aee:	4770      	bxle	lr
 8000af0:	f1c2 0200 	rsb	r2, r2, #0
 8000af4:	0041      	lsls	r1, r0, #1
 8000af6:	fa21 f102 	lsr.w	r1, r1, r2
 8000afa:	f1c2 0220 	rsb	r2, r2, #32
 8000afe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b02:	ea5f 0031 	movs.w	r0, r1, rrx
 8000b06:	f140 0000 	adc.w	r0, r0, #0
 8000b0a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000b0e:	bf08      	it	eq
 8000b10:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b14:	4770      	bx	lr
 8000b16:	f092 0f00 	teq	r2, #0
 8000b1a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000b1e:	bf02      	ittt	eq
 8000b20:	0040      	lsleq	r0, r0, #1
 8000b22:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000b26:	3a01      	subeq	r2, #1
 8000b28:	d0f9      	beq.n	8000b1e <__aeabi_fmul+0xce>
 8000b2a:	ea40 000c 	orr.w	r0, r0, ip
 8000b2e:	f093 0f00 	teq	r3, #0
 8000b32:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b36:	bf02      	ittt	eq
 8000b38:	0049      	lsleq	r1, r1, #1
 8000b3a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000b3e:	3b01      	subeq	r3, #1
 8000b40:	d0f9      	beq.n	8000b36 <__aeabi_fmul+0xe6>
 8000b42:	ea41 010c 	orr.w	r1, r1, ip
 8000b46:	e78f      	b.n	8000a68 <__aeabi_fmul+0x18>
 8000b48:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b4c:	ea92 0f0c 	teq	r2, ip
 8000b50:	bf18      	it	ne
 8000b52:	ea93 0f0c 	teqne	r3, ip
 8000b56:	d00a      	beq.n	8000b6e <__aeabi_fmul+0x11e>
 8000b58:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000b5c:	bf18      	it	ne
 8000b5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000b62:	d1d8      	bne.n	8000b16 <__aeabi_fmul+0xc6>
 8000b64:	ea80 0001 	eor.w	r0, r0, r1
 8000b68:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	4770      	bx	lr
 8000b6e:	f090 0f00 	teq	r0, #0
 8000b72:	bf17      	itett	ne
 8000b74:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000b78:	4608      	moveq	r0, r1
 8000b7a:	f091 0f00 	teqne	r1, #0
 8000b7e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000b82:	d014      	beq.n	8000bae <__aeabi_fmul+0x15e>
 8000b84:	ea92 0f0c 	teq	r2, ip
 8000b88:	d101      	bne.n	8000b8e <__aeabi_fmul+0x13e>
 8000b8a:	0242      	lsls	r2, r0, #9
 8000b8c:	d10f      	bne.n	8000bae <__aeabi_fmul+0x15e>
 8000b8e:	ea93 0f0c 	teq	r3, ip
 8000b92:	d103      	bne.n	8000b9c <__aeabi_fmul+0x14c>
 8000b94:	024b      	lsls	r3, r1, #9
 8000b96:	bf18      	it	ne
 8000b98:	4608      	movne	r0, r1
 8000b9a:	d108      	bne.n	8000bae <__aeabi_fmul+0x15e>
 8000b9c:	ea80 0001 	eor.w	r0, r0, r1
 8000ba0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ba4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ba8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bac:	4770      	bx	lr
 8000bae:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bb2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_fdiv>:
 8000bb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bc0:	bf1e      	ittt	ne
 8000bc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bc6:	ea92 0f0c 	teqne	r2, ip
 8000bca:	ea93 0f0c 	teqne	r3, ip
 8000bce:	d069      	beq.n	8000ca4 <__aeabi_fdiv+0xec>
 8000bd0:	eba2 0203 	sub.w	r2, r2, r3
 8000bd4:	ea80 0c01 	eor.w	ip, r0, r1
 8000bd8:	0249      	lsls	r1, r1, #9
 8000bda:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000bde:	d037      	beq.n	8000c50 <__aeabi_fdiv+0x98>
 8000be0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000be4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000be8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000bec:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000bf0:	428b      	cmp	r3, r1
 8000bf2:	bf38      	it	cc
 8000bf4:	005b      	lslcc	r3, r3, #1
 8000bf6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000bfa:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000bfe:	428b      	cmp	r3, r1
 8000c00:	bf24      	itt	cs
 8000c02:	1a5b      	subcs	r3, r3, r1
 8000c04:	ea40 000c 	orrcs.w	r0, r0, ip
 8000c08:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000c0c:	bf24      	itt	cs
 8000c0e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000c12:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000c16:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000c1a:	bf24      	itt	cs
 8000c1c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000c20:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000c24:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000c28:	bf24      	itt	cs
 8000c2a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000c2e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000c32:	011b      	lsls	r3, r3, #4
 8000c34:	bf18      	it	ne
 8000c36:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000c3a:	d1e0      	bne.n	8000bfe <__aeabi_fdiv+0x46>
 8000c3c:	2afd      	cmp	r2, #253	@ 0xfd
 8000c3e:	f63f af50 	bhi.w	8000ae2 <__aeabi_fmul+0x92>
 8000c42:	428b      	cmp	r3, r1
 8000c44:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c48:	bf08      	it	eq
 8000c4a:	f020 0001 	biceq.w	r0, r0, #1
 8000c4e:	4770      	bx	lr
 8000c50:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c54:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c58:	327f      	adds	r2, #127	@ 0x7f
 8000c5a:	bfc2      	ittt	gt
 8000c5c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c60:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c64:	4770      	bxgt	lr
 8000c66:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c6a:	f04f 0300 	mov.w	r3, #0
 8000c6e:	3a01      	subs	r2, #1
 8000c70:	e737      	b.n	8000ae2 <__aeabi_fmul+0x92>
 8000c72:	f092 0f00 	teq	r2, #0
 8000c76:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c7a:	bf02      	ittt	eq
 8000c7c:	0040      	lsleq	r0, r0, #1
 8000c7e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c82:	3a01      	subeq	r2, #1
 8000c84:	d0f9      	beq.n	8000c7a <__aeabi_fdiv+0xc2>
 8000c86:	ea40 000c 	orr.w	r0, r0, ip
 8000c8a:	f093 0f00 	teq	r3, #0
 8000c8e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c92:	bf02      	ittt	eq
 8000c94:	0049      	lsleq	r1, r1, #1
 8000c96:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c9a:	3b01      	subeq	r3, #1
 8000c9c:	d0f9      	beq.n	8000c92 <__aeabi_fdiv+0xda>
 8000c9e:	ea41 010c 	orr.w	r1, r1, ip
 8000ca2:	e795      	b.n	8000bd0 <__aeabi_fdiv+0x18>
 8000ca4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca8:	ea92 0f0c 	teq	r2, ip
 8000cac:	d108      	bne.n	8000cc0 <__aeabi_fdiv+0x108>
 8000cae:	0242      	lsls	r2, r0, #9
 8000cb0:	f47f af7d 	bne.w	8000bae <__aeabi_fmul+0x15e>
 8000cb4:	ea93 0f0c 	teq	r3, ip
 8000cb8:	f47f af70 	bne.w	8000b9c <__aeabi_fmul+0x14c>
 8000cbc:	4608      	mov	r0, r1
 8000cbe:	e776      	b.n	8000bae <__aeabi_fmul+0x15e>
 8000cc0:	ea93 0f0c 	teq	r3, ip
 8000cc4:	d104      	bne.n	8000cd0 <__aeabi_fdiv+0x118>
 8000cc6:	024b      	lsls	r3, r1, #9
 8000cc8:	f43f af4c 	beq.w	8000b64 <__aeabi_fmul+0x114>
 8000ccc:	4608      	mov	r0, r1
 8000cce:	e76e      	b.n	8000bae <__aeabi_fmul+0x15e>
 8000cd0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cd4:	bf18      	it	ne
 8000cd6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cda:	d1ca      	bne.n	8000c72 <__aeabi_fdiv+0xba>
 8000cdc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000ce0:	f47f af5c 	bne.w	8000b9c <__aeabi_fmul+0x14c>
 8000ce4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000ce8:	f47f af3c 	bne.w	8000b64 <__aeabi_fmul+0x114>
 8000cec:	e75f      	b.n	8000bae <__aeabi_fmul+0x15e>
 8000cee:	bf00      	nop

08000cf0 <__gesf2>:
 8000cf0:	f04f 3cff 	mov.w	ip, #4294967295
 8000cf4:	e006      	b.n	8000d04 <__cmpsf2+0x4>
 8000cf6:	bf00      	nop

08000cf8 <__lesf2>:
 8000cf8:	f04f 0c01 	mov.w	ip, #1
 8000cfc:	e002      	b.n	8000d04 <__cmpsf2+0x4>
 8000cfe:	bf00      	nop

08000d00 <__cmpsf2>:
 8000d00:	f04f 0c01 	mov.w	ip, #1
 8000d04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d08:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d14:	bf18      	it	ne
 8000d16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d1a:	d011      	beq.n	8000d40 <__cmpsf2+0x40>
 8000d1c:	b001      	add	sp, #4
 8000d1e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d22:	bf18      	it	ne
 8000d24:	ea90 0f01 	teqne	r0, r1
 8000d28:	bf58      	it	pl
 8000d2a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d2e:	bf88      	it	hi
 8000d30:	17c8      	asrhi	r0, r1, #31
 8000d32:	bf38      	it	cc
 8000d34:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d38:	bf18      	it	ne
 8000d3a:	f040 0001 	orrne.w	r0, r0, #1
 8000d3e:	4770      	bx	lr
 8000d40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d44:	d102      	bne.n	8000d4c <__cmpsf2+0x4c>
 8000d46:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d4a:	d105      	bne.n	8000d58 <__cmpsf2+0x58>
 8000d4c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000d50:	d1e4      	bne.n	8000d1c <__cmpsf2+0x1c>
 8000d52:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000d56:	d0e1      	beq.n	8000d1c <__cmpsf2+0x1c>
 8000d58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop

08000d60 <__aeabi_cfrcmple>:
 8000d60:	4684      	mov	ip, r0
 8000d62:	4608      	mov	r0, r1
 8000d64:	4661      	mov	r1, ip
 8000d66:	e7ff      	b.n	8000d68 <__aeabi_cfcmpeq>

08000d68 <__aeabi_cfcmpeq>:
 8000d68:	b50f      	push	{r0, r1, r2, r3, lr}
 8000d6a:	f7ff ffc9 	bl	8000d00 <__cmpsf2>
 8000d6e:	2800      	cmp	r0, #0
 8000d70:	bf48      	it	mi
 8000d72:	f110 0f00 	cmnmi.w	r0, #0
 8000d76:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d78 <__aeabi_fcmpeq>:
 8000d78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d7c:	f7ff fff4 	bl	8000d68 <__aeabi_cfcmpeq>
 8000d80:	bf0c      	ite	eq
 8000d82:	2001      	moveq	r0, #1
 8000d84:	2000      	movne	r0, #0
 8000d86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d8a:	bf00      	nop

08000d8c <__aeabi_fcmplt>:
 8000d8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d90:	f7ff ffea 	bl	8000d68 <__aeabi_cfcmpeq>
 8000d94:	bf34      	ite	cc
 8000d96:	2001      	movcc	r0, #1
 8000d98:	2000      	movcs	r0, #0
 8000d9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d9e:	bf00      	nop

08000da0 <__aeabi_fcmple>:
 8000da0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000da4:	f7ff ffe0 	bl	8000d68 <__aeabi_cfcmpeq>
 8000da8:	bf94      	ite	ls
 8000daa:	2001      	movls	r0, #1
 8000dac:	2000      	movhi	r0, #0
 8000dae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000db2:	bf00      	nop

08000db4 <__aeabi_fcmpge>:
 8000db4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000db8:	f7ff ffd2 	bl	8000d60 <__aeabi_cfrcmple>
 8000dbc:	bf94      	ite	ls
 8000dbe:	2001      	movls	r0, #1
 8000dc0:	2000      	movhi	r0, #0
 8000dc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_fcmpgt>:
 8000dc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dcc:	f7ff ffc8 	bl	8000d60 <__aeabi_cfrcmple>
 8000dd0:	bf34      	ite	cc
 8000dd2:	2001      	movcc	r0, #1
 8000dd4:	2000      	movcs	r0, #0
 8000dd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dda:	bf00      	nop

08000ddc <__aeabi_f2iz>:
 8000ddc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000de0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000de4:	d30f      	bcc.n	8000e06 <__aeabi_f2iz+0x2a>
 8000de6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000dea:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dee:	d90d      	bls.n	8000e0c <__aeabi_f2iz+0x30>
 8000df0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000df4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000df8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000dfc:	fa23 f002 	lsr.w	r0, r3, r2
 8000e00:	bf18      	it	ne
 8000e02:	4240      	negne	r0, r0
 8000e04:	4770      	bx	lr
 8000e06:	f04f 0000 	mov.w	r0, #0
 8000e0a:	4770      	bx	lr
 8000e0c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000e10:	d101      	bne.n	8000e16 <__aeabi_f2iz+0x3a>
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	d105      	bne.n	8000e22 <__aeabi_f2iz+0x46>
 8000e16:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000e1a:	bf08      	it	eq
 8000e1c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000e20:	4770      	bx	lr
 8000e22:	f04f 0000 	mov.w	r0, #0
 8000e26:	4770      	bx	lr

08000e28 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08a      	sub	sp, #40	@ 0x28
 8000e2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2e:	f107 0318 	add.w	r3, r7, #24
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]
 8000e3a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3c:	4b52      	ldr	r3, [pc, #328]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	4a51      	ldr	r2, [pc, #324]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e42:	f043 0310 	orr.w	r3, r3, #16
 8000e46:	6193      	str	r3, [r2, #24]
 8000e48:	4b4f      	ldr	r3, [pc, #316]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	f003 0310 	and.w	r3, r3, #16
 8000e50:	617b      	str	r3, [r7, #20]
 8000e52:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e54:	4b4c      	ldr	r3, [pc, #304]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	4a4b      	ldr	r2, [pc, #300]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e5a:	f043 0304 	orr.w	r3, r3, #4
 8000e5e:	6193      	str	r3, [r2, #24]
 8000e60:	4b49      	ldr	r3, [pc, #292]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f003 0304 	and.w	r3, r3, #4
 8000e68:	613b      	str	r3, [r7, #16]
 8000e6a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e6c:	4b46      	ldr	r3, [pc, #280]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	4a45      	ldr	r2, [pc, #276]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e76:	6193      	str	r3, [r2, #24]
 8000e78:	4b43      	ldr	r3, [pc, #268]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e80:	60fb      	str	r3, [r7, #12]
 8000e82:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e84:	4b40      	ldr	r3, [pc, #256]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	4a3f      	ldr	r2, [pc, #252]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e8a:	f043 0308 	orr.w	r3, r3, #8
 8000e8e:	6193      	str	r3, [r2, #24]
 8000e90:	4b3d      	ldr	r3, [pc, #244]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e92:	699b      	ldr	r3, [r3, #24]
 8000e94:	f003 0308 	and.w	r3, r3, #8
 8000e98:	60bb      	str	r3, [r7, #8]
 8000e9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e9c:	4b3a      	ldr	r3, [pc, #232]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a39      	ldr	r2, [pc, #228]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000ea2:	f043 0320 	orr.w	r3, r3, #32
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b37      	ldr	r3, [pc, #220]	@ (8000f88 <MX_GPIO_Init+0x160>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f003 0320 	and.w	r3, r3, #32
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AIN1_Pin|AIN4_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f248 1103 	movw	r1, #33027	@ 0x8103
 8000eba:	4834      	ldr	r0, [pc, #208]	@ (8000f8c <MX_GPIO_Init+0x164>)
 8000ebc:	f001 fd61 	bl	8002982 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_SCL_Pin|OLED_SDA_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8000ec6:	4832      	ldr	r0, [pc, #200]	@ (8000f90 <MX_GPIO_Init+0x168>)
 8000ec8:	f001 fd5b 	bl	8002982 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XLED_GPIO_Port, XLED_Pin, GPIO_PIN_SET);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ed2:	4830      	ldr	r0, [pc, #192]	@ (8000f94 <MX_GPIO_Init+0x16c>)
 8000ed4:	f001 fd55 	bl	8002982 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : AIN1_Pin AIN4_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = AIN1_Pin|AIN4_Pin|LED3_Pin|LED4_Pin;
 8000ed8:	f248 1303 	movw	r3, #33027	@ 0x8103
 8000edc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eea:	f107 0318 	add.w	r3, r7, #24
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4826      	ldr	r0, [pc, #152]	@ (8000f8c <MX_GPIO_Init+0x164>)
 8000ef2:	f001 fb9b 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8000ef6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000efa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000efc:	2311      	movs	r3, #17
 8000efe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f04:	2303      	movs	r3, #3
 8000f06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f08:	f107 0318 	add.w	r3, r7, #24
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4820      	ldr	r0, [pc, #128]	@ (8000f90 <MX_GPIO_Init+0x168>)
 8000f10:	f001 fb8c 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : XLED_Pin */
  GPIO_InitStruct.Pin = XLED_Pin;
 8000f14:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f22:	2302      	movs	r3, #2
 8000f24:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(XLED_GPIO_Port, &GPIO_InitStruct);
 8000f26:	f107 0318 	add.w	r3, r7, #24
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4819      	ldr	r0, [pc, #100]	@ (8000f94 <MX_GPIO_Init+0x16c>)
 8000f2e:	f001 fb7d 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY1_Pin KEY2_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY2_Pin;
 8000f32:	2318      	movs	r3, #24
 8000f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f3e:	f107 0318 	add.w	r3, r7, #24
 8000f42:	4619      	mov	r1, r3
 8000f44:	4813      	ldr	r0, [pc, #76]	@ (8000f94 <MX_GPIO_Init+0x16c>)
 8000f46:	f001 fb71 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY3_Pin */
  GPIO_InitStruct.Pin = KEY3_Pin;
 8000f4a:	2380      	movs	r3, #128	@ 0x80
 8000f4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(KEY3_GPIO_Port, &GPIO_InitStruct);
 8000f56:	f107 0318 	add.w	r3, r7, #24
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	480d      	ldr	r0, [pc, #52]	@ (8000f94 <MX_GPIO_Init+0x16c>)
 8000f5e:	f001 fb65 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000f62:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f70:	2302      	movs	r3, #2
 8000f72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f74:	f107 0318 	add.w	r3, r7, #24
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <MX_GPIO_Init+0x168>)
 8000f7c:	f001 fb56 	bl	800262c <HAL_GPIO_Init>

}
 8000f80:	bf00      	nop
 8000f82:	3728      	adds	r7, #40	@ 0x28
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40011800 	.word	0x40011800
 8000f90:	40010c00 	.word	0x40010c00
 8000f94:	40011400 	.word	0x40011400

08000f98 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{ 			uint8_t RxState = 0;
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]
//
//			}



			  if (huart->Instance == USART3)//k230
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a1e      	ldr	r2, [pc, #120]	@ (8001024 <HAL_UART_RxCpltCallback+0x8c>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d135      	bne.n	800101a <HAL_UART_RxCpltCallback+0x82>
	{			HAL_UART_Transmit_IT(&huart3, Res, 7);
 8000fae:	2207      	movs	r2, #7
 8000fb0:	491d      	ldr	r1, [pc, #116]	@ (8001028 <HAL_UART_RxCpltCallback+0x90>)
 8000fb2:	481e      	ldr	r0, [pc, #120]	@ (800102c <HAL_UART_RxCpltCallback+0x94>)
 8000fb4:	f003 fa1b 	bl	80043ee <HAL_UART_Transmit_IT>

	 		if(RxState==0)
 8000fb8:	7bfb      	ldrb	r3, [r7, #15]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d128      	bne.n	8001010 <HAL_UART_RxCpltCallback+0x78>
	 		{

			 		if (Res[0] == 0x31)
 8000fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8001028 <HAL_UART_RxCpltCallback+0x90>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b31      	cmp	r3, #49	@ 0x31
 8000fc4:	d101      	bne.n	8000fca <HAL_UART_RxCpltCallback+0x32>
			 			{
						RxState = 1;  //1 
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	73fb      	strb	r3, [r7, #15]
//						OLED_ShowNum(1,14,1,1);//1
			 			}
			 		if(RxState==1)
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d11d      	bne.n	800100c <HAL_UART_RxCpltCallback+0x74>
			 		{
			 			if (Res[6] == 0x39)
 8000fd0:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <HAL_UART_RxCpltCallback+0x90>)
 8000fd2:	799b      	ldrb	r3, [r3, #6]
 8000fd4:	2b39      	cmp	r3, #57	@ 0x39
 8000fd6:	d116      	bne.n	8001006 <HAL_UART_RxCpltCallback+0x6e>
			 			{
							K230_data[0] = Res[1];
 8000fd8:	4b13      	ldr	r3, [pc, #76]	@ (8001028 <HAL_UART_RxCpltCallback+0x90>)
 8000fda:	785a      	ldrb	r2, [r3, #1]
 8000fdc:	4b14      	ldr	r3, [pc, #80]	@ (8001030 <HAL_UART_RxCpltCallback+0x98>)
 8000fde:	701a      	strb	r2, [r3, #0]
							K230_data[1] = Res[2];
 8000fe0:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <HAL_UART_RxCpltCallback+0x90>)
 8000fe2:	789a      	ldrb	r2, [r3, #2]
 8000fe4:	4b12      	ldr	r3, [pc, #72]	@ (8001030 <HAL_UART_RxCpltCallback+0x98>)
 8000fe6:	705a      	strb	r2, [r3, #1]
							K230_data[2] = Res[3];
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <HAL_UART_RxCpltCallback+0x90>)
 8000fea:	78da      	ldrb	r2, [r3, #3]
 8000fec:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <HAL_UART_RxCpltCallback+0x98>)
 8000fee:	709a      	strb	r2, [r3, #2]
							K230_data[3] = Res[4];
 8000ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8001028 <HAL_UART_RxCpltCallback+0x90>)
 8000ff2:	791a      	ldrb	r2, [r3, #4]
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8001030 <HAL_UART_RxCpltCallback+0x98>)
 8000ff6:	70da      	strb	r2, [r3, #3]
							K230_data[4] = Res[5];
 8000ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8001028 <HAL_UART_RxCpltCallback+0x90>)
 8000ffa:	795a      	ldrb	r2, [r3, #5]
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <HAL_UART_RxCpltCallback+0x98>)
 8000ffe:	711a      	strb	r2, [r3, #4]

							RxState = 0;  //2 
 8001000:	2300      	movs	r3, #0
 8001002:	73fb      	strb	r3, [r7, #15]
 8001004:	e004      	b.n	8001010 <HAL_UART_RxCpltCallback+0x78>
//							OLED_ShowNum(2,14,2,1);//2

			 			}
			 			else//0
			 			{
			 							RxState = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	73fb      	strb	r3, [r7, #15]
 800100a:	e001      	b.n	8001010 <HAL_UART_RxCpltCallback+0x78>
			 						//	OLED_ShowString(2, 14,"ERR");
			 			}
			 		}
			 		else//0
			 		{
			 							RxState = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	73fb      	strb	r3, [r7, #15]
			 					//		OLED_ShowString(2, 12,"ERR");
			 		}
	 		}
		  HAL_UART_Receive_IT(&huart3, Res, 7);
 8001010:	2207      	movs	r2, #7
 8001012:	4905      	ldr	r1, [pc, #20]	@ (8001028 <HAL_UART_RxCpltCallback+0x90>)
 8001014:	4805      	ldr	r0, [pc, #20]	@ (800102c <HAL_UART_RxCpltCallback+0x94>)
 8001016:	f003 fa1f 	bl	8004458 <HAL_UART_Receive_IT>
	}
}
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40004800 	.word	0x40004800
 8001028:	20000038 	.word	0x20000038
 800102c:	20000274 	.word	0x20000274
 8001030:	20000030 	.word	0x20000030

08001034 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
if(htim ->Instance ==TIM6)//6,10ms
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4aa0      	ldr	r2, [pc, #640]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001042:	4293      	cmp	r3, r2
 8001044:	f040 816e 	bne.w	8001324 <HAL_TIM_PeriodElapsedCallback+0x2f0>
{
	if(current1_mode==2&&current2_mode==1)
 8001048:	4b9f      	ldr	r3, [pc, #636]	@ (80012c8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b02      	cmp	r3, #2
 800104e:	d16d      	bne.n	800112c <HAL_TIM_PeriodElapsedCallback+0xf8>
 8001050:	4b9e      	ldr	r3, [pc, #632]	@ (80012cc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2b01      	cmp	r3, #1
 8001056:	d169      	bne.n	800112c <HAL_TIM_PeriodElapsedCallback+0xf8>
	{    pidX.KP = 0.025; pidX.KI = 0.005; pidX.KD = 0.001;
 8001058:	4b9d      	ldr	r3, [pc, #628]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800105a:	4a9e      	ldr	r2, [pc, #632]	@ (80012d4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	4b9c      	ldr	r3, [pc, #624]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001060:	4a9d      	ldr	r2, [pc, #628]	@ (80012d8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	4b9a      	ldr	r3, [pc, #616]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001066:	4a9d      	ldr	r2, [pc, #628]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001068:	609a      	str	r2, [r3, #8]
    		pidY.KP = 0.0125;  pidY.KI = 0.0025; pidY.KD = 0.006;
 800106a:	4b9d      	ldr	r3, [pc, #628]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800106c:	4a9d      	ldr	r2, [pc, #628]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	4b9b      	ldr	r3, [pc, #620]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001072:	4a9d      	ldr	r2, [pc, #628]	@ (80012e8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	4b9a      	ldr	r3, [pc, #616]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001078:	4a9c      	ldr	r2, [pc, #624]	@ (80012ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800107a:	609a      	str	r2, [r3, #8]
			/************************/
         outX = pidCompute(&pidX, 400, (K230_data[0]*100+K230_data[1])); // 
 800107c:	4b9c      	ldr	r3, [pc, #624]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	461a      	mov	r2, r3
 8001082:	2364      	movs	r3, #100	@ 0x64
 8001084:	fb02 f303 	mul.w	r3, r2, r3
 8001088:	4a99      	ldr	r2, [pc, #612]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800108a:	7852      	ldrb	r2, [r2, #1]
 800108c:	4413      	add	r3, r2
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fc8a 	bl	80009a8 <__aeabi_i2f>
 8001094:	4603      	mov	r3, r0
 8001096:	461a      	mov	r2, r3
 8001098:	4996      	ldr	r1, [pc, #600]	@ (80012f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800109a:	488d      	ldr	r0, [pc, #564]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800109c:	f004 fade 	bl	800565c <pidCompute>
 80010a0:	4603      	mov	r3, r0
 80010a2:	4a95      	ldr	r2, [pc, #596]	@ (80012f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80010a4:	6013      	str	r3, [r2, #0]
         outY = pidCompute(&pidY, 240 ,(K230_data[2]*100+K230_data[3])); // 
 80010a6:	4b92      	ldr	r3, [pc, #584]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80010a8:	789b      	ldrb	r3, [r3, #2]
 80010aa:	461a      	mov	r2, r3
 80010ac:	2364      	movs	r3, #100	@ 0x64
 80010ae:	fb02 f303 	mul.w	r3, r2, r3
 80010b2:	4a8f      	ldr	r2, [pc, #572]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80010b4:	78d2      	ldrb	r2, [r2, #3]
 80010b6:	4413      	add	r3, r2
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fc75 	bl	80009a8 <__aeabi_i2f>
 80010be:	4603      	mov	r3, r0
 80010c0:	461a      	mov	r2, r3
 80010c2:	498e      	ldr	r1, [pc, #568]	@ (80012fc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80010c4:	4886      	ldr	r0, [pc, #536]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80010c6:	f004 fac9 	bl	800565c <pidCompute>
 80010ca:	4603      	mov	r3, r0
 80010cc:	4a8c      	ldr	r2, [pc, #560]	@ (8001300 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80010ce:	6013      	str	r3, [r2, #0]

        setServoAngleX(0+outX); // 
 80010d0:	4b89      	ldr	r3, [pc, #548]	@ (80012f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f04f 0100 	mov.w	r1, #0
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fbb1 	bl	8000840 <__addsf3>
 80010de:	4603      	mov	r3, r0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f004 fb79 	bl	80057d8 <setServoAngleX>
        setServoAngleY(0+outY); // 
 80010e6:	4b86      	ldr	r3, [pc, #536]	@ (8001300 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f04f 0100 	mov.w	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fba6 	bl	8000840 <__addsf3>
 80010f4:	4603      	mov	r3, r0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f004 fb1e 	bl	8005738 <setServoAngleY>
	      if(fabs(pidX.error) < 3 && fabs(pidY.error) < 3)
 80010fc:	4b74      	ldr	r3, [pc, #464]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001104:	497f      	ldr	r1, [pc, #508]	@ (8001304 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fe40 	bl	8000d8c <__aeabi_fcmplt>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00c      	beq.n	800112c <HAL_TIM_PeriodElapsedCallback+0xf8>
 8001112:	4b73      	ldr	r3, [pc, #460]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800111a:	497a      	ldr	r1, [pc, #488]	@ (8001304 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fe35 	bl	8000d8c <__aeabi_fcmplt>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <HAL_TIM_PeriodElapsedCallback+0xf8>
		      {
		          XLED_ON();
 8001128:	f003 fffa 	bl	8005120 <XLED_ON>




		    		// 1
		    		        if(current1_mode == 1 && current2_mode == 2) {
 800112c:	4b66      	ldr	r3, [pc, #408]	@ (80012c8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b01      	cmp	r3, #1
 8001132:	f040 80f7 	bne.w	8001324 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 8001136:	4b65      	ldr	r3, [pc, #404]	@ (80012cc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b02      	cmp	r3, #2
 800113c:	f040 80f2 	bne.w	8001324 <HAL_TIM_PeriodElapsedCallback+0x2f0>

		    		            switch(sys_state) {
 8001140:	4b71      	ldr	r3, [pc, #452]	@ (8001308 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	b2db      	uxtb	r3, r3
 8001146:	2b04      	cmp	r3, #4
 8001148:	f200 80ec 	bhi.w	8001324 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 800114c:	a201      	add	r2, pc, #4	@ (adr r2, 8001154 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800114e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001152:	bf00      	nop
 8001154:	08001169 	.word	0x08001169
 8001158:	08001325 	.word	0x08001325
 800115c:	080011ab 	.word	0x080011ab
 8001160:	080011c5 	.word	0x080011c5
 8001164:	080011df 	.word	0x080011df
		    		                // 1
		    		                case STATE_RESET_SERVO:
		    		                    setServoAngleX(0);  // X
 8001168:	f04f 0000 	mov.w	r0, #0
 800116c:	f004 fb34 	bl	80057d8 <setServoAngleX>
		    		                    setServoAngleY(0);  // Y
 8001170:	f04f 0000 	mov.w	r0, #0
 8001174:	f004 fae0 	bl	8005738 <setServoAngleY>

		    		                    if(K230_data[4] == 1)
 8001178:	4b5d      	ldr	r3, [pc, #372]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800117a:	791b      	ldrb	r3, [r3, #4]
 800117c:	2b01      	cmp	r3, #1
 800117e:	d103      	bne.n	8001188 <HAL_TIM_PeriodElapsedCallback+0x154>
		    		                    {  //1 2

		    		                    sys_state = STATE_TURNING_L;
 8001180:	4b61      	ldr	r3, [pc, #388]	@ (8001308 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001182:	2202      	movs	r2, #2
 8001184:	701a      	strb	r2, [r3, #0]
		    		                    else if(K230_data[4] == 3)
		    		                    {  //1 2

		    		                     sys_state = STATE_TRACKING ;
		    		                    }
		    		                    break;
 8001186:	e0c8      	b.n	800131a <HAL_TIM_PeriodElapsedCallback+0x2e6>
		    		                    else if(K230_data[4] == 2)
 8001188:	4b59      	ldr	r3, [pc, #356]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800118a:	791b      	ldrb	r3, [r3, #4]
 800118c:	2b02      	cmp	r3, #2
 800118e:	d103      	bne.n	8001198 <HAL_TIM_PeriodElapsedCallback+0x164>
		    		                     sys_state = STATE_TURNING_R;
 8001190:	4b5d      	ldr	r3, [pc, #372]	@ (8001308 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001192:	2203      	movs	r2, #3
 8001194:	701a      	strb	r2, [r3, #0]
		    		                    break;
 8001196:	e0c0      	b.n	800131a <HAL_TIM_PeriodElapsedCallback+0x2e6>
		    		                    else if(K230_data[4] == 3)
 8001198:	4b55      	ldr	r3, [pc, #340]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800119a:	791b      	ldrb	r3, [r3, #4]
 800119c:	2b03      	cmp	r3, #3
 800119e:	f040 80bc 	bne.w	800131a <HAL_TIM_PeriodElapsedCallback+0x2e6>
		    		                     sys_state = STATE_TRACKING ;
 80011a2:	4b59      	ldr	r3, [pc, #356]	@ (8001308 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80011a4:	2204      	movs	r2, #4
 80011a6:	701a      	strb	r2, [r3, #0]
		    		                    break;
 80011a8:	e0b7      	b.n	800131a <HAL_TIM_PeriodElapsedCallback+0x2e6>
		    		                case STATE_TURNING_L:
		    		                {
		    		                    // 30

		    		                    // K230
		    		                    if(K230_data[0] != 0 || K230_data[1] != 0) {
 80011aa:	4b51      	ldr	r3, [pc, #324]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d104      	bne.n	80011bc <HAL_TIM_PeriodElapsedCallback+0x188>
 80011b2:	4b4f      	ldr	r3, [pc, #316]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80011b4:	785b      	ldrb	r3, [r3, #1]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	f000 80b1 	beq.w	800131e <HAL_TIM_PeriodElapsedCallback+0x2ea>
		    		                        sys_state = STATE_TRACKING;
 80011bc:	4b52      	ldr	r3, [pc, #328]	@ (8001308 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80011be:	2204      	movs	r2, #4
 80011c0:	701a      	strb	r2, [r3, #0]
		    		                    }
		    		                    break;
 80011c2:	e0ac      	b.n	800131e <HAL_TIM_PeriodElapsedCallback+0x2ea>
		    		                // 3
		    		                case STATE_TURNING_R:
		    		                {

		    		                    // K230
		    		                	   if(K230_data[0] != 0 || K230_data[1] != 0) {
 80011c4:	4b4a      	ldr	r3, [pc, #296]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d104      	bne.n	80011d6 <HAL_TIM_PeriodElapsedCallback+0x1a2>
 80011cc:	4b48      	ldr	r3, [pc, #288]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80011ce:	785b      	ldrb	r3, [r3, #1]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	f000 80a6 	beq.w	8001322 <HAL_TIM_PeriodElapsedCallback+0x2ee>
		    		                        sys_state = STATE_TRACKING;
 80011d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001308 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80011d8:	2204      	movs	r2, #4
 80011da:	701a      	strb	r2, [r3, #0]
		    		                    }
		    		                    break;
 80011dc:	e0a1      	b.n	8001322 <HAL_TIM_PeriodElapsedCallback+0x2ee>

		    		                // 4PID
		    		                case STATE_TRACKING:
		    		                    // PID
		    		                	 pidX.KP = 0.025; pidX.KI = 0.002; pidX.KD = 0.001;
 80011de:	4b3c      	ldr	r3, [pc, #240]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80011e0:	4a3c      	ldr	r2, [pc, #240]	@ (80012d4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	4b3a      	ldr	r3, [pc, #232]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80011e6:	4a49      	ldr	r2, [pc, #292]	@ (800130c <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	4b39      	ldr	r3, [pc, #228]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80011ec:	4a3b      	ldr	r2, [pc, #236]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80011ee:	609a      	str	r2, [r3, #8]
		    		                	    		pidY.KP = 0.0125;  pidY.KI = 0.0025; pidY.KD = 0.006;
 80011f0:	4b3b      	ldr	r3, [pc, #236]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80011f2:	4a3c      	ldr	r2, [pc, #240]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	4b3a      	ldr	r3, [pc, #232]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80011f8:	4a3b      	ldr	r2, [pc, #236]	@ (80012e8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	4b38      	ldr	r3, [pc, #224]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80011fe:	4a3b      	ldr	r2, [pc, #236]	@ (80012ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001200:	609a      	str	r2, [r3, #8]

		    		                    // PID
		    		                    outX = pidCompute(&pidX, 400, (K230_data[0]*100+K230_data[1]));
 8001202:	4b3b      	ldr	r3, [pc, #236]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	2364      	movs	r3, #100	@ 0x64
 800120a:	fb02 f303 	mul.w	r3, r2, r3
 800120e:	4a38      	ldr	r2, [pc, #224]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001210:	7852      	ldrb	r2, [r2, #1]
 8001212:	4413      	add	r3, r2
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff fbc7 	bl	80009a8 <__aeabi_i2f>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	4935      	ldr	r1, [pc, #212]	@ (80012f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001220:	482b      	ldr	r0, [pc, #172]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001222:	f004 fa1b 	bl	800565c <pidCompute>
 8001226:	4603      	mov	r3, r0
 8001228:	4a33      	ldr	r2, [pc, #204]	@ (80012f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800122a:	6013      	str	r3, [r2, #0]
		    		                    outY = pidCompute(&pidY, 240, (K230_data[2]*100+K230_data[3]));
 800122c:	4b30      	ldr	r3, [pc, #192]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800122e:	789b      	ldrb	r3, [r3, #2]
 8001230:	461a      	mov	r2, r3
 8001232:	2364      	movs	r3, #100	@ 0x64
 8001234:	fb02 f303 	mul.w	r3, r2, r3
 8001238:	4a2d      	ldr	r2, [pc, #180]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800123a:	78d2      	ldrb	r2, [r2, #3]
 800123c:	4413      	add	r3, r2
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fbb2 	bl	80009a8 <__aeabi_i2f>
 8001244:	4603      	mov	r3, r0
 8001246:	461a      	mov	r2, r3
 8001248:	492c      	ldr	r1, [pc, #176]	@ (80012fc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800124a:	4825      	ldr	r0, [pc, #148]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800124c:	f004 fa06 	bl	800565c <pidCompute>
 8001250:	4603      	mov	r3, r0
 8001252:	4a2b      	ldr	r2, [pc, #172]	@ (8001300 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001254:	6013      	str	r3, [r2, #0]

		    		                    setServoAngleX(outX+current_angle*2);
 8001256:	4b2e      	ldr	r3, [pc, #184]	@ (8001310 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4619      	mov	r1, r3
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff faef 	bl	8000840 <__addsf3>
 8001262:	4603      	mov	r3, r0
 8001264:	461a      	mov	r2, r3
 8001266:	4b24      	ldr	r3, [pc, #144]	@ (80012f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4619      	mov	r1, r3
 800126c:	4610      	mov	r0, r2
 800126e:	f7ff fae7 	bl	8000840 <__addsf3>
 8001272:	4603      	mov	r3, r0
 8001274:	4618      	mov	r0, r3
 8001276:	f004 faaf 	bl	80057d8 <setServoAngleX>
		    		                    setServoAngleY(outY);
 800127a:	4b21      	ldr	r3, [pc, #132]	@ (8001300 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4618      	mov	r0, r3
 8001280:	f004 fa5a 	bl	8005738 <setServoAngleY>
		    		          	      if(fabs(pidX.error) < 3 && fabs(pidY.error) < 3)
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800128c:	491d      	ldr	r1, [pc, #116]	@ (8001304 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fd7c 	bl	8000d8c <__aeabi_fcmplt>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d03c      	beq.n	8001314 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 800129a:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80012a2:	4918      	ldr	r1, [pc, #96]	@ (8001304 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff fd71 	bl	8000d8c <__aeabi_fcmplt>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d031      	beq.n	8001314 <HAL_TIM_PeriodElapsedCallback+0x2e0>
		    		          		      {
		    		          		          XLED_ON();
 80012b0:	f003 ff36 	bl	8005120 <XLED_ON>
		    		          		          HAL_Delay(500);
 80012b4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012b8:	f000 ff44 	bl	8002144 <HAL_Delay>
		    		          		          XLED_OFF();
 80012bc:	f003 ff3c 	bl	8005138 <XLED_OFF>
		    		          	      else
		    		          		      {
		    		          		          XLED_OFF();
		    		          		      }
		    		                   	}
		    		                    break;
 80012c0:	e030      	b.n	8001324 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 80012c2:	bf00      	nop
 80012c4:	40001000 	.word	0x40001000
 80012c8:	20000009 	.word	0x20000009
 80012cc:	2000000a 	.word	0x2000000a
 80012d0:	20000040 	.word	0x20000040
 80012d4:	3ccccccd 	.word	0x3ccccccd
 80012d8:	3ba3d70a 	.word	0x3ba3d70a
 80012dc:	3a83126f 	.word	0x3a83126f
 80012e0:	20000058 	.word	0x20000058
 80012e4:	3c4ccccd 	.word	0x3c4ccccd
 80012e8:	3b23d70a 	.word	0x3b23d70a
 80012ec:	3bc49ba6 	.word	0x3bc49ba6
 80012f0:	20000030 	.word	0x20000030
 80012f4:	43c80000 	.word	0x43c80000
 80012f8:	20000070 	.word	0x20000070
 80012fc:	43700000 	.word	0x43700000
 8001300:	20000074 	.word	0x20000074
 8001304:	40400000 	.word	0x40400000
 8001308:	2000002c 	.word	0x2000002c
 800130c:	3b03126f 	.word	0x3b03126f
 8001310:	20000078 	.word	0x20000078
		    		          		          XLED_OFF();
 8001314:	f003 ff10 	bl	8005138 <XLED_OFF>
		    		                    break;
 8001318:	e004      	b.n	8001324 <HAL_TIM_PeriodElapsedCallback+0x2f0>
		    		                    break;
 800131a:	bf00      	nop
 800131c:	e002      	b.n	8001324 <HAL_TIM_PeriodElapsedCallback+0x2f0>
		    		                    break;
 800131e:	bf00      	nop
 8001320:	e000      	b.n	8001324 <HAL_TIM_PeriodElapsedCallback+0x2f0>
		    		                    break;
 8001322:	bf00      	nop




	}
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001332:	f000 fea5 	bl	8002080 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001336:	f000 f8d5 	bl	80014e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800133a:	f7ff fd75 	bl	8000e28 <MX_GPIO_Init>
  MX_TIM2_Init();
 800133e:	f000 fa4b 	bl	80017d8 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8001342:	f000 fd97 	bl	8001e74 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001346:	f000 fac7 	bl	80018d8 <MX_TIM3_Init>
  MX_TIM1_Init();
 800134a:	f000 f999 	bl	8001680 <MX_TIM1_Init>
  MX_TIM4_Init();
 800134e:	f000 fb17 	bl	8001980 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001352:	f000 fb69 	bl	8001a28 <MX_TIM5_Init>
  MX_TIM6_Init();
 8001356:	f000 fbbb 	bl	8001ad0 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800135a:	f000 fd61 	bl	8001e20 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 800135e:	f004 f919 	bl	8005594 <OLED_Init>
  Servo_Init();
 8001362:	f004 f9db 	bl	800571c <Servo_Init>
 // Motor_Init();
 // Encoder_Init();

  HAL_UART_Receive_IT(&huart3, Res, 7);//k230
 8001366:	2207      	movs	r2, #7
 8001368:	4950      	ldr	r1, [pc, #320]	@ (80014ac <main+0x180>)
 800136a:	4851      	ldr	r0, [pc, #324]	@ (80014b0 <main+0x184>)
 800136c:	f003 f874 	bl	8004458 <HAL_UART_Receive_IT>
//  HAL_UART_Receive_IT(&huart2, &JY62_data, 1);//
  HAL_TIM_Base_Start_IT(&htim6);	//
 8001370:	4850      	ldr	r0, [pc, #320]	@ (80014b4 <main+0x188>)
 8001372:	f001 ff7f 	bl	8003274 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  	  	Key1_Scan();
 8001376:	f003 fda7 	bl	8004ec8 <Key1_Scan>
	  	  	Key2_Scan();
 800137a:	f003 fe09 	bl	8004f90 <Key2_Scan>
	  	  	Key3_Scan();
 800137e:	f003 fe6b 	bl	8005058 <Key3_Scan>

	  	  OLED_ShowString(3, 1, "X:");
 8001382:	4a4d      	ldr	r2, [pc, #308]	@ (80014b8 <main+0x18c>)
 8001384:	2101      	movs	r1, #1
 8001386:	2003      	movs	r0, #3
 8001388:	f004 f834 	bl	80053f4 <OLED_ShowString>
	  	  OLED_ShowString(3, 6, "Y:");
 800138c:	4a4b      	ldr	r2, [pc, #300]	@ (80014bc <main+0x190>)
 800138e:	2106      	movs	r1, #6
 8001390:	2003      	movs	r0, #3
 8001392:	f004 f82f 	bl	80053f4 <OLED_ShowString>
	  	  OLED_ShowString(2, 1, "PX:");
 8001396:	4a4a      	ldr	r2, [pc, #296]	@ (80014c0 <main+0x194>)
 8001398:	2101      	movs	r1, #1
 800139a:	2002      	movs	r0, #2
 800139c:	f004 f82a 	bl	80053f4 <OLED_ShowString>
	  	  OLED_ShowString(2, 8, "PY:");
 80013a0:	4a48      	ldr	r2, [pc, #288]	@ (80014c4 <main+0x198>)
 80013a2:	2108      	movs	r1, #8
 80013a4:	2002      	movs	r0, #2
 80013a6:	f004 f825 	bl	80053f4 <OLED_ShowString>
	  	  	OLED_ShowSignedNum(2,4,outX,3);//1
 80013aa:	4b47      	ldr	r3, [pc, #284]	@ (80014c8 <main+0x19c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fd14 	bl	8000ddc <__aeabi_f2iz>
 80013b4:	4602      	mov	r2, r0
 80013b6:	2303      	movs	r3, #3
 80013b8:	2104      	movs	r1, #4
 80013ba:	2002      	movs	r0, #2
 80013bc:	f004 f896 	bl	80054ec <OLED_ShowSignedNum>
			OLED_ShowSignedNum(2,11,outY,3);//2
 80013c0:	4b42      	ldr	r3, [pc, #264]	@ (80014cc <main+0x1a0>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fd09 	bl	8000ddc <__aeabi_f2iz>
 80013ca:	4602      	mov	r2, r0
 80013cc:	2303      	movs	r3, #3
 80013ce:	210b      	movs	r1, #11
 80013d0:	2002      	movs	r0, #2
 80013d2:	f004 f88b 	bl	80054ec <OLED_ShowSignedNum>

			OLED_ShowNum(3,3,(K230_data[0]*100+K230_data[1]),3);//1
 80013d6:	4b3e      	ldr	r3, [pc, #248]	@ (80014d0 <main+0x1a4>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	461a      	mov	r2, r3
 80013dc:	2364      	movs	r3, #100	@ 0x64
 80013de:	fb02 f303 	mul.w	r3, r2, r3
 80013e2:	4a3b      	ldr	r2, [pc, #236]	@ (80014d0 <main+0x1a4>)
 80013e4:	7852      	ldrb	r2, [r2, #1]
 80013e6:	4413      	add	r3, r2
 80013e8:	461a      	mov	r2, r3
 80013ea:	2303      	movs	r3, #3
 80013ec:	2103      	movs	r1, #3
 80013ee:	2003      	movs	r0, #3
 80013f0:	f004 f83e 	bl	8005470 <OLED_ShowNum>
			OLED_ShowNum(3,8,(K230_data[2]*100+K230_data[3]),3);//1
 80013f4:	4b36      	ldr	r3, [pc, #216]	@ (80014d0 <main+0x1a4>)
 80013f6:	789b      	ldrb	r3, [r3, #2]
 80013f8:	461a      	mov	r2, r3
 80013fa:	2364      	movs	r3, #100	@ 0x64
 80013fc:	fb02 f303 	mul.w	r3, r2, r3
 8001400:	4a33      	ldr	r2, [pc, #204]	@ (80014d0 <main+0x1a4>)
 8001402:	78d2      	ldrb	r2, [r2, #3]
 8001404:	4413      	add	r3, r2
 8001406:	461a      	mov	r2, r3
 8001408:	2303      	movs	r3, #3
 800140a:	2108      	movs	r1, #8
 800140c:	2003      	movs	r0, #3
 800140e:	f004 f82f 	bl	8005470 <OLED_ShowNum>
if(sys_state == STATE_TURNING_L)
 8001412:	4b30      	ldr	r3, [pc, #192]	@ (80014d4 <main+0x1a8>)
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d120      	bne.n	800145e <main+0x132>
{   float target_angle = -180.0f; // 
 800141c:	4b2e      	ldr	r3, [pc, #184]	@ (80014d8 <main+0x1ac>)
 800141e:	607b      	str	r3, [r7, #4]

      	  if (current_angle > target_angle) {
 8001420:	4b2e      	ldr	r3, [pc, #184]	@ (80014dc <main+0x1b0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff fcb0 	bl	8000d8c <__aeabi_fcmplt>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d015      	beq.n	800145e <main+0x132>
      	                current_angle += step;
 8001432:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <main+0x1b0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800143a:	4611      	mov	r1, r2
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff f9ff 	bl	8000840 <__addsf3>
 8001442:	4603      	mov	r3, r0
 8001444:	461a      	mov	r2, r3
 8001446:	4b25      	ldr	r3, [pc, #148]	@ (80014dc <main+0x1b0>)
 8001448:	601a      	str	r2, [r3, #0]
      	                setServoAngleX(current_angle*2);
 800144a:	4b24      	ldr	r3, [pc, #144]	@ (80014dc <main+0x1b0>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4619      	mov	r1, r3
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff f9f5 	bl	8000840 <__addsf3>
 8001456:	4603      	mov	r3, r0
 8001458:	4618      	mov	r0, r3
 800145a:	f004 f9bd 	bl	80057d8 <setServoAngleX>
      	            }
}
if(sys_state == STATE_TURNING_R)
 800145e:	4b1d      	ldr	r3, [pc, #116]	@ (80014d4 <main+0x1a8>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b03      	cmp	r3, #3
 8001466:	d186      	bne.n	8001376 <main+0x4a>
{float target_angle = 180.0f;
 8001468:	4b1d      	ldr	r3, [pc, #116]	@ (80014e0 <main+0x1b4>)
 800146a:	603b      	str	r3, [r7, #0]
          // 30
      	  if (current_angle <target_angle) {
 800146c:	4b1b      	ldr	r3, [pc, #108]	@ (80014dc <main+0x1b0>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4619      	mov	r1, r3
 8001472:	6838      	ldr	r0, [r7, #0]
 8001474:	f7ff fca8 	bl	8000dc8 <__aeabi_fcmpgt>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d015      	beq.n	80014aa <main+0x17e>
      	                current_angle -= step;
 800147e:	4b17      	ldr	r3, [pc, #92]	@ (80014dc <main+0x1b0>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001486:	4611      	mov	r1, r2
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f9d7 	bl	800083c <__aeabi_fsub>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	4b12      	ldr	r3, [pc, #72]	@ (80014dc <main+0x1b0>)
 8001494:	601a      	str	r2, [r3, #0]
      	                setServoAngleX(current_angle*2);
 8001496:	4b11      	ldr	r3, [pc, #68]	@ (80014dc <main+0x1b0>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4619      	mov	r1, r3
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f9cf 	bl	8000840 <__addsf3>
 80014a2:	4603      	mov	r3, r0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f004 f997 	bl	80057d8 <setServoAngleX>
	  	  	Key1_Scan();
 80014aa:	e764      	b.n	8001376 <main+0x4a>
 80014ac:	20000038 	.word	0x20000038
 80014b0:	20000274 	.word	0x20000274
 80014b4:	200001e4 	.word	0x200001e4
 80014b8:	080058e0 	.word	0x080058e0
 80014bc:	080058e4 	.word	0x080058e4
 80014c0:	080058e8 	.word	0x080058e8
 80014c4:	080058ec 	.word	0x080058ec
 80014c8:	20000070 	.word	0x20000070
 80014cc:	20000074 	.word	0x20000074
 80014d0:	20000030 	.word	0x20000030
 80014d4:	2000002c 	.word	0x2000002c
 80014d8:	c3340000 	.word	0xc3340000
 80014dc:	20000078 	.word	0x20000078
 80014e0:	43340000 	.word	0x43340000

080014e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b090      	sub	sp, #64	@ 0x40
 80014e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ea:	f107 0318 	add.w	r3, r7, #24
 80014ee:	2228      	movs	r2, #40	@ 0x28
 80014f0:	2100      	movs	r1, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f004 f9bc 	bl	8005870 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
 8001504:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001506:	2301      	movs	r3, #1
 8001508:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800150a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800150e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001510:	2300      	movs	r3, #0
 8001512:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001514:	2301      	movs	r3, #1
 8001516:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001518:	2302      	movs	r3, #2
 800151a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800151c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001520:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001522:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001526:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001528:	f107 0318 	add.w	r3, r7, #24
 800152c:	4618      	mov	r0, r3
 800152e:	f001 fa41 	bl	80029b4 <HAL_RCC_OscConfig>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001538:	f000 f819 	bl	800156e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800153c:	230f      	movs	r3, #15
 800153e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001540:	2302      	movs	r3, #2
 8001542:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001544:	2300      	movs	r3, #0
 8001546:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001548:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800154c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001552:	1d3b      	adds	r3, r7, #4
 8001554:	2102      	movs	r1, #2
 8001556:	4618      	mov	r0, r3
 8001558:	f001 fcae 	bl	8002eb8 <HAL_RCC_ClockConfig>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001562:	f000 f804 	bl	800156e <Error_Handler>
  }
}
 8001566:	bf00      	nop
 8001568:	3740      	adds	r7, #64	@ 0x40
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800156e:	b480      	push	{r7}
 8001570:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001572:	b672      	cpsid	i
}
 8001574:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001576:	bf00      	nop
 8001578:	e7fd      	b.n	8001576 <Error_Handler+0x8>
	...

0800157c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001582:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <HAL_MspInit+0x5c>)
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	4a14      	ldr	r2, [pc, #80]	@ (80015d8 <HAL_MspInit+0x5c>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6193      	str	r3, [r2, #24]
 800158e:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_MspInit+0x5c>)
 8001590:	699b      	ldr	r3, [r3, #24]
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800159a:	4b0f      	ldr	r3, [pc, #60]	@ (80015d8 <HAL_MspInit+0x5c>)
 800159c:	69db      	ldr	r3, [r3, #28]
 800159e:	4a0e      	ldr	r2, [pc, #56]	@ (80015d8 <HAL_MspInit+0x5c>)
 80015a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a4:	61d3      	str	r3, [r2, #28]
 80015a6:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <HAL_MspInit+0x5c>)
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015b2:	4b0a      	ldr	r3, [pc, #40]	@ (80015dc <HAL_MspInit+0x60>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	4a04      	ldr	r2, [pc, #16]	@ (80015dc <HAL_MspInit+0x60>)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ce:	bf00      	nop
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40010000 	.word	0x40010000

080015e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <NMI_Handler+0x4>

080015e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <HardFault_Handler+0x4>

080015f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f4:	bf00      	nop
 80015f6:	e7fd      	b.n	80015f4 <MemManage_Handler+0x4>

080015f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015fc:	bf00      	nop
 80015fe:	e7fd      	b.n	80015fc <BusFault_Handler+0x4>

08001600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001604:	bf00      	nop
 8001606:	e7fd      	b.n	8001604 <UsageFault_Handler+0x4>

08001608 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr

08001614 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr

08001620 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001630:	f000 fd6c 	bl	800210c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}

08001638 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800163c:	4802      	ldr	r0, [pc, #8]	@ (8001648 <USART2_IRQHandler+0x10>)
 800163e:	f002 ff31 	bl	80044a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	2000022c 	.word	0x2000022c

0800164c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001650:	4802      	ldr	r0, [pc, #8]	@ (800165c <USART3_IRQHandler+0x10>)
 8001652:	f002 ff27 	bl	80044a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000274 	.word	0x20000274

08001660 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001664:	4802      	ldr	r0, [pc, #8]	@ (8001670 <TIM6_IRQHandler+0x10>)
 8001666:	f002 f819 	bl	800369c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	200001e4 	.word	0x200001e4

08001674 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr

08001680 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b096      	sub	sp, #88	@ 0x58
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001686:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001694:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800169e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	609a      	str	r2, [r3, #8]
 80016aa:	60da      	str	r2, [r3, #12]
 80016ac:	611a      	str	r2, [r3, #16]
 80016ae:	615a      	str	r2, [r3, #20]
 80016b0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	2220      	movs	r2, #32
 80016b6:	2100      	movs	r1, #0
 80016b8:	4618      	mov	r0, r3
 80016ba:	f004 f8d9 	bl	8005870 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016be:	4b44      	ldr	r3, [pc, #272]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016c0:	4a44      	ldr	r2, [pc, #272]	@ (80017d4 <MX_TIM1_Init+0x154>)
 80016c2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80016c4:	4b42      	ldr	r3, [pc, #264]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016c6:	2247      	movs	r2, #71	@ 0x47
 80016c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ca:	4b41      	ldr	r3, [pc, #260]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 80016d0:	4b3f      	ldr	r3, [pc, #252]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80016d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d8:	4b3d      	ldr	r3, [pc, #244]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016da:	2200      	movs	r2, #0
 80016dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016de:	4b3c      	ldr	r3, [pc, #240]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e4:	4b3a      	ldr	r3, [pc, #232]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016ea:	4839      	ldr	r0, [pc, #228]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016ec:	f001 fd72 	bl	80031d4 <HAL_TIM_Base_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80016f6:	f7ff ff3a 	bl	800156e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001700:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001704:	4619      	mov	r1, r3
 8001706:	4832      	ldr	r0, [pc, #200]	@ (80017d0 <MX_TIM1_Init+0x150>)
 8001708:	f002 f97a 	bl	8003a00 <HAL_TIM_ConfigClockSource>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001712:	f7ff ff2c 	bl	800156e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001716:	482e      	ldr	r0, [pc, #184]	@ (80017d0 <MX_TIM1_Init+0x150>)
 8001718:	f001 fe0c 	bl	8003334 <HAL_TIM_PWM_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001722:	f7ff ff24 	bl	800156e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001726:	2300      	movs	r3, #0
 8001728:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800172a:	2300      	movs	r3, #0
 800172c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800172e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001732:	4619      	mov	r1, r3
 8001734:	4826      	ldr	r0, [pc, #152]	@ (80017d0 <MX_TIM1_Init+0x150>)
 8001736:	f002 fd3b 	bl	80041b0 <HAL_TIMEx_MasterConfigSynchronization>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001740:	f7ff ff15 	bl	800156e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001744:	2360      	movs	r3, #96	@ 0x60
 8001746:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800174c:	2300      	movs	r3, #0
 800174e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001750:	2300      	movs	r3, #0
 8001752:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001754:	2300      	movs	r3, #0
 8001756:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001758:	2300      	movs	r3, #0
 800175a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800175c:	2300      	movs	r3, #0
 800175e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001764:	2200      	movs	r2, #0
 8001766:	4619      	mov	r1, r3
 8001768:	4819      	ldr	r0, [pc, #100]	@ (80017d0 <MX_TIM1_Init+0x150>)
 800176a:	f002 f887 	bl	800387c <HAL_TIM_PWM_ConfigChannel>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001774:	f7ff fefb 	bl	800156e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001778:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800177c:	220c      	movs	r2, #12
 800177e:	4619      	mov	r1, r3
 8001780:	4813      	ldr	r0, [pc, #76]	@ (80017d0 <MX_TIM1_Init+0x150>)
 8001782:	f002 f87b 	bl	800387c <HAL_TIM_PWM_ConfigChannel>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800178c:	f7ff feef 	bl	800156e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001790:	2300      	movs	r3, #0
 8001792:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001794:	2300      	movs	r3, #0
 8001796:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001798:	2300      	movs	r3, #0
 800179a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4619      	mov	r1, r3
 80017b2:	4807      	ldr	r0, [pc, #28]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80017b4:	f002 fd68 	bl	8004288 <HAL_TIMEx_ConfigBreakDeadTime>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80017be:	f7ff fed6 	bl	800156e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017c2:	4803      	ldr	r0, [pc, #12]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80017c4:	f000 fac4 	bl	8001d50 <HAL_TIM_MspPostInit>

}
 80017c8:	bf00      	nop
 80017ca:	3758      	adds	r7, #88	@ 0x58
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	2000007c 	.word	0x2000007c
 80017d4:	40012c00 	.word	0x40012c00

080017d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08e      	sub	sp, #56	@ 0x38
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ec:	f107 0320 	add.w	r3, r7, #32
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
 8001804:	615a      	str	r2, [r3, #20]
 8001806:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001808:	4b32      	ldr	r3, [pc, #200]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 800180a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800180e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001810:	4b30      	ldr	r3, [pc, #192]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 8001812:	2247      	movs	r2, #71	@ 0x47
 8001814:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001816:	4b2f      	ldr	r3, [pc, #188]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 800181c:	4b2d      	ldr	r3, [pc, #180]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 800181e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001822:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001824:	4b2b      	ldr	r3, [pc, #172]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 8001826:	2200      	movs	r2, #0
 8001828:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182a:	4b2a      	ldr	r3, [pc, #168]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001830:	4828      	ldr	r0, [pc, #160]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 8001832:	f001 fccf 	bl	80031d4 <HAL_TIM_Base_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800183c:	f7ff fe97 	bl	800156e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001840:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001844:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001846:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800184a:	4619      	mov	r1, r3
 800184c:	4821      	ldr	r0, [pc, #132]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 800184e:	f002 f8d7 	bl	8003a00 <HAL_TIM_ConfigClockSource>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001858:	f7ff fe89 	bl	800156e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800185c:	481d      	ldr	r0, [pc, #116]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 800185e:	f001 fd69 	bl	8003334 <HAL_TIM_PWM_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001868:	f7ff fe81 	bl	800156e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186c:	2300      	movs	r3, #0
 800186e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001874:	f107 0320 	add.w	r3, r7, #32
 8001878:	4619      	mov	r1, r3
 800187a:	4816      	ldr	r0, [pc, #88]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 800187c:	f002 fc98 	bl	80041b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001886:	f7ff fe72 	bl	800156e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800188a:	2360      	movs	r3, #96	@ 0x60
 800188c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001896:	2300      	movs	r3, #0
 8001898:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800189a:	1d3b      	adds	r3, r7, #4
 800189c:	2208      	movs	r2, #8
 800189e:	4619      	mov	r1, r3
 80018a0:	480c      	ldr	r0, [pc, #48]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 80018a2:	f001 ffeb 	bl	800387c <HAL_TIM_PWM_ConfigChannel>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80018ac:	f7ff fe5f 	bl	800156e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80018b0:	1d3b      	adds	r3, r7, #4
 80018b2:	220c      	movs	r2, #12
 80018b4:	4619      	mov	r1, r3
 80018b6:	4807      	ldr	r0, [pc, #28]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 80018b8:	f001 ffe0 	bl	800387c <HAL_TIM_PWM_ConfigChannel>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80018c2:	f7ff fe54 	bl	800156e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018c6:	4803      	ldr	r0, [pc, #12]	@ (80018d4 <MX_TIM2_Init+0xfc>)
 80018c8:	f000 fa42 	bl	8001d50 <HAL_TIM_MspPostInit>

}
 80018cc:	bf00      	nop
 80018ce:	3738      	adds	r7, #56	@ 0x38
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200000c4 	.word	0x200000c4

080018d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08c      	sub	sp, #48	@ 0x30
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018de:	f107 030c 	add.w	r3, r7, #12
 80018e2:	2224      	movs	r2, #36	@ 0x24
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f003 ffc2 	bl	8005870 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018f4:	4b20      	ldr	r3, [pc, #128]	@ (8001978 <MX_TIM3_Init+0xa0>)
 80018f6:	4a21      	ldr	r2, [pc, #132]	@ (800197c <MX_TIM3_Init+0xa4>)
 80018f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80018fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001978 <MX_TIM3_Init+0xa0>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001900:	4b1d      	ldr	r3, [pc, #116]	@ (8001978 <MX_TIM3_Init+0xa0>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001906:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <MX_TIM3_Init+0xa0>)
 8001908:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800190c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800190e:	4b1a      	ldr	r3, [pc, #104]	@ (8001978 <MX_TIM3_Init+0xa0>)
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001914:	4b18      	ldr	r3, [pc, #96]	@ (8001978 <MX_TIM3_Init+0xa0>)
 8001916:	2200      	movs	r2, #0
 8001918:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800191a:	2303      	movs	r3, #3
 800191c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800191e:	2300      	movs	r3, #0
 8001920:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001922:	2301      	movs	r3, #1
 8001924:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001926:	2300      	movs	r3, #0
 8001928:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800192e:	2300      	movs	r3, #0
 8001930:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001932:	2301      	movs	r3, #1
 8001934:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800193a:	2300      	movs	r3, #0
 800193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800193e:	f107 030c 	add.w	r3, r7, #12
 8001942:	4619      	mov	r1, r3
 8001944:	480c      	ldr	r0, [pc, #48]	@ (8001978 <MX_TIM3_Init+0xa0>)
 8001946:	f001 fe07 	bl	8003558 <HAL_TIM_Encoder_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001950:	f7ff fe0d 	bl	800156e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001954:	2300      	movs	r3, #0
 8001956:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800195c:	1d3b      	adds	r3, r7, #4
 800195e:	4619      	mov	r1, r3
 8001960:	4805      	ldr	r0, [pc, #20]	@ (8001978 <MX_TIM3_Init+0xa0>)
 8001962:	f002 fc25 	bl	80041b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800196c:	f7ff fdff 	bl	800156e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	3730      	adds	r7, #48	@ 0x30
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	2000010c 	.word	0x2000010c
 800197c:	40000400 	.word	0x40000400

08001980 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08c      	sub	sp, #48	@ 0x30
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001986:	f107 030c 	add.w	r3, r7, #12
 800198a:	2224      	movs	r2, #36	@ 0x24
 800198c:	2100      	movs	r1, #0
 800198e:	4618      	mov	r0, r3
 8001990:	f003 ff6e 	bl	8005870 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001994:	1d3b      	adds	r3, r7, #4
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800199c:	4b20      	ldr	r3, [pc, #128]	@ (8001a20 <MX_TIM4_Init+0xa0>)
 800199e:	4a21      	ldr	r2, [pc, #132]	@ (8001a24 <MX_TIM4_Init+0xa4>)
 80019a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80019a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a20 <MX_TIM4_Init+0xa0>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a20 <MX_TIM4_Init+0xa0>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80019ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001a20 <MX_TIM4_Init+0xa0>)
 80019b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <MX_TIM4_Init+0xa0>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019bc:	4b18      	ldr	r3, [pc, #96]	@ (8001a20 <MX_TIM4_Init+0xa0>)
 80019be:	2200      	movs	r2, #0
 80019c0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019c2:	2303      	movs	r3, #3
 80019c4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019c6:	2300      	movs	r3, #0
 80019c8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019ca:	2301      	movs	r3, #1
 80019cc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019d6:	2300      	movs	r3, #0
 80019d8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019da:	2301      	movs	r3, #1
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019de:	2300      	movs	r3, #0
 80019e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80019e6:	f107 030c 	add.w	r3, r7, #12
 80019ea:	4619      	mov	r1, r3
 80019ec:	480c      	ldr	r0, [pc, #48]	@ (8001a20 <MX_TIM4_Init+0xa0>)
 80019ee:	f001 fdb3 	bl	8003558 <HAL_TIM_Encoder_Init>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80019f8:	f7ff fdb9 	bl	800156e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fc:	2300      	movs	r3, #0
 80019fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	4619      	mov	r1, r3
 8001a08:	4805      	ldr	r0, [pc, #20]	@ (8001a20 <MX_TIM4_Init+0xa0>)
 8001a0a:	f002 fbd1 	bl	80041b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001a14:	f7ff fdab 	bl	800156e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001a18:	bf00      	nop
 8001a1a:	3730      	adds	r7, #48	@ 0x30
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000154 	.word	0x20000154
 8001a24:	40000800 	.word	0x40000800

08001a28 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08c      	sub	sp, #48	@ 0x30
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a2e:	f107 030c 	add.w	r3, r7, #12
 8001a32:	2224      	movs	r2, #36	@ 0x24
 8001a34:	2100      	movs	r1, #0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f003 ff1a 	bl	8005870 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a44:	4b20      	ldr	r3, [pc, #128]	@ (8001ac8 <MX_TIM5_Init+0xa0>)
 8001a46:	4a21      	ldr	r2, [pc, #132]	@ (8001acc <MX_TIM5_Init+0xa4>)
 8001a48:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac8 <MX_TIM5_Init+0xa0>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a50:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac8 <MX_TIM5_Init+0xa0>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 8191;
 8001a56:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac8 <MX_TIM5_Init+0xa0>)
 8001a58:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8001a5c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <MX_TIM5_Init+0xa0>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a64:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <MX_TIM5_Init+0xa0>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a72:	2301      	movs	r3, #1
 8001a74:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a82:	2301      	movs	r3, #1
 8001a84:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a86:	2300      	movs	r3, #0
 8001a88:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001a8e:	f107 030c 	add.w	r3, r7, #12
 8001a92:	4619      	mov	r1, r3
 8001a94:	480c      	ldr	r0, [pc, #48]	@ (8001ac8 <MX_TIM5_Init+0xa0>)
 8001a96:	f001 fd5f 	bl	8003558 <HAL_TIM_Encoder_Init>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001aa0:	f7ff fd65 	bl	800156e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4805      	ldr	r0, [pc, #20]	@ (8001ac8 <MX_TIM5_Init+0xa0>)
 8001ab2:	f002 fb7d 	bl	80041b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001abc:	f7ff fd57 	bl	800156e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001ac0:	bf00      	nop
 8001ac2:	3730      	adds	r7, #48	@ 0x30
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	2000019c 	.word	0x2000019c
 8001acc:	40000c00 	.word	0x40000c00

08001ad0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad6:	463b      	mov	r3, r7
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001ade:	4b15      	ldr	r3, [pc, #84]	@ (8001b34 <MX_TIM6_Init+0x64>)
 8001ae0:	4a15      	ldr	r2, [pc, #84]	@ (8001b38 <MX_TIM6_Init+0x68>)
 8001ae2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72;
 8001ae4:	4b13      	ldr	r3, [pc, #76]	@ (8001b34 <MX_TIM6_Init+0x64>)
 8001ae6:	2248      	movs	r2, #72	@ 0x48
 8001ae8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aea:	4b12      	ldr	r3, [pc, #72]	@ (8001b34 <MX_TIM6_Init+0x64>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001af0:	4b10      	ldr	r3, [pc, #64]	@ (8001b34 <MX_TIM6_Init+0x64>)
 8001af2:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001af6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b34 <MX_TIM6_Init+0x64>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001afe:	480d      	ldr	r0, [pc, #52]	@ (8001b34 <MX_TIM6_Init+0x64>)
 8001b00:	f001 fb68 	bl	80031d4 <HAL_TIM_Base_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001b0a:	f7ff fd30 	bl	800156e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b16:	463b      	mov	r3, r7
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4806      	ldr	r0, [pc, #24]	@ (8001b34 <MX_TIM6_Init+0x64>)
 8001b1c:	f002 fb48 	bl	80041b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001b26:	f7ff fd22 	bl	800156e <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200001e4 	.word	0x200001e4
 8001b38:	40001000 	.word	0x40001000

08001b3c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a1f      	ldr	r2, [pc, #124]	@ (8001bc8 <HAL_TIM_Base_MspInit+0x8c>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d10c      	bne.n	8001b68 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001bcc <HAL_TIM_Base_MspInit+0x90>)
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	4a1e      	ldr	r2, [pc, #120]	@ (8001bcc <HAL_TIM_Base_MspInit+0x90>)
 8001b54:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b58:	6193      	str	r3, [r2, #24]
 8001b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bcc <HAL_TIM_Base_MspInit+0x90>)
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001b66:	e02a      	b.n	8001bbe <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM2)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b70:	d10c      	bne.n	8001b8c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b72:	4b16      	ldr	r3, [pc, #88]	@ (8001bcc <HAL_TIM_Base_MspInit+0x90>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	4a15      	ldr	r2, [pc, #84]	@ (8001bcc <HAL_TIM_Base_MspInit+0x90>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	61d3      	str	r3, [r2, #28]
 8001b7e:	4b13      	ldr	r3, [pc, #76]	@ (8001bcc <HAL_TIM_Base_MspInit+0x90>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	613b      	str	r3, [r7, #16]
 8001b88:	693b      	ldr	r3, [r7, #16]
}
 8001b8a:	e018      	b.n	8001bbe <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM6)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x94>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d113      	bne.n	8001bbe <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b96:	4b0d      	ldr	r3, [pc, #52]	@ (8001bcc <HAL_TIM_Base_MspInit+0x90>)
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001bcc <HAL_TIM_Base_MspInit+0x90>)
 8001b9c:	f043 0310 	orr.w	r3, r3, #16
 8001ba0:	61d3      	str	r3, [r2, #28]
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bcc <HAL_TIM_Base_MspInit+0x90>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f003 0310 	and.w	r3, r3, #16
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 8001bae:	2200      	movs	r2, #0
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	2036      	movs	r0, #54	@ 0x36
 8001bb4:	f000 fbc1 	bl	800233a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001bb8:	2036      	movs	r0, #54	@ 0x36
 8001bba:	f000 fbda 	bl	8002372 <HAL_NVIC_EnableIRQ>
}
 8001bbe:	bf00      	nop
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40012c00 	.word	0x40012c00
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40001000 	.word	0x40001000

08001bd4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08e      	sub	sp, #56	@ 0x38
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	f107 0320 	add.w	r3, r7, #32
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a50      	ldr	r2, [pc, #320]	@ (8001d30 <HAL_TIM_Encoder_MspInit+0x15c>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d136      	bne.n	8001c62 <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bf4:	4b4f      	ldr	r3, [pc, #316]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	4a4e      	ldr	r2, [pc, #312]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001bfa:	f043 0302 	orr.w	r3, r3, #2
 8001bfe:	61d3      	str	r3, [r2, #28]
 8001c00:	4b4c      	ldr	r3, [pc, #304]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c02:	69db      	ldr	r3, [r3, #28]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	61fb      	str	r3, [r7, #28]
 8001c0a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0c:	4b49      	ldr	r3, [pc, #292]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	4a48      	ldr	r2, [pc, #288]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c12:	f043 0308 	orr.w	r3, r3, #8
 8001c16:	6193      	str	r3, [r2, #24]
 8001c18:	4b46      	ldr	r3, [pc, #280]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	f003 0308 	and.w	r3, r3, #8
 8001c20:	61bb      	str	r3, [r7, #24]
 8001c22:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001c24:	2330      	movs	r3, #48	@ 0x30
 8001c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c30:	f107 0320 	add.w	r3, r7, #32
 8001c34:	4619      	mov	r1, r3
 8001c36:	4840      	ldr	r0, [pc, #256]	@ (8001d38 <HAL_TIM_Encoder_MspInit+0x164>)
 8001c38:	f000 fcf8 	bl	800262c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001c3c:	4b3f      	ldr	r3, [pc, #252]	@ (8001d3c <HAL_TIM_Encoder_MspInit+0x168>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c44:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001c48:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c4c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001c50:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c54:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c58:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c5a:	4a38      	ldr	r2, [pc, #224]	@ (8001d3c <HAL_TIM_Encoder_MspInit+0x168>)
 8001c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c5e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001c60:	e061      	b.n	8001d26 <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM4)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a36      	ldr	r2, [pc, #216]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0x16c>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d133      	bne.n	8001cd4 <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c6c:	4b31      	ldr	r3, [pc, #196]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	4a30      	ldr	r2, [pc, #192]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c72:	f043 0304 	orr.w	r3, r3, #4
 8001c76:	61d3      	str	r3, [r2, #28]
 8001c78:	4b2e      	ldr	r3, [pc, #184]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	617b      	str	r3, [r7, #20]
 8001c82:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c84:	4b2b      	ldr	r3, [pc, #172]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	4a2a      	ldr	r2, [pc, #168]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c8a:	f043 0320 	orr.w	r3, r3, #32
 8001c8e:	6193      	str	r3, [r2, #24]
 8001c90:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	f003 0320 	and.w	r3, r3, #32
 8001c98:	613b      	str	r3, [r7, #16]
 8001c9a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001c9c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001ca0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001caa:	f107 0320 	add.w	r3, r7, #32
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4824      	ldr	r0, [pc, #144]	@ (8001d44 <HAL_TIM_Encoder_MspInit+0x170>)
 8001cb2:	f000 fcbb 	bl	800262c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM4_ENABLE();
 8001cb6:	4b21      	ldr	r3, [pc, #132]	@ (8001d3c <HAL_TIM_Encoder_MspInit+0x168>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cbe:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001cc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cc6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ccc:	4a1b      	ldr	r2, [pc, #108]	@ (8001d3c <HAL_TIM_Encoder_MspInit+0x168>)
 8001cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cd0:	6053      	str	r3, [r2, #4]
}
 8001cd2:	e028      	b.n	8001d26 <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM5)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d48 <HAL_TIM_Encoder_MspInit+0x174>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d123      	bne.n	8001d26 <HAL_TIM_Encoder_MspInit+0x152>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001cde:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	4a14      	ldr	r2, [pc, #80]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001ce4:	f043 0308 	orr.w	r3, r3, #8
 8001ce8:	61d3      	str	r3, [r2, #28]
 8001cea:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	f003 0308 	and.w	r3, r3, #8
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	4a0e      	ldr	r2, [pc, #56]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001cfc:	f043 0304 	orr.w	r3, r3, #4
 8001d00:	6193      	str	r3, [r2, #24]
 8001d02:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <HAL_TIM_Encoder_MspInit+0x160>)
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	f003 0304 	and.w	r3, r3, #4
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d12:	2300      	movs	r3, #0
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1a:	f107 0320 	add.w	r3, r7, #32
 8001d1e:	4619      	mov	r1, r3
 8001d20:	480a      	ldr	r0, [pc, #40]	@ (8001d4c <HAL_TIM_Encoder_MspInit+0x178>)
 8001d22:	f000 fc83 	bl	800262c <HAL_GPIO_Init>
}
 8001d26:	bf00      	nop
 8001d28:	3738      	adds	r7, #56	@ 0x38
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40000400 	.word	0x40000400
 8001d34:	40021000 	.word	0x40021000
 8001d38:	40010c00 	.word	0x40010c00
 8001d3c:	40010000 	.word	0x40010000
 8001d40:	40000800 	.word	0x40000800
 8001d44:	40011400 	.word	0x40011400
 8001d48:	40000c00 	.word	0x40000c00
 8001d4c:	40010800 	.word	0x40010800

08001d50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08a      	sub	sp, #40	@ 0x28
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a28      	ldr	r2, [pc, #160]	@ (8001e0c <HAL_TIM_MspPostInit+0xbc>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d12b      	bne.n	8001dc8 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d70:	4b27      	ldr	r3, [pc, #156]	@ (8001e10 <HAL_TIM_MspPostInit+0xc0>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	4a26      	ldr	r2, [pc, #152]	@ (8001e10 <HAL_TIM_MspPostInit+0xc0>)
 8001d76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d7a:	6193      	str	r3, [r2, #24]
 8001d7c:	4b24      	ldr	r3, [pc, #144]	@ (8001e10 <HAL_TIM_MspPostInit+0xc0>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8001d88:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8001d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8e:	2302      	movs	r3, #2
 8001d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d92:	2302      	movs	r3, #2
 8001d94:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	481d      	ldr	r0, [pc, #116]	@ (8001e14 <HAL_TIM_MspPostInit+0xc4>)
 8001d9e:	f000 fc45 	bl	800262c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_ENABLE();
 8001da2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e18 <HAL_TIM_MspPostInit+0xc8>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001daa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001db6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001dbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dc0:	4a15      	ldr	r2, [pc, #84]	@ (8001e18 <HAL_TIM_MspPostInit+0xc8>)
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc4:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001dc6:	e01c      	b.n	8001e02 <HAL_TIM_MspPostInit+0xb2>
  else if(timHandle->Instance==TIM2)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dd0:	d117      	bne.n	8001e02 <HAL_TIM_MspPostInit+0xb2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e10 <HAL_TIM_MspPostInit+0xc0>)
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	4a0e      	ldr	r2, [pc, #56]	@ (8001e10 <HAL_TIM_MspPostInit+0xc0>)
 8001dd8:	f043 0304 	orr.w	r3, r3, #4
 8001ddc:	6193      	str	r3, [r2, #24]
 8001dde:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <HAL_TIM_MspPostInit+0xc0>)
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	f003 0304 	and.w	r3, r3, #4
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001dea:	230c      	movs	r3, #12
 8001dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	2302      	movs	r3, #2
 8001df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df2:	2302      	movs	r3, #2
 8001df4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df6:	f107 0314 	add.w	r3, r7, #20
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4807      	ldr	r0, [pc, #28]	@ (8001e1c <HAL_TIM_MspPostInit+0xcc>)
 8001dfe:	f000 fc15 	bl	800262c <HAL_GPIO_Init>
}
 8001e02:	bf00      	nop
 8001e04:	3728      	adds	r7, #40	@ 0x28
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40012c00 	.word	0x40012c00
 8001e10:	40021000 	.word	0x40021000
 8001e14:	40011800 	.word	0x40011800
 8001e18:	40010000 	.word	0x40010000
 8001e1c:	40010800 	.word	0x40010800

08001e20 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e24:	4b11      	ldr	r3, [pc, #68]	@ (8001e6c <MX_USART2_UART_Init+0x4c>)
 8001e26:	4a12      	ldr	r2, [pc, #72]	@ (8001e70 <MX_USART2_UART_Init+0x50>)
 8001e28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e2a:	4b10      	ldr	r3, [pc, #64]	@ (8001e6c <MX_USART2_UART_Init+0x4c>)
 8001e2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e32:	4b0e      	ldr	r3, [pc, #56]	@ (8001e6c <MX_USART2_UART_Init+0x4c>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e38:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <MX_USART2_UART_Init+0x4c>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e6c <MX_USART2_UART_Init+0x4c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e44:	4b09      	ldr	r3, [pc, #36]	@ (8001e6c <MX_USART2_UART_Init+0x4c>)
 8001e46:	220c      	movs	r2, #12
 8001e48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e4a:	4b08      	ldr	r3, [pc, #32]	@ (8001e6c <MX_USART2_UART_Init+0x4c>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e50:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <MX_USART2_UART_Init+0x4c>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e56:	4805      	ldr	r0, [pc, #20]	@ (8001e6c <MX_USART2_UART_Init+0x4c>)
 8001e58:	f002 fa79 	bl	800434e <HAL_UART_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e62:	f7ff fb84 	bl	800156e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	2000022c 	.word	0x2000022c
 8001e70:	40004400 	.word	0x40004400

08001e74 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e78:	4b11      	ldr	r3, [pc, #68]	@ (8001ec0 <MX_USART3_UART_Init+0x4c>)
 8001e7a:	4a12      	ldr	r2, [pc, #72]	@ (8001ec4 <MX_USART3_UART_Init+0x50>)
 8001e7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e7e:	4b10      	ldr	r3, [pc, #64]	@ (8001ec0 <MX_USART3_UART_Init+0x4c>)
 8001e80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e86:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec0 <MX_USART3_UART_Init+0x4c>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <MX_USART3_UART_Init+0x4c>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e92:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec0 <MX_USART3_UART_Init+0x4c>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e98:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <MX_USART3_UART_Init+0x4c>)
 8001e9a:	220c      	movs	r2, #12
 8001e9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e9e:	4b08      	ldr	r3, [pc, #32]	@ (8001ec0 <MX_USART3_UART_Init+0x4c>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea4:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <MX_USART3_UART_Init+0x4c>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001eaa:	4805      	ldr	r0, [pc, #20]	@ (8001ec0 <MX_USART3_UART_Init+0x4c>)
 8001eac:	f002 fa4f 	bl	800434e <HAL_UART_Init>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001eb6:	f7ff fb5a 	bl	800156e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000274 	.word	0x20000274
 8001ec4:	40004800 	.word	0x40004800

08001ec8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08c      	sub	sp, #48	@ 0x30
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0318 	add.w	r3, r7, #24
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a4f      	ldr	r2, [pc, #316]	@ (8002020 <HAL_UART_MspInit+0x158>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d146      	bne.n	8001f76 <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ee8:	4b4e      	ldr	r3, [pc, #312]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	4a4d      	ldr	r2, [pc, #308]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001eee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef2:	61d3      	str	r3, [r2, #28]
 8001ef4:	4b4b      	ldr	r3, [pc, #300]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f00:	4b48      	ldr	r3, [pc, #288]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	4a47      	ldr	r2, [pc, #284]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001f06:	f043 0320 	orr.w	r3, r3, #32
 8001f0a:	6193      	str	r3, [r2, #24]
 8001f0c:	4b45      	ldr	r3, [pc, #276]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	f003 0320 	and.w	r3, r3, #32
 8001f14:	613b      	str	r3, [r7, #16]
 8001f16:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001f18:	2320      	movs	r3, #32
 8001f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f20:	2303      	movs	r3, #3
 8001f22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f24:	f107 0318 	add.w	r3, r7, #24
 8001f28:	4619      	mov	r1, r3
 8001f2a:	483f      	ldr	r0, [pc, #252]	@ (8002028 <HAL_UART_MspInit+0x160>)
 8001f2c:	f000 fb7e 	bl	800262c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f30:	2340      	movs	r3, #64	@ 0x40
 8001f32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f34:	2300      	movs	r3, #0
 8001f36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f3c:	f107 0318 	add.w	r3, r7, #24
 8001f40:	4619      	mov	r1, r3
 8001f42:	4839      	ldr	r0, [pc, #228]	@ (8002028 <HAL_UART_MspInit+0x160>)
 8001f44:	f000 fb72 	bl	800262c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART2_ENABLE();
 8001f48:	4b38      	ldr	r3, [pc, #224]	@ (800202c <HAL_UART_MspInit+0x164>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f50:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001f54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f58:	f043 0308 	orr.w	r3, r3, #8
 8001f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f5e:	4a33      	ldr	r2, [pc, #204]	@ (800202c <HAL_UART_MspInit+0x164>)
 8001f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f62:	6053      	str	r3, [r2, #4]

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f64:	2200      	movs	r2, #0
 8001f66:	2100      	movs	r1, #0
 8001f68:	2026      	movs	r0, #38	@ 0x26
 8001f6a:	f000 f9e6 	bl	800233a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f6e:	2026      	movs	r0, #38	@ 0x26
 8001f70:	f000 f9ff 	bl	8002372 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001f74:	e050      	b.n	8002018 <HAL_UART_MspInit+0x150>
  else if(uartHandle->Instance==USART3)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8002030 <HAL_UART_MspInit+0x168>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d14b      	bne.n	8002018 <HAL_UART_MspInit+0x150>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f80:	4b28      	ldr	r3, [pc, #160]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001f82:	69db      	ldr	r3, [r3, #28]
 8001f84:	4a27      	ldr	r2, [pc, #156]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001f86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f8a:	61d3      	str	r3, [r2, #28]
 8001f8c:	4b25      	ldr	r3, [pc, #148]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001f8e:	69db      	ldr	r3, [r3, #28]
 8001f90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f98:	4b22      	ldr	r3, [pc, #136]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001f9a:	699b      	ldr	r3, [r3, #24]
 8001f9c:	4a21      	ldr	r2, [pc, #132]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001f9e:	f043 0320 	orr.w	r3, r3, #32
 8001fa2:	6193      	str	r3, [r2, #24]
 8001fa4:	4b1f      	ldr	r3, [pc, #124]	@ (8002024 <HAL_UART_MspInit+0x15c>)
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	f003 0320 	and.w	r3, r3, #32
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fbe:	f107 0318 	add.w	r3, r7, #24
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4818      	ldr	r0, [pc, #96]	@ (8002028 <HAL_UART_MspInit+0x160>)
 8001fc6:	f000 fb31 	bl	800262c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fd8:	f107 0318 	add.w	r3, r7, #24
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4812      	ldr	r0, [pc, #72]	@ (8002028 <HAL_UART_MspInit+0x160>)
 8001fe0:	f000 fb24 	bl	800262c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_ENABLE();
 8001fe4:	4b11      	ldr	r3, [pc, #68]	@ (800202c <HAL_UART_MspInit+0x164>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fec:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ff4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ffc:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002000:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002002:	4a0a      	ldr	r2, [pc, #40]	@ (800202c <HAL_UART_MspInit+0x164>)
 8002004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002006:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002008:	2200      	movs	r2, #0
 800200a:	2100      	movs	r1, #0
 800200c:	2027      	movs	r0, #39	@ 0x27
 800200e:	f000 f994 	bl	800233a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002012:	2027      	movs	r0, #39	@ 0x27
 8002014:	f000 f9ad 	bl	8002372 <HAL_NVIC_EnableIRQ>
}
 8002018:	bf00      	nop
 800201a:	3730      	adds	r7, #48	@ 0x30
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40004400 	.word	0x40004400
 8002024:	40021000 	.word	0x40021000
 8002028:	40011400 	.word	0x40011400
 800202c:	40010000 	.word	0x40010000
 8002030:	40004800 	.word	0x40004800

08002034 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002034:	f7ff fb1e 	bl	8001674 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002038:	480b      	ldr	r0, [pc, #44]	@ (8002068 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800203a:	490c      	ldr	r1, [pc, #48]	@ (800206c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800203c:	4a0c      	ldr	r2, [pc, #48]	@ (8002070 <LoopFillZerobss+0x16>)
  movs r3, #0
 800203e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002040:	e002      	b.n	8002048 <LoopCopyDataInit>

08002042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002046:	3304      	adds	r3, #4

08002048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800204a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800204c:	d3f9      	bcc.n	8002042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800204e:	4a09      	ldr	r2, [pc, #36]	@ (8002074 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002050:	4c09      	ldr	r4, [pc, #36]	@ (8002078 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002054:	e001      	b.n	800205a <LoopFillZerobss>

08002056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002058:	3204      	adds	r2, #4

0800205a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800205a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800205c:	d3fb      	bcc.n	8002056 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800205e:	f003 fc0f 	bl	8005880 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002062:	f7ff f963 	bl	800132c <main>
  bx lr
 8002066:	4770      	bx	lr
  ldr r0, =_sdata
 8002068:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800206c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002070:	08005f20 	.word	0x08005f20
  ldr r2, =_sbss
 8002074:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002078:	200002c0 	.word	0x200002c0

0800207c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800207c:	e7fe      	b.n	800207c <ADC1_2_IRQHandler>
	...

08002080 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002084:	4b08      	ldr	r3, [pc, #32]	@ (80020a8 <HAL_Init+0x28>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a07      	ldr	r2, [pc, #28]	@ (80020a8 <HAL_Init+0x28>)
 800208a:	f043 0310 	orr.w	r3, r3, #16
 800208e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002090:	2003      	movs	r0, #3
 8002092:	f000 f947 	bl	8002324 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002096:	200f      	movs	r0, #15
 8002098:	f000 f808 	bl	80020ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800209c:	f7ff fa6e 	bl	800157c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40022000 	.word	0x40022000

080020ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020b4:	4b12      	ldr	r3, [pc, #72]	@ (8002100 <HAL_InitTick+0x54>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b12      	ldr	r3, [pc, #72]	@ (8002104 <HAL_InitTick+0x58>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	4619      	mov	r1, r3
 80020be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 f95f 	bl	800238e <HAL_SYSTICK_Config>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e00e      	b.n	80020f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b0f      	cmp	r3, #15
 80020de:	d80a      	bhi.n	80020f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e0:	2200      	movs	r2, #0
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295
 80020e8:	f000 f927 	bl	800233a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020ec:	4a06      	ldr	r2, [pc, #24]	@ (8002108 <HAL_InitTick+0x5c>)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
 80020f4:	e000      	b.n	80020f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000000 	.word	0x20000000
 8002104:	20000008 	.word	0x20000008
 8002108:	20000004 	.word	0x20000004

0800210c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002110:	4b05      	ldr	r3, [pc, #20]	@ (8002128 <HAL_IncTick+0x1c>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	461a      	mov	r2, r3
 8002116:	4b05      	ldr	r3, [pc, #20]	@ (800212c <HAL_IncTick+0x20>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4413      	add	r3, r2
 800211c:	4a03      	ldr	r2, [pc, #12]	@ (800212c <HAL_IncTick+0x20>)
 800211e:	6013      	str	r3, [r2, #0]
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr
 8002128:	20000008 	.word	0x20000008
 800212c:	200002bc 	.word	0x200002bc

08002130 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  return uwTick;
 8002134:	4b02      	ldr	r3, [pc, #8]	@ (8002140 <HAL_GetTick+0x10>)
 8002136:	681b      	ldr	r3, [r3, #0]
}
 8002138:	4618      	mov	r0, r3
 800213a:	46bd      	mov	sp, r7
 800213c:	bc80      	pop	{r7}
 800213e:	4770      	bx	lr
 8002140:	200002bc 	.word	0x200002bc

08002144 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800214c:	f7ff fff0 	bl	8002130 <HAL_GetTick>
 8002150:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800215c:	d005      	beq.n	800216a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800215e:	4b0a      	ldr	r3, [pc, #40]	@ (8002188 <HAL_Delay+0x44>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	461a      	mov	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	4413      	add	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800216a:	bf00      	nop
 800216c:	f7ff ffe0 	bl	8002130 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	429a      	cmp	r2, r3
 800217a:	d8f7      	bhi.n	800216c <HAL_Delay+0x28>
  {
  }
}
 800217c:	bf00      	nop
 800217e:	bf00      	nop
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20000008 	.word	0x20000008

0800218c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800219c:	4b0c      	ldr	r3, [pc, #48]	@ (80021d0 <__NVIC_SetPriorityGrouping+0x44>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021a2:	68ba      	ldr	r2, [r7, #8]
 80021a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021a8:	4013      	ands	r3, r2
 80021aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021be:	4a04      	ldr	r2, [pc, #16]	@ (80021d0 <__NVIC_SetPriorityGrouping+0x44>)
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	60d3      	str	r3, [r2, #12]
}
 80021c4:	bf00      	nop
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021d8:	4b04      	ldr	r3, [pc, #16]	@ (80021ec <__NVIC_GetPriorityGrouping+0x18>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	0a1b      	lsrs	r3, r3, #8
 80021de:	f003 0307 	and.w	r3, r3, #7
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	db0b      	blt.n	800221a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	f003 021f 	and.w	r2, r3, #31
 8002208:	4906      	ldr	r1, [pc, #24]	@ (8002224 <__NVIC_EnableIRQ+0x34>)
 800220a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220e:	095b      	lsrs	r3, r3, #5
 8002210:	2001      	movs	r0, #1
 8002212:	fa00 f202 	lsl.w	r2, r0, r2
 8002216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr
 8002224:	e000e100 	.word	0xe000e100

08002228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	6039      	str	r1, [r7, #0]
 8002232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002238:	2b00      	cmp	r3, #0
 800223a:	db0a      	blt.n	8002252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	b2da      	uxtb	r2, r3
 8002240:	490c      	ldr	r1, [pc, #48]	@ (8002274 <__NVIC_SetPriority+0x4c>)
 8002242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002246:	0112      	lsls	r2, r2, #4
 8002248:	b2d2      	uxtb	r2, r2
 800224a:	440b      	add	r3, r1
 800224c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002250:	e00a      	b.n	8002268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	b2da      	uxtb	r2, r3
 8002256:	4908      	ldr	r1, [pc, #32]	@ (8002278 <__NVIC_SetPriority+0x50>)
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	f003 030f 	and.w	r3, r3, #15
 800225e:	3b04      	subs	r3, #4
 8002260:	0112      	lsls	r2, r2, #4
 8002262:	b2d2      	uxtb	r2, r2
 8002264:	440b      	add	r3, r1
 8002266:	761a      	strb	r2, [r3, #24]
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	e000e100 	.word	0xe000e100
 8002278:	e000ed00 	.word	0xe000ed00

0800227c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800227c:	b480      	push	{r7}
 800227e:	b089      	sub	sp, #36	@ 0x24
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	f1c3 0307 	rsb	r3, r3, #7
 8002296:	2b04      	cmp	r3, #4
 8002298:	bf28      	it	cs
 800229a:	2304      	movcs	r3, #4
 800229c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	3304      	adds	r3, #4
 80022a2:	2b06      	cmp	r3, #6
 80022a4:	d902      	bls.n	80022ac <NVIC_EncodePriority+0x30>
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	3b03      	subs	r3, #3
 80022aa:	e000      	b.n	80022ae <NVIC_EncodePriority+0x32>
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b0:	f04f 32ff 	mov.w	r2, #4294967295
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	43da      	mvns	r2, r3
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	401a      	ands	r2, r3
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022c4:	f04f 31ff 	mov.w	r1, #4294967295
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
 80022ce:	43d9      	mvns	r1, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d4:	4313      	orrs	r3, r2
         );
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3724      	adds	r7, #36	@ 0x24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr

080022e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3b01      	subs	r3, #1
 80022ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022f0:	d301      	bcc.n	80022f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022f2:	2301      	movs	r3, #1
 80022f4:	e00f      	b.n	8002316 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002320 <SysTick_Config+0x40>)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3b01      	subs	r3, #1
 80022fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022fe:	210f      	movs	r1, #15
 8002300:	f04f 30ff 	mov.w	r0, #4294967295
 8002304:	f7ff ff90 	bl	8002228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002308:	4b05      	ldr	r3, [pc, #20]	@ (8002320 <SysTick_Config+0x40>)
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800230e:	4b04      	ldr	r3, [pc, #16]	@ (8002320 <SysTick_Config+0x40>)
 8002310:	2207      	movs	r2, #7
 8002312:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	e000e010 	.word	0xe000e010

08002324 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f7ff ff2d 	bl	800218c <__NVIC_SetPriorityGrouping>
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800233a:	b580      	push	{r7, lr}
 800233c:	b086      	sub	sp, #24
 800233e:	af00      	add	r7, sp, #0
 8002340:	4603      	mov	r3, r0
 8002342:	60b9      	str	r1, [r7, #8]
 8002344:	607a      	str	r2, [r7, #4]
 8002346:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800234c:	f7ff ff42 	bl	80021d4 <__NVIC_GetPriorityGrouping>
 8002350:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	68b9      	ldr	r1, [r7, #8]
 8002356:	6978      	ldr	r0, [r7, #20]
 8002358:	f7ff ff90 	bl	800227c <NVIC_EncodePriority>
 800235c:	4602      	mov	r2, r0
 800235e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002362:	4611      	mov	r1, r2
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff ff5f 	bl	8002228 <__NVIC_SetPriority>
}
 800236a:	bf00      	nop
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b082      	sub	sp, #8
 8002376:	af00      	add	r7, sp, #0
 8002378:	4603      	mov	r3, r0
 800237a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800237c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff ff35 	bl	80021f0 <__NVIC_EnableIRQ>
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b082      	sub	sp, #8
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f7ff ffa2 	bl	80022e0 <SysTick_Config>
 800239c:	4603      	mov	r3, r0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b085      	sub	sp, #20
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d008      	beq.n	80023d0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2204      	movs	r2, #4
 80023c2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e020      	b.n	8002412 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 020e 	bic.w	r2, r2, #14
 80023de:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f022 0201 	bic.w	r2, r2, #1
 80023ee:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023f8:	2101      	movs	r1, #1
 80023fa:	fa01 f202 	lsl.w	r2, r1, r2
 80023fe:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002410:	7bfb      	ldrb	r3, [r7, #15]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d005      	beq.n	8002440 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2204      	movs	r2, #4
 8002438:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	73fb      	strb	r3, [r7, #15]
 800243e:	e0d6      	b.n	80025ee <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f022 020e 	bic.w	r2, r2, #14
 800244e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 0201 	bic.w	r2, r2, #1
 800245e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	461a      	mov	r2, r3
 8002466:	4b64      	ldr	r3, [pc, #400]	@ (80025f8 <HAL_DMA_Abort_IT+0x1dc>)
 8002468:	429a      	cmp	r2, r3
 800246a:	d958      	bls.n	800251e <HAL_DMA_Abort_IT+0x102>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a62      	ldr	r2, [pc, #392]	@ (80025fc <HAL_DMA_Abort_IT+0x1e0>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d04f      	beq.n	8002516 <HAL_DMA_Abort_IT+0xfa>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a61      	ldr	r2, [pc, #388]	@ (8002600 <HAL_DMA_Abort_IT+0x1e4>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d048      	beq.n	8002512 <HAL_DMA_Abort_IT+0xf6>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a5f      	ldr	r2, [pc, #380]	@ (8002604 <HAL_DMA_Abort_IT+0x1e8>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d040      	beq.n	800250c <HAL_DMA_Abort_IT+0xf0>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a5e      	ldr	r2, [pc, #376]	@ (8002608 <HAL_DMA_Abort_IT+0x1ec>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d038      	beq.n	8002506 <HAL_DMA_Abort_IT+0xea>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a5c      	ldr	r2, [pc, #368]	@ (800260c <HAL_DMA_Abort_IT+0x1f0>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d030      	beq.n	8002500 <HAL_DMA_Abort_IT+0xe4>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a5b      	ldr	r2, [pc, #364]	@ (8002610 <HAL_DMA_Abort_IT+0x1f4>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d028      	beq.n	80024fa <HAL_DMA_Abort_IT+0xde>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a52      	ldr	r2, [pc, #328]	@ (80025f8 <HAL_DMA_Abort_IT+0x1dc>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d020      	beq.n	80024f4 <HAL_DMA_Abort_IT+0xd8>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a57      	ldr	r2, [pc, #348]	@ (8002614 <HAL_DMA_Abort_IT+0x1f8>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d019      	beq.n	80024f0 <HAL_DMA_Abort_IT+0xd4>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a55      	ldr	r2, [pc, #340]	@ (8002618 <HAL_DMA_Abort_IT+0x1fc>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d012      	beq.n	80024ec <HAL_DMA_Abort_IT+0xd0>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a54      	ldr	r2, [pc, #336]	@ (800261c <HAL_DMA_Abort_IT+0x200>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d00a      	beq.n	80024e6 <HAL_DMA_Abort_IT+0xca>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a52      	ldr	r2, [pc, #328]	@ (8002620 <HAL_DMA_Abort_IT+0x204>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d102      	bne.n	80024e0 <HAL_DMA_Abort_IT+0xc4>
 80024da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024de:	e01b      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 80024e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024e4:	e018      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 80024e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024ea:	e015      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 80024ec:	2310      	movs	r3, #16
 80024ee:	e013      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 80024f0:	2301      	movs	r3, #1
 80024f2:	e011      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 80024f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024f8:	e00e      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 80024fa:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80024fe:	e00b      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 8002500:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002504:	e008      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 8002506:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800250a:	e005      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 800250c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002510:	e002      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 8002512:	2310      	movs	r3, #16
 8002514:	e000      	b.n	8002518 <HAL_DMA_Abort_IT+0xfc>
 8002516:	2301      	movs	r3, #1
 8002518:	4a42      	ldr	r2, [pc, #264]	@ (8002624 <HAL_DMA_Abort_IT+0x208>)
 800251a:	6053      	str	r3, [r2, #4]
 800251c:	e057      	b.n	80025ce <HAL_DMA_Abort_IT+0x1b2>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a36      	ldr	r2, [pc, #216]	@ (80025fc <HAL_DMA_Abort_IT+0x1e0>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d04f      	beq.n	80025c8 <HAL_DMA_Abort_IT+0x1ac>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a34      	ldr	r2, [pc, #208]	@ (8002600 <HAL_DMA_Abort_IT+0x1e4>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d048      	beq.n	80025c4 <HAL_DMA_Abort_IT+0x1a8>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a33      	ldr	r2, [pc, #204]	@ (8002604 <HAL_DMA_Abort_IT+0x1e8>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d040      	beq.n	80025be <HAL_DMA_Abort_IT+0x1a2>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a31      	ldr	r2, [pc, #196]	@ (8002608 <HAL_DMA_Abort_IT+0x1ec>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d038      	beq.n	80025b8 <HAL_DMA_Abort_IT+0x19c>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a30      	ldr	r2, [pc, #192]	@ (800260c <HAL_DMA_Abort_IT+0x1f0>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d030      	beq.n	80025b2 <HAL_DMA_Abort_IT+0x196>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a2e      	ldr	r2, [pc, #184]	@ (8002610 <HAL_DMA_Abort_IT+0x1f4>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d028      	beq.n	80025ac <HAL_DMA_Abort_IT+0x190>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a26      	ldr	r2, [pc, #152]	@ (80025f8 <HAL_DMA_Abort_IT+0x1dc>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d020      	beq.n	80025a6 <HAL_DMA_Abort_IT+0x18a>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a2a      	ldr	r2, [pc, #168]	@ (8002614 <HAL_DMA_Abort_IT+0x1f8>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d019      	beq.n	80025a2 <HAL_DMA_Abort_IT+0x186>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a29      	ldr	r2, [pc, #164]	@ (8002618 <HAL_DMA_Abort_IT+0x1fc>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d012      	beq.n	800259e <HAL_DMA_Abort_IT+0x182>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a27      	ldr	r2, [pc, #156]	@ (800261c <HAL_DMA_Abort_IT+0x200>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d00a      	beq.n	8002598 <HAL_DMA_Abort_IT+0x17c>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a26      	ldr	r2, [pc, #152]	@ (8002620 <HAL_DMA_Abort_IT+0x204>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d102      	bne.n	8002592 <HAL_DMA_Abort_IT+0x176>
 800258c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002590:	e01b      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 8002592:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002596:	e018      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 8002598:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800259c:	e015      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 800259e:	2310      	movs	r3, #16
 80025a0:	e013      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 80025a2:	2301      	movs	r3, #1
 80025a4:	e011      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 80025a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025aa:	e00e      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 80025ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80025b0:	e00b      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 80025b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80025b6:	e008      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 80025b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025bc:	e005      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 80025be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025c2:	e002      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 80025c4:	2310      	movs	r3, #16
 80025c6:	e000      	b.n	80025ca <HAL_DMA_Abort_IT+0x1ae>
 80025c8:	2301      	movs	r3, #1
 80025ca:	4a17      	ldr	r2, [pc, #92]	@ (8002628 <HAL_DMA_Abort_IT+0x20c>)
 80025cc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d003      	beq.n	80025ee <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	4798      	blx	r3
    } 
  }
  return status;
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40020080 	.word	0x40020080
 80025fc:	40020008 	.word	0x40020008
 8002600:	4002001c 	.word	0x4002001c
 8002604:	40020030 	.word	0x40020030
 8002608:	40020044 	.word	0x40020044
 800260c:	40020058 	.word	0x40020058
 8002610:	4002006c 	.word	0x4002006c
 8002614:	40020408 	.word	0x40020408
 8002618:	4002041c 	.word	0x4002041c
 800261c:	40020430 	.word	0x40020430
 8002620:	40020444 	.word	0x40020444
 8002624:	40020400 	.word	0x40020400
 8002628:	40020000 	.word	0x40020000

0800262c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800262c:	b480      	push	{r7}
 800262e:	b08b      	sub	sp, #44	@ 0x2c
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002636:	2300      	movs	r3, #0
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800263a:	2300      	movs	r3, #0
 800263c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800263e:	e179      	b.n	8002934 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002640:	2201      	movs	r2, #1
 8002642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	69fa      	ldr	r2, [r7, #28]
 8002650:	4013      	ands	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	429a      	cmp	r2, r3
 800265a:	f040 8168 	bne.w	800292e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	4a96      	ldr	r2, [pc, #600]	@ (80028bc <HAL_GPIO_Init+0x290>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d05e      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 8002668:	4a94      	ldr	r2, [pc, #592]	@ (80028bc <HAL_GPIO_Init+0x290>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d875      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 800266e:	4a94      	ldr	r2, [pc, #592]	@ (80028c0 <HAL_GPIO_Init+0x294>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d058      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 8002674:	4a92      	ldr	r2, [pc, #584]	@ (80028c0 <HAL_GPIO_Init+0x294>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d86f      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 800267a:	4a92      	ldr	r2, [pc, #584]	@ (80028c4 <HAL_GPIO_Init+0x298>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d052      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 8002680:	4a90      	ldr	r2, [pc, #576]	@ (80028c4 <HAL_GPIO_Init+0x298>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d869      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 8002686:	4a90      	ldr	r2, [pc, #576]	@ (80028c8 <HAL_GPIO_Init+0x29c>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d04c      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 800268c:	4a8e      	ldr	r2, [pc, #568]	@ (80028c8 <HAL_GPIO_Init+0x29c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d863      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 8002692:	4a8e      	ldr	r2, [pc, #568]	@ (80028cc <HAL_GPIO_Init+0x2a0>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d046      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
 8002698:	4a8c      	ldr	r2, [pc, #560]	@ (80028cc <HAL_GPIO_Init+0x2a0>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d85d      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 800269e:	2b12      	cmp	r3, #18
 80026a0:	d82a      	bhi.n	80026f8 <HAL_GPIO_Init+0xcc>
 80026a2:	2b12      	cmp	r3, #18
 80026a4:	d859      	bhi.n	800275a <HAL_GPIO_Init+0x12e>
 80026a6:	a201      	add	r2, pc, #4	@ (adr r2, 80026ac <HAL_GPIO_Init+0x80>)
 80026a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ac:	08002727 	.word	0x08002727
 80026b0:	08002701 	.word	0x08002701
 80026b4:	08002713 	.word	0x08002713
 80026b8:	08002755 	.word	0x08002755
 80026bc:	0800275b 	.word	0x0800275b
 80026c0:	0800275b 	.word	0x0800275b
 80026c4:	0800275b 	.word	0x0800275b
 80026c8:	0800275b 	.word	0x0800275b
 80026cc:	0800275b 	.word	0x0800275b
 80026d0:	0800275b 	.word	0x0800275b
 80026d4:	0800275b 	.word	0x0800275b
 80026d8:	0800275b 	.word	0x0800275b
 80026dc:	0800275b 	.word	0x0800275b
 80026e0:	0800275b 	.word	0x0800275b
 80026e4:	0800275b 	.word	0x0800275b
 80026e8:	0800275b 	.word	0x0800275b
 80026ec:	0800275b 	.word	0x0800275b
 80026f0:	08002709 	.word	0x08002709
 80026f4:	0800271d 	.word	0x0800271d
 80026f8:	4a75      	ldr	r2, [pc, #468]	@ (80028d0 <HAL_GPIO_Init+0x2a4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d013      	beq.n	8002726 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026fe:	e02c      	b.n	800275a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	623b      	str	r3, [r7, #32]
          break;
 8002706:	e029      	b.n	800275c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	3304      	adds	r3, #4
 800270e:	623b      	str	r3, [r7, #32]
          break;
 8002710:	e024      	b.n	800275c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	3308      	adds	r3, #8
 8002718:	623b      	str	r3, [r7, #32]
          break;
 800271a:	e01f      	b.n	800275c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	330c      	adds	r3, #12
 8002722:	623b      	str	r3, [r7, #32]
          break;
 8002724:	e01a      	b.n	800275c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d102      	bne.n	8002734 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800272e:	2304      	movs	r3, #4
 8002730:	623b      	str	r3, [r7, #32]
          break;
 8002732:	e013      	b.n	800275c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d105      	bne.n	8002748 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800273c:	2308      	movs	r3, #8
 800273e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69fa      	ldr	r2, [r7, #28]
 8002744:	611a      	str	r2, [r3, #16]
          break;
 8002746:	e009      	b.n	800275c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002748:	2308      	movs	r3, #8
 800274a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69fa      	ldr	r2, [r7, #28]
 8002750:	615a      	str	r2, [r3, #20]
          break;
 8002752:	e003      	b.n	800275c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002754:	2300      	movs	r3, #0
 8002756:	623b      	str	r3, [r7, #32]
          break;
 8002758:	e000      	b.n	800275c <HAL_GPIO_Init+0x130>
          break;
 800275a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	2bff      	cmp	r3, #255	@ 0xff
 8002760:	d801      	bhi.n	8002766 <HAL_GPIO_Init+0x13a>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	e001      	b.n	800276a <HAL_GPIO_Init+0x13e>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3304      	adds	r3, #4
 800276a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	2bff      	cmp	r3, #255	@ 0xff
 8002770:	d802      	bhi.n	8002778 <HAL_GPIO_Init+0x14c>
 8002772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	e002      	b.n	800277e <HAL_GPIO_Init+0x152>
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277a:	3b08      	subs	r3, #8
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	210f      	movs	r1, #15
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	fa01 f303 	lsl.w	r3, r1, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	401a      	ands	r2, r3
 8002790:	6a39      	ldr	r1, [r7, #32]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	fa01 f303 	lsl.w	r3, r1, r3
 8002798:	431a      	orrs	r2, r3
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 80c1 	beq.w	800292e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027ac:	4b49      	ldr	r3, [pc, #292]	@ (80028d4 <HAL_GPIO_Init+0x2a8>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	4a48      	ldr	r2, [pc, #288]	@ (80028d4 <HAL_GPIO_Init+0x2a8>)
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	6193      	str	r3, [r2, #24]
 80027b8:	4b46      	ldr	r3, [pc, #280]	@ (80028d4 <HAL_GPIO_Init+0x2a8>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027c4:	4a44      	ldr	r2, [pc, #272]	@ (80028d8 <HAL_GPIO_Init+0x2ac>)
 80027c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c8:	089b      	lsrs	r3, r3, #2
 80027ca:	3302      	adds	r3, #2
 80027cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	f003 0303 	and.w	r3, r3, #3
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	220f      	movs	r2, #15
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	4013      	ands	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a3c      	ldr	r2, [pc, #240]	@ (80028dc <HAL_GPIO_Init+0x2b0>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d01f      	beq.n	8002830 <HAL_GPIO_Init+0x204>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a3b      	ldr	r2, [pc, #236]	@ (80028e0 <HAL_GPIO_Init+0x2b4>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d019      	beq.n	800282c <HAL_GPIO_Init+0x200>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a3a      	ldr	r2, [pc, #232]	@ (80028e4 <HAL_GPIO_Init+0x2b8>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d013      	beq.n	8002828 <HAL_GPIO_Init+0x1fc>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a39      	ldr	r2, [pc, #228]	@ (80028e8 <HAL_GPIO_Init+0x2bc>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d00d      	beq.n	8002824 <HAL_GPIO_Init+0x1f8>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a38      	ldr	r2, [pc, #224]	@ (80028ec <HAL_GPIO_Init+0x2c0>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d007      	beq.n	8002820 <HAL_GPIO_Init+0x1f4>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a37      	ldr	r2, [pc, #220]	@ (80028f0 <HAL_GPIO_Init+0x2c4>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d101      	bne.n	800281c <HAL_GPIO_Init+0x1f0>
 8002818:	2305      	movs	r3, #5
 800281a:	e00a      	b.n	8002832 <HAL_GPIO_Init+0x206>
 800281c:	2306      	movs	r3, #6
 800281e:	e008      	b.n	8002832 <HAL_GPIO_Init+0x206>
 8002820:	2304      	movs	r3, #4
 8002822:	e006      	b.n	8002832 <HAL_GPIO_Init+0x206>
 8002824:	2303      	movs	r3, #3
 8002826:	e004      	b.n	8002832 <HAL_GPIO_Init+0x206>
 8002828:	2302      	movs	r3, #2
 800282a:	e002      	b.n	8002832 <HAL_GPIO_Init+0x206>
 800282c:	2301      	movs	r3, #1
 800282e:	e000      	b.n	8002832 <HAL_GPIO_Init+0x206>
 8002830:	2300      	movs	r3, #0
 8002832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002834:	f002 0203 	and.w	r2, r2, #3
 8002838:	0092      	lsls	r2, r2, #2
 800283a:	4093      	lsls	r3, r2
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	4313      	orrs	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002842:	4925      	ldr	r1, [pc, #148]	@ (80028d8 <HAL_GPIO_Init+0x2ac>)
 8002844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002846:	089b      	lsrs	r3, r3, #2
 8002848:	3302      	adds	r3, #2
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d006      	beq.n	800286a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800285c:	4b25      	ldr	r3, [pc, #148]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	4924      	ldr	r1, [pc, #144]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	4313      	orrs	r3, r2
 8002866:	608b      	str	r3, [r1, #8]
 8002868:	e006      	b.n	8002878 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800286a:	4b22      	ldr	r3, [pc, #136]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	43db      	mvns	r3, r3
 8002872:	4920      	ldr	r1, [pc, #128]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 8002874:	4013      	ands	r3, r2
 8002876:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d006      	beq.n	8002892 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002884:	4b1b      	ldr	r3, [pc, #108]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	491a      	ldr	r1, [pc, #104]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	4313      	orrs	r3, r2
 800288e:	60cb      	str	r3, [r1, #12]
 8002890:	e006      	b.n	80028a0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002892:	4b18      	ldr	r3, [pc, #96]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	43db      	mvns	r3, r3
 800289a:	4916      	ldr	r1, [pc, #88]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 800289c:	4013      	ands	r3, r2
 800289e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d025      	beq.n	80028f8 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028ac:	4b11      	ldr	r3, [pc, #68]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	4910      	ldr	r1, [pc, #64]	@ (80028f4 <HAL_GPIO_Init+0x2c8>)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	604b      	str	r3, [r1, #4]
 80028b8:	e025      	b.n	8002906 <HAL_GPIO_Init+0x2da>
 80028ba:	bf00      	nop
 80028bc:	10320000 	.word	0x10320000
 80028c0:	10310000 	.word	0x10310000
 80028c4:	10220000 	.word	0x10220000
 80028c8:	10210000 	.word	0x10210000
 80028cc:	10120000 	.word	0x10120000
 80028d0:	10110000 	.word	0x10110000
 80028d4:	40021000 	.word	0x40021000
 80028d8:	40010000 	.word	0x40010000
 80028dc:	40010800 	.word	0x40010800
 80028e0:	40010c00 	.word	0x40010c00
 80028e4:	40011000 	.word	0x40011000
 80028e8:	40011400 	.word	0x40011400
 80028ec:	40011800 	.word	0x40011800
 80028f0:	40011c00 	.word	0x40011c00
 80028f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028f8:	4b15      	ldr	r3, [pc, #84]	@ (8002950 <HAL_GPIO_Init+0x324>)
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	43db      	mvns	r3, r3
 8002900:	4913      	ldr	r1, [pc, #76]	@ (8002950 <HAL_GPIO_Init+0x324>)
 8002902:	4013      	ands	r3, r2
 8002904:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d006      	beq.n	8002920 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002912:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <HAL_GPIO_Init+0x324>)
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	490e      	ldr	r1, [pc, #56]	@ (8002950 <HAL_GPIO_Init+0x324>)
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	4313      	orrs	r3, r2
 800291c:	600b      	str	r3, [r1, #0]
 800291e:	e006      	b.n	800292e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002920:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <HAL_GPIO_Init+0x324>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	43db      	mvns	r3, r3
 8002928:	4909      	ldr	r1, [pc, #36]	@ (8002950 <HAL_GPIO_Init+0x324>)
 800292a:	4013      	ands	r3, r2
 800292c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800292e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002930:	3301      	adds	r3, #1
 8002932:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293a:	fa22 f303 	lsr.w	r3, r2, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	f47f ae7e 	bne.w	8002640 <HAL_GPIO_Init+0x14>
  }
}
 8002944:	bf00      	nop
 8002946:	bf00      	nop
 8002948:	372c      	adds	r7, #44	@ 0x2c
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr
 8002950:	40010400 	.word	0x40010400

08002954 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	460b      	mov	r3, r1
 800295e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	887b      	ldrh	r3, [r7, #2]
 8002966:	4013      	ands	r3, r2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d002      	beq.n	8002972 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800296c:	2301      	movs	r3, #1
 800296e:	73fb      	strb	r3, [r7, #15]
 8002970:	e001      	b.n	8002976 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002972:	2300      	movs	r3, #0
 8002974:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002976:	7bfb      	ldrb	r3, [r7, #15]
}
 8002978:	4618      	mov	r0, r3
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	460b      	mov	r3, r1
 800298c:	807b      	strh	r3, [r7, #2]
 800298e:	4613      	mov	r3, r2
 8002990:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002992:	787b      	ldrb	r3, [r7, #1]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d003      	beq.n	80029a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002998:	887a      	ldrh	r2, [r7, #2]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800299e:	e003      	b.n	80029a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029a0:	887b      	ldrh	r3, [r7, #2]
 80029a2:	041a      	lsls	r2, r3, #16
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	611a      	str	r2, [r3, #16]
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr
	...

080029b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e272      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 8087 	beq.w	8002ae2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029d4:	4b92      	ldr	r3, [pc, #584]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f003 030c 	and.w	r3, r3, #12
 80029dc:	2b04      	cmp	r3, #4
 80029de:	d00c      	beq.n	80029fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029e0:	4b8f      	ldr	r3, [pc, #572]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 030c 	and.w	r3, r3, #12
 80029e8:	2b08      	cmp	r3, #8
 80029ea:	d112      	bne.n	8002a12 <HAL_RCC_OscConfig+0x5e>
 80029ec:	4b8c      	ldr	r3, [pc, #560]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029f8:	d10b      	bne.n	8002a12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029fa:	4b89      	ldr	r3, [pc, #548]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d06c      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x12c>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d168      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e24c      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a1a:	d106      	bne.n	8002a2a <HAL_RCC_OscConfig+0x76>
 8002a1c:	4b80      	ldr	r3, [pc, #512]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a7f      	ldr	r2, [pc, #508]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a26:	6013      	str	r3, [r2, #0]
 8002a28:	e02e      	b.n	8002a88 <HAL_RCC_OscConfig+0xd4>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d10c      	bne.n	8002a4c <HAL_RCC_OscConfig+0x98>
 8002a32:	4b7b      	ldr	r3, [pc, #492]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a7a      	ldr	r2, [pc, #488]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	4b78      	ldr	r3, [pc, #480]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a77      	ldr	r2, [pc, #476]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a44:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a48:	6013      	str	r3, [r2, #0]
 8002a4a:	e01d      	b.n	8002a88 <HAL_RCC_OscConfig+0xd4>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a54:	d10c      	bne.n	8002a70 <HAL_RCC_OscConfig+0xbc>
 8002a56:	4b72      	ldr	r3, [pc, #456]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a71      	ldr	r2, [pc, #452]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a60:	6013      	str	r3, [r2, #0]
 8002a62:	4b6f      	ldr	r3, [pc, #444]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a6e      	ldr	r2, [pc, #440]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a6c:	6013      	str	r3, [r2, #0]
 8002a6e:	e00b      	b.n	8002a88 <HAL_RCC_OscConfig+0xd4>
 8002a70:	4b6b      	ldr	r3, [pc, #428]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a6a      	ldr	r2, [pc, #424]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a7a:	6013      	str	r3, [r2, #0]
 8002a7c:	4b68      	ldr	r3, [pc, #416]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a67      	ldr	r2, [pc, #412]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002a82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d013      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a90:	f7ff fb4e 	bl	8002130 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a98:	f7ff fb4a 	bl	8002130 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b64      	cmp	r3, #100	@ 0x64
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e200      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d0f0      	beq.n	8002a98 <HAL_RCC_OscConfig+0xe4>
 8002ab6:	e014      	b.n	8002ae2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab8:	f7ff fb3a 	bl	8002130 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac0:	f7ff fb36 	bl	8002130 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b64      	cmp	r3, #100	@ 0x64
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e1ec      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ad2:	4b53      	ldr	r3, [pc, #332]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1f0      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x10c>
 8002ade:	e000      	b.n	8002ae2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d063      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aee:	4b4c      	ldr	r3, [pc, #304]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f003 030c 	and.w	r3, r3, #12
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00b      	beq.n	8002b12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002afa:	4b49      	ldr	r3, [pc, #292]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d11c      	bne.n	8002b40 <HAL_RCC_OscConfig+0x18c>
 8002b06:	4b46      	ldr	r3, [pc, #280]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d116      	bne.n	8002b40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b12:	4b43      	ldr	r3, [pc, #268]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d005      	beq.n	8002b2a <HAL_RCC_OscConfig+0x176>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d001      	beq.n	8002b2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e1c0      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	4939      	ldr	r1, [pc, #228]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b3e:	e03a      	b.n	8002bb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d020      	beq.n	8002b8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b48:	4b36      	ldr	r3, [pc, #216]	@ (8002c24 <HAL_RCC_OscConfig+0x270>)
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4e:	f7ff faef 	bl	8002130 <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b54:	e008      	b.n	8002b68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b56:	f7ff faeb 	bl	8002130 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e1a1      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b68:	4b2d      	ldr	r3, [pc, #180]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0f0      	beq.n	8002b56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b74:	4b2a      	ldr	r3, [pc, #168]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	00db      	lsls	r3, r3, #3
 8002b82:	4927      	ldr	r1, [pc, #156]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	600b      	str	r3, [r1, #0]
 8002b88:	e015      	b.n	8002bb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b8a:	4b26      	ldr	r3, [pc, #152]	@ (8002c24 <HAL_RCC_OscConfig+0x270>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b90:	f7ff face 	bl	8002130 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b98:	f7ff faca 	bl	8002130 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e180      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002baa:	4b1d      	ldr	r3, [pc, #116]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1f0      	bne.n	8002b98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0308 	and.w	r3, r3, #8
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d03a      	beq.n	8002c38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d019      	beq.n	8002bfe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bca:	4b17      	ldr	r3, [pc, #92]	@ (8002c28 <HAL_RCC_OscConfig+0x274>)
 8002bcc:	2201      	movs	r2, #1
 8002bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bd0:	f7ff faae 	bl	8002130 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bd8:	f7ff faaa 	bl	8002130 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e160      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bea:	4b0d      	ldr	r3, [pc, #52]	@ (8002c20 <HAL_RCC_OscConfig+0x26c>)
 8002bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0f0      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002bf6:	2001      	movs	r0, #1
 8002bf8:	f000 face 	bl	8003198 <RCC_Delay>
 8002bfc:	e01c      	b.n	8002c38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <HAL_RCC_OscConfig+0x274>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c04:	f7ff fa94 	bl	8002130 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c0a:	e00f      	b.n	8002c2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c0c:	f7ff fa90 	bl	8002130 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d908      	bls.n	8002c2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e146      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
 8002c1e:	bf00      	nop
 8002c20:	40021000 	.word	0x40021000
 8002c24:	42420000 	.word	0x42420000
 8002c28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2c:	4b92      	ldr	r3, [pc, #584]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1e9      	bne.n	8002c0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f000 80a6 	beq.w	8002d92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c46:	2300      	movs	r3, #0
 8002c48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c4a:	4b8b      	ldr	r3, [pc, #556]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10d      	bne.n	8002c72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c56:	4b88      	ldr	r3, [pc, #544]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	4a87      	ldr	r2, [pc, #540]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002c5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c60:	61d3      	str	r3, [r2, #28]
 8002c62:	4b85      	ldr	r3, [pc, #532]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c6a:	60bb      	str	r3, [r7, #8]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c72:	4b82      	ldr	r3, [pc, #520]	@ (8002e7c <HAL_RCC_OscConfig+0x4c8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d118      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c7e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e7c <HAL_RCC_OscConfig+0x4c8>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a7e      	ldr	r2, [pc, #504]	@ (8002e7c <HAL_RCC_OscConfig+0x4c8>)
 8002c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c8a:	f7ff fa51 	bl	8002130 <HAL_GetTick>
 8002c8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c92:	f7ff fa4d 	bl	8002130 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b64      	cmp	r3, #100	@ 0x64
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e103      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca4:	4b75      	ldr	r3, [pc, #468]	@ (8002e7c <HAL_RCC_OscConfig+0x4c8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0f0      	beq.n	8002c92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d106      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x312>
 8002cb8:	4b6f      	ldr	r3, [pc, #444]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	4a6e      	ldr	r2, [pc, #440]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002cbe:	f043 0301 	orr.w	r3, r3, #1
 8002cc2:	6213      	str	r3, [r2, #32]
 8002cc4:	e02d      	b.n	8002d22 <HAL_RCC_OscConfig+0x36e>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	68db      	ldr	r3, [r3, #12]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10c      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x334>
 8002cce:	4b6a      	ldr	r3, [pc, #424]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
 8002cd2:	4a69      	ldr	r2, [pc, #420]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002cd4:	f023 0301 	bic.w	r3, r3, #1
 8002cd8:	6213      	str	r3, [r2, #32]
 8002cda:	4b67      	ldr	r3, [pc, #412]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	4a66      	ldr	r2, [pc, #408]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002ce0:	f023 0304 	bic.w	r3, r3, #4
 8002ce4:	6213      	str	r3, [r2, #32]
 8002ce6:	e01c      	b.n	8002d22 <HAL_RCC_OscConfig+0x36e>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	2b05      	cmp	r3, #5
 8002cee:	d10c      	bne.n	8002d0a <HAL_RCC_OscConfig+0x356>
 8002cf0:	4b61      	ldr	r3, [pc, #388]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002cf2:	6a1b      	ldr	r3, [r3, #32]
 8002cf4:	4a60      	ldr	r2, [pc, #384]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002cf6:	f043 0304 	orr.w	r3, r3, #4
 8002cfa:	6213      	str	r3, [r2, #32]
 8002cfc:	4b5e      	ldr	r3, [pc, #376]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	4a5d      	ldr	r2, [pc, #372]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d02:	f043 0301 	orr.w	r3, r3, #1
 8002d06:	6213      	str	r3, [r2, #32]
 8002d08:	e00b      	b.n	8002d22 <HAL_RCC_OscConfig+0x36e>
 8002d0a:	4b5b      	ldr	r3, [pc, #364]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	4a5a      	ldr	r2, [pc, #360]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d10:	f023 0301 	bic.w	r3, r3, #1
 8002d14:	6213      	str	r3, [r2, #32]
 8002d16:	4b58      	ldr	r3, [pc, #352]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d18:	6a1b      	ldr	r3, [r3, #32]
 8002d1a:	4a57      	ldr	r2, [pc, #348]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d1c:	f023 0304 	bic.w	r3, r3, #4
 8002d20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d015      	beq.n	8002d56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d2a:	f7ff fa01 	bl	8002130 <HAL_GetTick>
 8002d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d30:	e00a      	b.n	8002d48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d32:	f7ff f9fd 	bl	8002130 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e0b1      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d48:	4b4b      	ldr	r3, [pc, #300]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0ee      	beq.n	8002d32 <HAL_RCC_OscConfig+0x37e>
 8002d54:	e014      	b.n	8002d80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d56:	f7ff f9eb 	bl	8002130 <HAL_GetTick>
 8002d5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d5c:	e00a      	b.n	8002d74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d5e:	f7ff f9e7 	bl	8002130 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e09b      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d74:	4b40      	ldr	r3, [pc, #256]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d76:	6a1b      	ldr	r3, [r3, #32]
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1ee      	bne.n	8002d5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d80:	7dfb      	ldrb	r3, [r7, #23]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d105      	bne.n	8002d92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d86:	4b3c      	ldr	r3, [pc, #240]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	4a3b      	ldr	r2, [pc, #236]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f000 8087 	beq.w	8002eaa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d9c:	4b36      	ldr	r3, [pc, #216]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 030c 	and.w	r3, r3, #12
 8002da4:	2b08      	cmp	r3, #8
 8002da6:	d061      	beq.n	8002e6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	69db      	ldr	r3, [r3, #28]
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d146      	bne.n	8002e3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db0:	4b33      	ldr	r3, [pc, #204]	@ (8002e80 <HAL_RCC_OscConfig+0x4cc>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db6:	f7ff f9bb 	bl	8002130 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dbc:	e008      	b.n	8002dd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dbe:	f7ff f9b7 	bl	8002130 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e06d      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dd0:	4b29      	ldr	r3, [pc, #164]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1f0      	bne.n	8002dbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002de4:	d108      	bne.n	8002df8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002de6:	4b24      	ldr	r3, [pc, #144]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	4921      	ldr	r1, [pc, #132]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002df8:	4b1f      	ldr	r3, [pc, #124]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a19      	ldr	r1, [r3, #32]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	430b      	orrs	r3, r1
 8002e0a:	491b      	ldr	r1, [pc, #108]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e10:	4b1b      	ldr	r3, [pc, #108]	@ (8002e80 <HAL_RCC_OscConfig+0x4cc>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e16:	f7ff f98b 	bl	8002130 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7ff f987 	bl	8002130 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e03d      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e30:	4b11      	ldr	r3, [pc, #68]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f0      	beq.n	8002e1e <HAL_RCC_OscConfig+0x46a>
 8002e3c:	e035      	b.n	8002eaa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3e:	4b10      	ldr	r3, [pc, #64]	@ (8002e80 <HAL_RCC_OscConfig+0x4cc>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e44:	f7ff f974 	bl	8002130 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e4c:	f7ff f970 	bl	8002130 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e026      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_RCC_OscConfig+0x4c4>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x498>
 8002e6a:	e01e      	b.n	8002eaa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d107      	bne.n	8002e84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e019      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	40007000 	.word	0x40007000
 8002e80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e84:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb4 <HAL_RCC_OscConfig+0x500>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d106      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d001      	beq.n	8002eaa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40021000 	.word	0x40021000

08002eb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d101      	bne.n	8002ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e0d0      	b.n	800306e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ecc:	4b6a      	ldr	r3, [pc, #424]	@ (8003078 <HAL_RCC_ClockConfig+0x1c0>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0307 	and.w	r3, r3, #7
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d910      	bls.n	8002efc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eda:	4b67      	ldr	r3, [pc, #412]	@ (8003078 <HAL_RCC_ClockConfig+0x1c0>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f023 0207 	bic.w	r2, r3, #7
 8002ee2:	4965      	ldr	r1, [pc, #404]	@ (8003078 <HAL_RCC_ClockConfig+0x1c0>)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eea:	4b63      	ldr	r3, [pc, #396]	@ (8003078 <HAL_RCC_ClockConfig+0x1c0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0307 	and.w	r3, r3, #7
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d001      	beq.n	8002efc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e0b8      	b.n	800306e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0302 	and.w	r3, r3, #2
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d020      	beq.n	8002f4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d005      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f14:	4b59      	ldr	r3, [pc, #356]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	4a58      	ldr	r2, [pc, #352]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0308 	and.w	r3, r3, #8
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f2c:	4b53      	ldr	r3, [pc, #332]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	4a52      	ldr	r2, [pc, #328]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f32:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002f36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f38:	4b50      	ldr	r3, [pc, #320]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	494d      	ldr	r1, [pc, #308]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d040      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d107      	bne.n	8002f6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5e:	4b47      	ldr	r3, [pc, #284]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d115      	bne.n	8002f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e07f      	b.n	800306e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d107      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f76:	4b41      	ldr	r3, [pc, #260]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d109      	bne.n	8002f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e073      	b.n	800306e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f86:	4b3d      	ldr	r3, [pc, #244]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e06b      	b.n	800306e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f96:	4b39      	ldr	r3, [pc, #228]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f023 0203 	bic.w	r2, r3, #3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	4936      	ldr	r1, [pc, #216]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fa8:	f7ff f8c2 	bl	8002130 <HAL_GetTick>
 8002fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fae:	e00a      	b.n	8002fc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fb0:	f7ff f8be 	bl	8002130 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e053      	b.n	800306e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc6:	4b2d      	ldr	r3, [pc, #180]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f003 020c 	and.w	r2, r3, #12
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d1eb      	bne.n	8002fb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fd8:	4b27      	ldr	r3, [pc, #156]	@ (8003078 <HAL_RCC_ClockConfig+0x1c0>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d210      	bcs.n	8003008 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fe6:	4b24      	ldr	r3, [pc, #144]	@ (8003078 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f023 0207 	bic.w	r2, r3, #7
 8002fee:	4922      	ldr	r1, [pc, #136]	@ (8003078 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff6:	4b20      	ldr	r3, [pc, #128]	@ (8003078 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0307 	and.w	r3, r3, #7
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	429a      	cmp	r2, r3
 8003002:	d001      	beq.n	8003008 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e032      	b.n	800306e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	2b00      	cmp	r3, #0
 8003012:	d008      	beq.n	8003026 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003014:	4b19      	ldr	r3, [pc, #100]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	4916      	ldr	r1, [pc, #88]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8003022:	4313      	orrs	r3, r2
 8003024:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0308 	and.w	r3, r3, #8
 800302e:	2b00      	cmp	r3, #0
 8003030:	d009      	beq.n	8003046 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003032:	4b12      	ldr	r3, [pc, #72]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	490e      	ldr	r1, [pc, #56]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 8003042:	4313      	orrs	r3, r2
 8003044:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003046:	f000 f821 	bl	800308c <HAL_RCC_GetSysClockFreq>
 800304a:	4602      	mov	r2, r0
 800304c:	4b0b      	ldr	r3, [pc, #44]	@ (800307c <HAL_RCC_ClockConfig+0x1c4>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	091b      	lsrs	r3, r3, #4
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	490a      	ldr	r1, [pc, #40]	@ (8003080 <HAL_RCC_ClockConfig+0x1c8>)
 8003058:	5ccb      	ldrb	r3, [r1, r3]
 800305a:	fa22 f303 	lsr.w	r3, r2, r3
 800305e:	4a09      	ldr	r2, [pc, #36]	@ (8003084 <HAL_RCC_ClockConfig+0x1cc>)
 8003060:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003062:	4b09      	ldr	r3, [pc, #36]	@ (8003088 <HAL_RCC_ClockConfig+0x1d0>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f7ff f820 	bl	80020ac <HAL_InitTick>

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40022000 	.word	0x40022000
 800307c:	40021000 	.word	0x40021000
 8003080:	080058fc 	.word	0x080058fc
 8003084:	20000000 	.word	0x20000000
 8003088:	20000004 	.word	0x20000004

0800308c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800308c:	b480      	push	{r7}
 800308e:	b087      	sub	sp, #28
 8003090:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003092:	2300      	movs	r3, #0
 8003094:	60fb      	str	r3, [r7, #12]
 8003096:	2300      	movs	r3, #0
 8003098:	60bb      	str	r3, [r7, #8]
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
 800309e:	2300      	movs	r3, #0
 80030a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x94>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f003 030c 	and.w	r3, r3, #12
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d002      	beq.n	80030bc <HAL_RCC_GetSysClockFreq+0x30>
 80030b6:	2b08      	cmp	r3, #8
 80030b8:	d003      	beq.n	80030c2 <HAL_RCC_GetSysClockFreq+0x36>
 80030ba:	e027      	b.n	800310c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030bc:	4b19      	ldr	r3, [pc, #100]	@ (8003124 <HAL_RCC_GetSysClockFreq+0x98>)
 80030be:	613b      	str	r3, [r7, #16]
      break;
 80030c0:	e027      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	0c9b      	lsrs	r3, r3, #18
 80030c6:	f003 030f 	and.w	r3, r3, #15
 80030ca:	4a17      	ldr	r2, [pc, #92]	@ (8003128 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030cc:	5cd3      	ldrb	r3, [r2, r3]
 80030ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d010      	beq.n	80030fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030da:	4b11      	ldr	r3, [pc, #68]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x94>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	0c5b      	lsrs	r3, r3, #17
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	4a11      	ldr	r2, [pc, #68]	@ (800312c <HAL_RCC_GetSysClockFreq+0xa0>)
 80030e6:	5cd3      	ldrb	r3, [r2, r3]
 80030e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003124 <HAL_RCC_GetSysClockFreq+0x98>)
 80030ee:	fb03 f202 	mul.w	r2, r3, r2
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	e004      	b.n	8003106 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a0c      	ldr	r2, [pc, #48]	@ (8003130 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003100:	fb02 f303 	mul.w	r3, r2, r3
 8003104:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	613b      	str	r3, [r7, #16]
      break;
 800310a:	e002      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800310c:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <HAL_RCC_GetSysClockFreq+0x98>)
 800310e:	613b      	str	r3, [r7, #16]
      break;
 8003110:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003112:	693b      	ldr	r3, [r7, #16]
}
 8003114:	4618      	mov	r0, r3
 8003116:	371c      	adds	r7, #28
 8003118:	46bd      	mov	sp, r7
 800311a:	bc80      	pop	{r7}
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	40021000 	.word	0x40021000
 8003124:	007a1200 	.word	0x007a1200
 8003128:	08005914 	.word	0x08005914
 800312c:	08005924 	.word	0x08005924
 8003130:	003d0900 	.word	0x003d0900

08003134 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003138:	4b02      	ldr	r3, [pc, #8]	@ (8003144 <HAL_RCC_GetHCLKFreq+0x10>)
 800313a:	681b      	ldr	r3, [r3, #0]
}
 800313c:	4618      	mov	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr
 8003144:	20000000 	.word	0x20000000

08003148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800314c:	f7ff fff2 	bl	8003134 <HAL_RCC_GetHCLKFreq>
 8003150:	4602      	mov	r2, r0
 8003152:	4b05      	ldr	r3, [pc, #20]	@ (8003168 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	0a1b      	lsrs	r3, r3, #8
 8003158:	f003 0307 	and.w	r3, r3, #7
 800315c:	4903      	ldr	r1, [pc, #12]	@ (800316c <HAL_RCC_GetPCLK1Freq+0x24>)
 800315e:	5ccb      	ldrb	r3, [r1, r3]
 8003160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003164:	4618      	mov	r0, r3
 8003166:	bd80      	pop	{r7, pc}
 8003168:	40021000 	.word	0x40021000
 800316c:	0800590c 	.word	0x0800590c

08003170 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003174:	f7ff ffde 	bl	8003134 <HAL_RCC_GetHCLKFreq>
 8003178:	4602      	mov	r2, r0
 800317a:	4b05      	ldr	r3, [pc, #20]	@ (8003190 <HAL_RCC_GetPCLK2Freq+0x20>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	0adb      	lsrs	r3, r3, #11
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	4903      	ldr	r1, [pc, #12]	@ (8003194 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003186:	5ccb      	ldrb	r3, [r1, r3]
 8003188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800318c:	4618      	mov	r0, r3
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40021000 	.word	0x40021000
 8003194:	0800590c 	.word	0x0800590c

08003198 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031a0:	4b0a      	ldr	r3, [pc, #40]	@ (80031cc <RCC_Delay+0x34>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a0a      	ldr	r2, [pc, #40]	@ (80031d0 <RCC_Delay+0x38>)
 80031a6:	fba2 2303 	umull	r2, r3, r2, r3
 80031aa:	0a5b      	lsrs	r3, r3, #9
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	fb02 f303 	mul.w	r3, r2, r3
 80031b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031b4:	bf00      	nop
  }
  while (Delay --);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	1e5a      	subs	r2, r3, #1
 80031ba:	60fa      	str	r2, [r7, #12]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1f9      	bne.n	80031b4 <RCC_Delay+0x1c>
}
 80031c0:	bf00      	nop
 80031c2:	bf00      	nop
 80031c4:	3714      	adds	r7, #20
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr
 80031cc:	20000000 	.word	0x20000000
 80031d0:	10624dd3 	.word	0x10624dd3

080031d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e041      	b.n	800326a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d106      	bne.n	8003200 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f7fe fc9e 	bl	8001b3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2202      	movs	r2, #2
 8003204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	3304      	adds	r3, #4
 8003210:	4619      	mov	r1, r3
 8003212:	4610      	mov	r0, r2
 8003214:	f000 fce0 	bl	8003bd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b01      	cmp	r3, #1
 8003286:	d001      	beq.n	800328c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e044      	b.n	8003316 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2202      	movs	r2, #2
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f042 0201 	orr.w	r2, r2, #1
 80032a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003320 <HAL_TIM_Base_Start_IT+0xac>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d018      	beq.n	80032e0 <HAL_TIM_Base_Start_IT+0x6c>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a1c      	ldr	r2, [pc, #112]	@ (8003324 <HAL_TIM_Base_Start_IT+0xb0>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d013      	beq.n	80032e0 <HAL_TIM_Base_Start_IT+0x6c>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032c0:	d00e      	beq.n	80032e0 <HAL_TIM_Base_Start_IT+0x6c>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a18      	ldr	r2, [pc, #96]	@ (8003328 <HAL_TIM_Base_Start_IT+0xb4>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d009      	beq.n	80032e0 <HAL_TIM_Base_Start_IT+0x6c>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a16      	ldr	r2, [pc, #88]	@ (800332c <HAL_TIM_Base_Start_IT+0xb8>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d004      	beq.n	80032e0 <HAL_TIM_Base_Start_IT+0x6c>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a15      	ldr	r2, [pc, #84]	@ (8003330 <HAL_TIM_Base_Start_IT+0xbc>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d111      	bne.n	8003304 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2b06      	cmp	r3, #6
 80032f0:	d010      	beq.n	8003314 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f042 0201 	orr.w	r2, r2, #1
 8003300:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003302:	e007      	b.n	8003314 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f042 0201 	orr.w	r2, r2, #1
 8003312:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	bc80      	pop	{r7}
 800331e:	4770      	bx	lr
 8003320:	40012c00 	.word	0x40012c00
 8003324:	40013400 	.word	0x40013400
 8003328:	40000400 	.word	0x40000400
 800332c:	40000800 	.word	0x40000800
 8003330:	40000c00 	.word	0x40000c00

08003334 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e041      	b.n	80033ca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d106      	bne.n	8003360 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f839 	bl	80033d2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2202      	movs	r2, #2
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3304      	adds	r3, #4
 8003370:	4619      	mov	r1, r3
 8003372:	4610      	mov	r0, r2
 8003374:	f000 fc30 	bl	8003bd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b083      	sub	sp, #12
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80033da:	bf00      	nop
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc80      	pop	{r7}
 80033e2:	4770      	bx	lr

080033e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d109      	bne.n	8003408 <HAL_TIM_PWM_Start+0x24>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	bf14      	ite	ne
 8003400:	2301      	movne	r3, #1
 8003402:	2300      	moveq	r3, #0
 8003404:	b2db      	uxtb	r3, r3
 8003406:	e022      	b.n	800344e <HAL_TIM_PWM_Start+0x6a>
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	2b04      	cmp	r3, #4
 800340c:	d109      	bne.n	8003422 <HAL_TIM_PWM_Start+0x3e>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b01      	cmp	r3, #1
 8003418:	bf14      	ite	ne
 800341a:	2301      	movne	r3, #1
 800341c:	2300      	moveq	r3, #0
 800341e:	b2db      	uxtb	r3, r3
 8003420:	e015      	b.n	800344e <HAL_TIM_PWM_Start+0x6a>
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	2b08      	cmp	r3, #8
 8003426:	d109      	bne.n	800343c <HAL_TIM_PWM_Start+0x58>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800342e:	b2db      	uxtb	r3, r3
 8003430:	2b01      	cmp	r3, #1
 8003432:	bf14      	ite	ne
 8003434:	2301      	movne	r3, #1
 8003436:	2300      	moveq	r3, #0
 8003438:	b2db      	uxtb	r3, r3
 800343a:	e008      	b.n	800344e <HAL_TIM_PWM_Start+0x6a>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003442:	b2db      	uxtb	r3, r3
 8003444:	2b01      	cmp	r3, #1
 8003446:	bf14      	ite	ne
 8003448:	2301      	movne	r3, #1
 800344a:	2300      	moveq	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e072      	b.n	800353c <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d104      	bne.n	8003466 <HAL_TIM_PWM_Start+0x82>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2202      	movs	r2, #2
 8003460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003464:	e013      	b.n	800348e <HAL_TIM_PWM_Start+0xaa>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	2b04      	cmp	r3, #4
 800346a:	d104      	bne.n	8003476 <HAL_TIM_PWM_Start+0x92>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2202      	movs	r2, #2
 8003470:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003474:	e00b      	b.n	800348e <HAL_TIM_PWM_Start+0xaa>
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	2b08      	cmp	r3, #8
 800347a:	d104      	bne.n	8003486 <HAL_TIM_PWM_Start+0xa2>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003484:	e003      	b.n	800348e <HAL_TIM_PWM_Start+0xaa>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2202      	movs	r2, #2
 800348a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2201      	movs	r2, #1
 8003494:	6839      	ldr	r1, [r7, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f000 fe66 	bl	8004168 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a28      	ldr	r2, [pc, #160]	@ (8003544 <HAL_TIM_PWM_Start+0x160>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d004      	beq.n	80034b0 <HAL_TIM_PWM_Start+0xcc>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a27      	ldr	r2, [pc, #156]	@ (8003548 <HAL_TIM_PWM_Start+0x164>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d101      	bne.n	80034b4 <HAL_TIM_PWM_Start+0xd0>
 80034b0:	2301      	movs	r3, #1
 80034b2:	e000      	b.n	80034b6 <HAL_TIM_PWM_Start+0xd2>
 80034b4:	2300      	movs	r3, #0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d007      	beq.n	80034ca <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003544 <HAL_TIM_PWM_Start+0x160>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d018      	beq.n	8003506 <HAL_TIM_PWM_Start+0x122>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a1b      	ldr	r2, [pc, #108]	@ (8003548 <HAL_TIM_PWM_Start+0x164>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d013      	beq.n	8003506 <HAL_TIM_PWM_Start+0x122>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034e6:	d00e      	beq.n	8003506 <HAL_TIM_PWM_Start+0x122>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a17      	ldr	r2, [pc, #92]	@ (800354c <HAL_TIM_PWM_Start+0x168>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d009      	beq.n	8003506 <HAL_TIM_PWM_Start+0x122>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a16      	ldr	r2, [pc, #88]	@ (8003550 <HAL_TIM_PWM_Start+0x16c>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d004      	beq.n	8003506 <HAL_TIM_PWM_Start+0x122>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a14      	ldr	r2, [pc, #80]	@ (8003554 <HAL_TIM_PWM_Start+0x170>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d111      	bne.n	800352a <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2b06      	cmp	r3, #6
 8003516:	d010      	beq.n	800353a <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0201 	orr.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003528:	e007      	b.n	800353a <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f042 0201 	orr.w	r2, r2, #1
 8003538:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	40012c00 	.word	0x40012c00
 8003548:	40013400 	.word	0x40013400
 800354c:	40000400 	.word	0x40000400
 8003550:	40000800 	.word	0x40000800
 8003554:	40000c00 	.word	0x40000c00

08003558 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e093      	b.n	8003694 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b00      	cmp	r3, #0
 8003576:	d106      	bne.n	8003586 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f7fe fb27 	bl	8001bd4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2202      	movs	r2, #2
 800358a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800359c:	f023 0307 	bic.w	r3, r3, #7
 80035a0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	3304      	adds	r3, #4
 80035aa:	4619      	mov	r1, r3
 80035ac:	4610      	mov	r0, r2
 80035ae:	f000 fb13 	bl	8003bd8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035da:	f023 0303 	bic.w	r3, r3, #3
 80035de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	021b      	lsls	r3, r3, #8
 80035ea:	4313      	orrs	r3, r2
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80035f8:	f023 030c 	bic.w	r3, r3, #12
 80035fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003604:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003608:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	68da      	ldr	r2, [r3, #12]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	021b      	lsls	r3, r3, #8
 8003614:	4313      	orrs	r3, r2
 8003616:	693a      	ldr	r2, [r7, #16]
 8003618:	4313      	orrs	r3, r2
 800361a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	011a      	lsls	r2, r3, #4
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	031b      	lsls	r3, r3, #12
 8003628:	4313      	orrs	r3, r2
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003636:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	695b      	ldr	r3, [r3, #20]
 8003640:	011b      	lsls	r3, r3, #4
 8003642:	4313      	orrs	r3, r2
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	4313      	orrs	r3, r2
 8003648:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	693a      	ldr	r2, [r7, #16]
 8003658:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2201      	movs	r2, #1
 8003666:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2201      	movs	r2, #1
 8003676:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2201      	movs	r2, #1
 800367e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2201      	movs	r2, #1
 800368e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d020      	beq.n	8003700 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d01b      	beq.n	8003700 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f06f 0202 	mvn.w	r2, #2
 80036d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	f003 0303 	and.w	r3, r3, #3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 fa5a 	bl	8003ba0 <HAL_TIM_IC_CaptureCallback>
 80036ec:	e005      	b.n	80036fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 fa4d 	bl	8003b8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 fa5c 	bl	8003bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	f003 0304 	and.w	r3, r3, #4
 8003706:	2b00      	cmp	r3, #0
 8003708:	d020      	beq.n	800374c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d01b      	beq.n	800374c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f06f 0204 	mvn.w	r2, #4
 800371c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2202      	movs	r2, #2
 8003722:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 fa34 	bl	8003ba0 <HAL_TIM_IC_CaptureCallback>
 8003738:	e005      	b.n	8003746 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 fa27 	bl	8003b8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 fa36 	bl	8003bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d020      	beq.n	8003798 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f003 0308 	and.w	r3, r3, #8
 800375c:	2b00      	cmp	r3, #0
 800375e:	d01b      	beq.n	8003798 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f06f 0208 	mvn.w	r2, #8
 8003768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2204      	movs	r2, #4
 800376e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d003      	beq.n	8003786 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 fa0e 	bl	8003ba0 <HAL_TIM_IC_CaptureCallback>
 8003784:	e005      	b.n	8003792 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 fa01 	bl	8003b8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f000 fa10 	bl	8003bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	f003 0310 	and.w	r3, r3, #16
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d020      	beq.n	80037e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d01b      	beq.n	80037e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f06f 0210 	mvn.w	r2, #16
 80037b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2208      	movs	r2, #8
 80037ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f9e8 	bl	8003ba0 <HAL_TIM_IC_CaptureCallback>
 80037d0:	e005      	b.n	80037de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f9db 	bl	8003b8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f000 f9ea 	bl	8003bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00c      	beq.n	8003808 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d007      	beq.n	8003808 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f06f 0201 	mvn.w	r2, #1
 8003800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f7fd fc16 	bl	8001034 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00c      	beq.n	800382c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003818:	2b00      	cmp	r3, #0
 800381a:	d007      	beq.n	800382c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 fd88 	bl	800433c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00c      	beq.n	8003850 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800383c:	2b00      	cmp	r3, #0
 800383e:	d007      	beq.n	8003850 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f9ba 	bl	8003bc4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	f003 0320 	and.w	r3, r3, #32
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00c      	beq.n	8003874 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f003 0320 	and.w	r3, r3, #32
 8003860:	2b00      	cmp	r3, #0
 8003862:	d007      	beq.n	8003874 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f06f 0220 	mvn.w	r2, #32
 800386c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f000 fd5b 	bl	800432a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003874:	bf00      	nop
 8003876:	3710      	adds	r7, #16
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003888:	2300      	movs	r3, #0
 800388a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003892:	2b01      	cmp	r3, #1
 8003894:	d101      	bne.n	800389a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003896:	2302      	movs	r3, #2
 8003898:	e0ae      	b.n	80039f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2b0c      	cmp	r3, #12
 80038a6:	f200 809f 	bhi.w	80039e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80038aa:	a201      	add	r2, pc, #4	@ (adr r2, 80038b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80038ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b0:	080038e5 	.word	0x080038e5
 80038b4:	080039e9 	.word	0x080039e9
 80038b8:	080039e9 	.word	0x080039e9
 80038bc:	080039e9 	.word	0x080039e9
 80038c0:	08003925 	.word	0x08003925
 80038c4:	080039e9 	.word	0x080039e9
 80038c8:	080039e9 	.word	0x080039e9
 80038cc:	080039e9 	.word	0x080039e9
 80038d0:	08003967 	.word	0x08003967
 80038d4:	080039e9 	.word	0x080039e9
 80038d8:	080039e9 	.word	0x080039e9
 80038dc:	080039e9 	.word	0x080039e9
 80038e0:	080039a7 	.word	0x080039a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68b9      	ldr	r1, [r7, #8]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f000 f9fa 	bl	8003ce4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	699a      	ldr	r2, [r3, #24]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 0208 	orr.w	r2, r2, #8
 80038fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	699a      	ldr	r2, [r3, #24]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0204 	bic.w	r2, r2, #4
 800390e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6999      	ldr	r1, [r3, #24]
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	691a      	ldr	r2, [r3, #16]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	619a      	str	r2, [r3, #24]
      break;
 8003922:	e064      	b.n	80039ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68b9      	ldr	r1, [r7, #8]
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fa4a 	bl	8003dc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699a      	ldr	r2, [r3, #24]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800393e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699a      	ldr	r2, [r3, #24]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800394e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6999      	ldr	r1, [r3, #24]
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	021a      	lsls	r2, r3, #8
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	430a      	orrs	r2, r1
 8003962:	619a      	str	r2, [r3, #24]
      break;
 8003964:	e043      	b.n	80039ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68b9      	ldr	r1, [r7, #8]
 800396c:	4618      	mov	r0, r3
 800396e:	f000 fa9d 	bl	8003eac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	69da      	ldr	r2, [r3, #28]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f042 0208 	orr.w	r2, r2, #8
 8003980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	69da      	ldr	r2, [r3, #28]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f022 0204 	bic.w	r2, r2, #4
 8003990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	69d9      	ldr	r1, [r3, #28]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	430a      	orrs	r2, r1
 80039a2:	61da      	str	r2, [r3, #28]
      break;
 80039a4:	e023      	b.n	80039ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68b9      	ldr	r1, [r7, #8]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f000 faf1 	bl	8003f94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	69da      	ldr	r2, [r3, #28]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	69da      	ldr	r2, [r3, #28]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	69d9      	ldr	r1, [r3, #28]
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	021a      	lsls	r2, r3, #8
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	430a      	orrs	r2, r1
 80039e4:	61da      	str	r2, [r3, #28]
      break;
 80039e6:	e002      	b.n	80039ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	75fb      	strb	r3, [r7, #23]
      break;
 80039ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80039f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3718      	adds	r7, #24
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d101      	bne.n	8003a1c <HAL_TIM_ConfigClockSource+0x1c>
 8003a18:	2302      	movs	r3, #2
 8003a1a:	e0b4      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x186>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2202      	movs	r2, #2
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003a3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a54:	d03e      	beq.n	8003ad4 <HAL_TIM_ConfigClockSource+0xd4>
 8003a56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a5a:	f200 8087 	bhi.w	8003b6c <HAL_TIM_ConfigClockSource+0x16c>
 8003a5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a62:	f000 8086 	beq.w	8003b72 <HAL_TIM_ConfigClockSource+0x172>
 8003a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a6a:	d87f      	bhi.n	8003b6c <HAL_TIM_ConfigClockSource+0x16c>
 8003a6c:	2b70      	cmp	r3, #112	@ 0x70
 8003a6e:	d01a      	beq.n	8003aa6 <HAL_TIM_ConfigClockSource+0xa6>
 8003a70:	2b70      	cmp	r3, #112	@ 0x70
 8003a72:	d87b      	bhi.n	8003b6c <HAL_TIM_ConfigClockSource+0x16c>
 8003a74:	2b60      	cmp	r3, #96	@ 0x60
 8003a76:	d050      	beq.n	8003b1a <HAL_TIM_ConfigClockSource+0x11a>
 8003a78:	2b60      	cmp	r3, #96	@ 0x60
 8003a7a:	d877      	bhi.n	8003b6c <HAL_TIM_ConfigClockSource+0x16c>
 8003a7c:	2b50      	cmp	r3, #80	@ 0x50
 8003a7e:	d03c      	beq.n	8003afa <HAL_TIM_ConfigClockSource+0xfa>
 8003a80:	2b50      	cmp	r3, #80	@ 0x50
 8003a82:	d873      	bhi.n	8003b6c <HAL_TIM_ConfigClockSource+0x16c>
 8003a84:	2b40      	cmp	r3, #64	@ 0x40
 8003a86:	d058      	beq.n	8003b3a <HAL_TIM_ConfigClockSource+0x13a>
 8003a88:	2b40      	cmp	r3, #64	@ 0x40
 8003a8a:	d86f      	bhi.n	8003b6c <HAL_TIM_ConfigClockSource+0x16c>
 8003a8c:	2b30      	cmp	r3, #48	@ 0x30
 8003a8e:	d064      	beq.n	8003b5a <HAL_TIM_ConfigClockSource+0x15a>
 8003a90:	2b30      	cmp	r3, #48	@ 0x30
 8003a92:	d86b      	bhi.n	8003b6c <HAL_TIM_ConfigClockSource+0x16c>
 8003a94:	2b20      	cmp	r3, #32
 8003a96:	d060      	beq.n	8003b5a <HAL_TIM_ConfigClockSource+0x15a>
 8003a98:	2b20      	cmp	r3, #32
 8003a9a:	d867      	bhi.n	8003b6c <HAL_TIM_ConfigClockSource+0x16c>
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d05c      	beq.n	8003b5a <HAL_TIM_ConfigClockSource+0x15a>
 8003aa0:	2b10      	cmp	r3, #16
 8003aa2:	d05a      	beq.n	8003b5a <HAL_TIM_ConfigClockSource+0x15a>
 8003aa4:	e062      	b.n	8003b6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ab6:	f000 fb38 	bl	800412a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003ac8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	609a      	str	r2, [r3, #8]
      break;
 8003ad2:	e04f      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ae4:	f000 fb21 	bl	800412a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689a      	ldr	r2, [r3, #8]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003af6:	609a      	str	r2, [r3, #8]
      break;
 8003af8:	e03c      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b06:	461a      	mov	r2, r3
 8003b08:	f000 fa98 	bl	800403c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2150      	movs	r1, #80	@ 0x50
 8003b12:	4618      	mov	r0, r3
 8003b14:	f000 faef 	bl	80040f6 <TIM_ITRx_SetConfig>
      break;
 8003b18:	e02c      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b26:	461a      	mov	r2, r3
 8003b28:	f000 fab6 	bl	8004098 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2160      	movs	r1, #96	@ 0x60
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 fadf 	bl	80040f6 <TIM_ITRx_SetConfig>
      break;
 8003b38:	e01c      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b46:	461a      	mov	r2, r3
 8003b48:	f000 fa78 	bl	800403c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2140      	movs	r1, #64	@ 0x40
 8003b52:	4618      	mov	r0, r3
 8003b54:	f000 facf 	bl	80040f6 <TIM_ITRx_SetConfig>
      break;
 8003b58:	e00c      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4619      	mov	r1, r3
 8003b64:	4610      	mov	r0, r2
 8003b66:	f000 fac6 	bl	80040f6 <TIM_ITRx_SetConfig>
      break;
 8003b6a:	e003      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b70:	e000      	b.n	8003b74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003b72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b083      	sub	sp, #12
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bc80      	pop	{r7}
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bc80      	pop	{r7}
 8003bb0:	4770      	bx	lr

08003bb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bc80      	pop	{r7}
 8003bc2:	4770      	bx	lr

08003bc4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bc80      	pop	{r7}
 8003bd4:	4770      	bx	lr
	...

08003bd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a39      	ldr	r2, [pc, #228]	@ (8003cd0 <TIM_Base_SetConfig+0xf8>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d013      	beq.n	8003c18 <TIM_Base_SetConfig+0x40>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a38      	ldr	r2, [pc, #224]	@ (8003cd4 <TIM_Base_SetConfig+0xfc>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d00f      	beq.n	8003c18 <TIM_Base_SetConfig+0x40>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bfe:	d00b      	beq.n	8003c18 <TIM_Base_SetConfig+0x40>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a35      	ldr	r2, [pc, #212]	@ (8003cd8 <TIM_Base_SetConfig+0x100>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d007      	beq.n	8003c18 <TIM_Base_SetConfig+0x40>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a34      	ldr	r2, [pc, #208]	@ (8003cdc <TIM_Base_SetConfig+0x104>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d003      	beq.n	8003c18 <TIM_Base_SetConfig+0x40>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a33      	ldr	r2, [pc, #204]	@ (8003ce0 <TIM_Base_SetConfig+0x108>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d108      	bne.n	8003c2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a28      	ldr	r2, [pc, #160]	@ (8003cd0 <TIM_Base_SetConfig+0xf8>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d013      	beq.n	8003c5a <TIM_Base_SetConfig+0x82>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a27      	ldr	r2, [pc, #156]	@ (8003cd4 <TIM_Base_SetConfig+0xfc>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d00f      	beq.n	8003c5a <TIM_Base_SetConfig+0x82>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c40:	d00b      	beq.n	8003c5a <TIM_Base_SetConfig+0x82>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a24      	ldr	r2, [pc, #144]	@ (8003cd8 <TIM_Base_SetConfig+0x100>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d007      	beq.n	8003c5a <TIM_Base_SetConfig+0x82>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a23      	ldr	r2, [pc, #140]	@ (8003cdc <TIM_Base_SetConfig+0x104>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d003      	beq.n	8003c5a <TIM_Base_SetConfig+0x82>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a22      	ldr	r2, [pc, #136]	@ (8003ce0 <TIM_Base_SetConfig+0x108>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d108      	bne.n	8003c6c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	689a      	ldr	r2, [r3, #8]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4a0f      	ldr	r2, [pc, #60]	@ (8003cd0 <TIM_Base_SetConfig+0xf8>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d003      	beq.n	8003ca0 <TIM_Base_SetConfig+0xc8>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8003cd4 <TIM_Base_SetConfig+0xfc>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d103      	bne.n	8003ca8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	691a      	ldr	r2, [r3, #16]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	f003 0301 	and.w	r3, r3, #1
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d005      	beq.n	8003cc6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	f023 0201 	bic.w	r2, r3, #1
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	611a      	str	r2, [r3, #16]
  }
}
 8003cc6:	bf00      	nop
 8003cc8:	3714      	adds	r7, #20
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr
 8003cd0:	40012c00 	.word	0x40012c00
 8003cd4:	40013400 	.word	0x40013400
 8003cd8:	40000400 	.word	0x40000400
 8003cdc:	40000800 	.word	0x40000800
 8003ce0:	40000c00 	.word	0x40000c00

08003ce4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b087      	sub	sp, #28
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a1b      	ldr	r3, [r3, #32]
 8003cf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	f023 0201 	bic.w	r2, r3, #1
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f023 0303 	bic.w	r3, r3, #3
 8003d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	f023 0302 	bic.w	r3, r3, #2
 8003d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	697a      	ldr	r2, [r7, #20]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a20      	ldr	r2, [pc, #128]	@ (8003dbc <TIM_OC1_SetConfig+0xd8>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d003      	beq.n	8003d48 <TIM_OC1_SetConfig+0x64>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a1f      	ldr	r2, [pc, #124]	@ (8003dc0 <TIM_OC1_SetConfig+0xdc>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d10c      	bne.n	8003d62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	f023 0308 	bic.w	r3, r3, #8
 8003d4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	697a      	ldr	r2, [r7, #20]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f023 0304 	bic.w	r3, r3, #4
 8003d60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a15      	ldr	r2, [pc, #84]	@ (8003dbc <TIM_OC1_SetConfig+0xd8>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d003      	beq.n	8003d72 <TIM_OC1_SetConfig+0x8e>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a14      	ldr	r2, [pc, #80]	@ (8003dc0 <TIM_OC1_SetConfig+0xdc>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d111      	bne.n	8003d96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	693a      	ldr	r2, [r7, #16]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	621a      	str	r2, [r3, #32]
}
 8003db0:	bf00      	nop
 8003db2:	371c      	adds	r7, #28
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bc80      	pop	{r7}
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	40012c00 	.word	0x40012c00
 8003dc0:	40013400 	.word	0x40013400

08003dc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	f023 0210 	bic.w	r2, r3, #16
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	699b      	ldr	r3, [r3, #24]
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	021b      	lsls	r3, r3, #8
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f023 0320 	bic.w	r3, r3, #32
 8003e0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	011b      	lsls	r3, r3, #4
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a21      	ldr	r2, [pc, #132]	@ (8003ea4 <TIM_OC2_SetConfig+0xe0>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d003      	beq.n	8003e2c <TIM_OC2_SetConfig+0x68>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a20      	ldr	r2, [pc, #128]	@ (8003ea8 <TIM_OC2_SetConfig+0xe4>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d10d      	bne.n	8003e48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a16      	ldr	r2, [pc, #88]	@ (8003ea4 <TIM_OC2_SetConfig+0xe0>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d003      	beq.n	8003e58 <TIM_OC2_SetConfig+0x94>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a15      	ldr	r2, [pc, #84]	@ (8003ea8 <TIM_OC2_SetConfig+0xe4>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d113      	bne.n	8003e80 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	695b      	ldr	r3, [r3, #20]
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	697a      	ldr	r2, [r7, #20]
 8003e98:	621a      	str	r2, [r3, #32]
}
 8003e9a:	bf00      	nop
 8003e9c:	371c      	adds	r7, #28
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bc80      	pop	{r7}
 8003ea2:	4770      	bx	lr
 8003ea4:	40012c00 	.word	0x40012c00
 8003ea8:	40013400 	.word	0x40013400

08003eac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b087      	sub	sp, #28
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	69db      	ldr	r3, [r3, #28]
 8003ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f023 0303 	bic.w	r3, r3, #3
 8003ee2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68fa      	ldr	r2, [r7, #12]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ef4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	021b      	lsls	r3, r3, #8
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a21      	ldr	r2, [pc, #132]	@ (8003f8c <TIM_OC3_SetConfig+0xe0>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d003      	beq.n	8003f12 <TIM_OC3_SetConfig+0x66>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a20      	ldr	r2, [pc, #128]	@ (8003f90 <TIM_OC3_SetConfig+0xe4>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d10d      	bne.n	8003f2e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	021b      	lsls	r3, r3, #8
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a16      	ldr	r2, [pc, #88]	@ (8003f8c <TIM_OC3_SetConfig+0xe0>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d003      	beq.n	8003f3e <TIM_OC3_SetConfig+0x92>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a15      	ldr	r2, [pc, #84]	@ (8003f90 <TIM_OC3_SetConfig+0xe4>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d113      	bne.n	8003f66 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	011b      	lsls	r3, r3, #4
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	685a      	ldr	r2, [r3, #4]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	621a      	str	r2, [r3, #32]
}
 8003f80:	bf00      	nop
 8003f82:	371c      	adds	r7, #28
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bc80      	pop	{r7}
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	40013400 	.word	0x40013400

08003f94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b087      	sub	sp, #28
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	021b      	lsls	r3, r3, #8
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003fde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	031b      	lsls	r3, r3, #12
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a11      	ldr	r2, [pc, #68]	@ (8004034 <TIM_OC4_SetConfig+0xa0>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d003      	beq.n	8003ffc <TIM_OC4_SetConfig+0x68>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a10      	ldr	r2, [pc, #64]	@ (8004038 <TIM_OC4_SetConfig+0xa4>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d109      	bne.n	8004010 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004002:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	019b      	lsls	r3, r3, #6
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	4313      	orrs	r3, r2
 800400e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	68fa      	ldr	r2, [r7, #12]
 800401a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	621a      	str	r2, [r3, #32]
}
 800402a:	bf00      	nop
 800402c:	371c      	adds	r7, #28
 800402e:	46bd      	mov	sp, r7
 8004030:	bc80      	pop	{r7}
 8004032:	4770      	bx	lr
 8004034:	40012c00 	.word	0x40012c00
 8004038:	40013400 	.word	0x40013400

0800403c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800403c:	b480      	push	{r7}
 800403e:	b087      	sub	sp, #28
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6a1b      	ldr	r3, [r3, #32]
 800404c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	f023 0201 	bic.w	r2, r3, #1
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4313      	orrs	r3, r2
 8004070:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	f023 030a 	bic.w	r3, r3, #10
 8004078:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	4313      	orrs	r3, r2
 8004080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	697a      	ldr	r2, [r7, #20]
 800408c:	621a      	str	r2, [r3, #32]
}
 800408e:	bf00      	nop
 8004090:	371c      	adds	r7, #28
 8004092:	46bd      	mov	sp, r7
 8004094:	bc80      	pop	{r7}
 8004096:	4770      	bx	lr

08004098 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004098:	b480      	push	{r7}
 800409a:	b087      	sub	sp, #28
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	f023 0210 	bic.w	r2, r3, #16
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80040c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	031b      	lsls	r3, r3, #12
 80040c8:	693a      	ldr	r2, [r7, #16]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80040d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	4313      	orrs	r3, r2
 80040de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	621a      	str	r2, [r3, #32]
}
 80040ec:	bf00      	nop
 80040ee:	371c      	adds	r7, #28
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bc80      	pop	{r7}
 80040f4:	4770      	bx	lr

080040f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b085      	sub	sp, #20
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
 80040fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800410c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800410e:	683a      	ldr	r2, [r7, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	4313      	orrs	r3, r2
 8004114:	f043 0307 	orr.w	r3, r3, #7
 8004118:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	609a      	str	r2, [r3, #8]
}
 8004120:	bf00      	nop
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	bc80      	pop	{r7}
 8004128:	4770      	bx	lr

0800412a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800412a:	b480      	push	{r7}
 800412c:	b087      	sub	sp, #28
 800412e:	af00      	add	r7, sp, #0
 8004130:	60f8      	str	r0, [r7, #12]
 8004132:	60b9      	str	r1, [r7, #8]
 8004134:	607a      	str	r2, [r7, #4]
 8004136:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004144:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	021a      	lsls	r2, r3, #8
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	431a      	orrs	r2, r3
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	4313      	orrs	r3, r2
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4313      	orrs	r3, r2
 8004156:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	697a      	ldr	r2, [r7, #20]
 800415c:	609a      	str	r2, [r3, #8]
}
 800415e:	bf00      	nop
 8004160:	371c      	adds	r7, #28
 8004162:	46bd      	mov	sp, r7
 8004164:	bc80      	pop	{r7}
 8004166:	4770      	bx	lr

08004168 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004168:	b480      	push	{r7}
 800416a:	b087      	sub	sp, #28
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	f003 031f 	and.w	r3, r3, #31
 800417a:	2201      	movs	r2, #1
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a1a      	ldr	r2, [r3, #32]
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	43db      	mvns	r3, r3
 800418a:	401a      	ands	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6a1a      	ldr	r2, [r3, #32]
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	f003 031f 	and.w	r3, r3, #31
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	fa01 f303 	lsl.w	r3, r1, r3
 80041a0:	431a      	orrs	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	621a      	str	r2, [r3, #32]
}
 80041a6:	bf00      	nop
 80041a8:	371c      	adds	r7, #28
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bc80      	pop	{r7}
 80041ae:	4770      	bx	lr

080041b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b085      	sub	sp, #20
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d101      	bne.n	80041c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041c4:	2302      	movs	r3, #2
 80041c6:	e050      	b.n	800426a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a1b      	ldr	r2, [pc, #108]	@ (8004274 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d018      	beq.n	800423e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a19      	ldr	r2, [pc, #100]	@ (8004278 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d013      	beq.n	800423e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800421e:	d00e      	beq.n	800423e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a15      	ldr	r2, [pc, #84]	@ (800427c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d009      	beq.n	800423e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a14      	ldr	r2, [pc, #80]	@ (8004280 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d004      	beq.n	800423e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a12      	ldr	r2, [pc, #72]	@ (8004284 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d10c      	bne.n	8004258 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004244:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	4313      	orrs	r3, r2
 800424e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	bc80      	pop	{r7}
 8004272:	4770      	bx	lr
 8004274:	40012c00 	.word	0x40012c00
 8004278:	40013400 	.word	0x40013400
 800427c:	40000400 	.word	0x40000400
 8004280:	40000800 	.word	0x40000800
 8004284:	40000c00 	.word	0x40000c00

08004288 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004292:	2300      	movs	r3, #0
 8004294:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800429c:	2b01      	cmp	r3, #1
 800429e:	d101      	bne.n	80042a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80042a0:	2302      	movs	r3, #2
 80042a2:	e03d      	b.n	8004320 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	695b      	ldr	r3, [r3, #20]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	4313      	orrs	r3, r2
 800430c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3714      	adds	r7, #20
 8004324:	46bd      	mov	sp, r7
 8004326:	bc80      	pop	{r7}
 8004328:	4770      	bx	lr

0800432a <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr

0800433c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004344:	bf00      	nop
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	bc80      	pop	{r7}
 800434c:	4770      	bx	lr

0800434e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800434e:	b580      	push	{r7, lr}
 8004350:	b082      	sub	sp, #8
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d101      	bne.n	8004360 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e042      	b.n	80043e6 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004366:	b2db      	uxtb	r3, r3
 8004368:	2b00      	cmp	r3, #0
 800436a:	d106      	bne.n	800437a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7fd fda7 	bl	8001ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2224      	movs	r2, #36	@ 0x24
 800437e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68da      	ldr	r2, [r3, #12]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004390:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 fd0a 	bl	8004dac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	691a      	ldr	r2, [r3, #16]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80043a6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	695a      	ldr	r2, [r3, #20]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043b6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043c6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2220      	movs	r2, #32
 80043da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b085      	sub	sp, #20
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	60f8      	str	r0, [r7, #12]
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	4613      	mov	r3, r2
 80043fa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b20      	cmp	r3, #32
 8004406:	d121      	bne.n	800444c <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d002      	beq.n	8004414 <HAL_UART_Transmit_IT+0x26>
 800440e:	88fb      	ldrh	r3, [r7, #6]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e01a      	b.n	800444e <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	68ba      	ldr	r2, [r7, #8]
 800441c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	88fa      	ldrh	r2, [r7, #6]
 8004422:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	88fa      	ldrh	r2, [r7, #6]
 8004428:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2221      	movs	r2, #33	@ 0x21
 8004434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68da      	ldr	r2, [r3, #12]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004446:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004448:	2300      	movs	r3, #0
 800444a:	e000      	b.n	800444e <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800444c:	2302      	movs	r3, #2
  }
}
 800444e:	4618      	mov	r0, r3
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	bc80      	pop	{r7}
 8004456:	4770      	bx	lr

08004458 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	4613      	mov	r3, r2
 8004464:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b20      	cmp	r3, #32
 8004470:	d112      	bne.n	8004498 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d002      	beq.n	800447e <HAL_UART_Receive_IT+0x26>
 8004478:	88fb      	ldrh	r3, [r7, #6]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e00b      	b.n	800449a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004488:	88fb      	ldrh	r3, [r7, #6]
 800448a:	461a      	mov	r2, r3
 800448c:	68b9      	ldr	r1, [r7, #8]
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f000 fab7 	bl	8004a02 <UART_Start_Receive_IT>
 8004494:	4603      	mov	r3, r0
 8004496:	e000      	b.n	800449a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004498:	2302      	movs	r3, #2
  }
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
	...

080044a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b0ba      	sub	sp, #232	@ 0xe8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80044d0:	2300      	movs	r3, #0
 80044d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80044d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044da:	f003 030f 	and.w	r3, r3, #15
 80044de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80044e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10f      	bne.n	800450a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ee:	f003 0320 	and.w	r3, r3, #32
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d009      	beq.n	800450a <HAL_UART_IRQHandler+0x66>
 80044f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044fa:	f003 0320 	and.w	r3, r3, #32
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d003      	beq.n	800450a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 fb93 	bl	8004c2e <UART_Receive_IT>
      return;
 8004508:	e25b      	b.n	80049c2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800450a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800450e:	2b00      	cmp	r3, #0
 8004510:	f000 80de 	beq.w	80046d0 <HAL_UART_IRQHandler+0x22c>
 8004514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	2b00      	cmp	r3, #0
 800451e:	d106      	bne.n	800452e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004524:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004528:	2b00      	cmp	r3, #0
 800452a:	f000 80d1 	beq.w	80046d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800452e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00b      	beq.n	8004552 <HAL_UART_IRQHandler+0xae>
 800453a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800453e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004542:	2b00      	cmp	r3, #0
 8004544:	d005      	beq.n	8004552 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800454a:	f043 0201 	orr.w	r2, r3, #1
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00b      	beq.n	8004576 <HAL_UART_IRQHandler+0xd2>
 800455e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	2b00      	cmp	r3, #0
 8004568:	d005      	beq.n	8004576 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800456e:	f043 0202 	orr.w	r2, r3, #2
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00b      	beq.n	800459a <HAL_UART_IRQHandler+0xf6>
 8004582:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004586:	f003 0301 	and.w	r3, r3, #1
 800458a:	2b00      	cmp	r3, #0
 800458c:	d005      	beq.n	800459a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004592:	f043 0204 	orr.w	r2, r3, #4
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800459a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800459e:	f003 0308 	and.w	r3, r3, #8
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d011      	beq.n	80045ca <HAL_UART_IRQHandler+0x126>
 80045a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045aa:	f003 0320 	and.w	r3, r3, #32
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d105      	bne.n	80045be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80045b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d005      	beq.n	80045ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045c2:	f043 0208 	orr.w	r2, r3, #8
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 81f2 	beq.w	80049b8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045d8:	f003 0320 	and.w	r3, r3, #32
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d008      	beq.n	80045f2 <HAL_UART_IRQHandler+0x14e>
 80045e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045e4:	f003 0320 	and.w	r3, r3, #32
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d002      	beq.n	80045f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 fb1e 	bl	8004c2e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	bf14      	ite	ne
 8004600:	2301      	movne	r3, #1
 8004602:	2300      	moveq	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800460e:	f003 0308 	and.w	r3, r3, #8
 8004612:	2b00      	cmp	r3, #0
 8004614:	d103      	bne.n	800461e <HAL_UART_IRQHandler+0x17a>
 8004616:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800461a:	2b00      	cmp	r3, #0
 800461c:	d04f      	beq.n	80046be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 fa28 	bl	8004a74 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800462e:	2b00      	cmp	r3, #0
 8004630:	d041      	beq.n	80046b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	3314      	adds	r3, #20
 8004638:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004640:	e853 3f00 	ldrex	r3, [r3]
 8004644:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004648:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800464c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004650:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	3314      	adds	r3, #20
 800465a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800465e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004662:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004666:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800466a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800466e:	e841 2300 	strex	r3, r2, [r1]
 8004672:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004676:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1d9      	bne.n	8004632 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004682:	2b00      	cmp	r3, #0
 8004684:	d013      	beq.n	80046ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468a:	4a7e      	ldr	r2, [pc, #504]	@ (8004884 <HAL_UART_IRQHandler+0x3e0>)
 800468c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004692:	4618      	mov	r0, r3
 8004694:	f7fd fec2 	bl	800241c <HAL_DMA_Abort_IT>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d016      	beq.n	80046cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80046a8:	4610      	mov	r0, r2
 80046aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046ac:	e00e      	b.n	80046cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f993 	bl	80049da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046b4:	e00a      	b.n	80046cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f98f 	bl	80049da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046bc:	e006      	b.n	80046cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f98b 	bl	80049da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80046ca:	e175      	b.n	80049b8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046cc:	bf00      	nop
    return;
 80046ce:	e173      	b.n	80049b8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	f040 814f 	bne.w	8004978 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80046da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046de:	f003 0310 	and.w	r3, r3, #16
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	f000 8148 	beq.w	8004978 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80046e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ec:	f003 0310 	and.w	r3, r3, #16
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 8141 	beq.w	8004978 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046f6:	2300      	movs	r3, #0
 80046f8:	60bb      	str	r3, [r7, #8]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	60bb      	str	r3, [r7, #8]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	60bb      	str	r3, [r7, #8]
 800470a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004716:	2b00      	cmp	r3, #0
 8004718:	f000 80b6 	beq.w	8004888 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004728:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800472c:	2b00      	cmp	r3, #0
 800472e:	f000 8145 	beq.w	80049bc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004736:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800473a:	429a      	cmp	r2, r3
 800473c:	f080 813e 	bcs.w	80049bc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004746:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	2b20      	cmp	r3, #32
 8004750:	f000 8088 	beq.w	8004864 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	330c      	adds	r3, #12
 800475a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004762:	e853 3f00 	ldrex	r3, [r3]
 8004766:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800476a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800476e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004772:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	330c      	adds	r3, #12
 800477c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004780:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004784:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004788:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800478c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004790:	e841 2300 	strex	r3, r2, [r1]
 8004794:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004798:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1d9      	bne.n	8004754 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3314      	adds	r3, #20
 80047a6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047aa:	e853 3f00 	ldrex	r3, [r3]
 80047ae:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80047b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047b2:	f023 0301 	bic.w	r3, r3, #1
 80047b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	3314      	adds	r3, #20
 80047c0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80047c4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80047c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ca:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80047cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80047d0:	e841 2300 	strex	r3, r2, [r1]
 80047d4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80047d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1e1      	bne.n	80047a0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	3314      	adds	r3, #20
 80047e2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80047e6:	e853 3f00 	ldrex	r3, [r3]
 80047ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80047ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	3314      	adds	r3, #20
 80047fc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004800:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004802:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004804:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004806:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004808:	e841 2300 	strex	r3, r2, [r1]
 800480c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800480e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1e3      	bne.n	80047dc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2220      	movs	r2, #32
 8004818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	330c      	adds	r3, #12
 8004828:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800482c:	e853 3f00 	ldrex	r3, [r3]
 8004830:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004834:	f023 0310 	bic.w	r3, r3, #16
 8004838:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	330c      	adds	r3, #12
 8004842:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004846:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004848:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800484c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800484e:	e841 2300 	strex	r3, r2, [r1]
 8004852:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004854:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1e3      	bne.n	8004822 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800485e:	4618      	mov	r0, r3
 8004860:	f7fd fda1 	bl	80023a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2202      	movs	r2, #2
 8004868:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004872:	b29b      	uxth	r3, r3
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	b29b      	uxth	r3, r3
 8004878:	4619      	mov	r1, r3
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f8b6 	bl	80049ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004880:	e09c      	b.n	80049bc <HAL_UART_IRQHandler+0x518>
 8004882:	bf00      	nop
 8004884:	08004b39 	.word	0x08004b39
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004890:	b29b      	uxth	r3, r3
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800489c:	b29b      	uxth	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 808e 	beq.w	80049c0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80048a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f000 8089 	beq.w	80049c0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	330c      	adds	r3, #12
 80048b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b8:	e853 3f00 	ldrex	r3, [r3]
 80048bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80048be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	330c      	adds	r3, #12
 80048ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80048d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80048d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048da:	e841 2300 	strex	r3, r2, [r1]
 80048de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80048e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1e3      	bne.n	80048ae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	3314      	adds	r3, #20
 80048ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f0:	e853 3f00 	ldrex	r3, [r3]
 80048f4:	623b      	str	r3, [r7, #32]
   return(result);
 80048f6:	6a3b      	ldr	r3, [r7, #32]
 80048f8:	f023 0301 	bic.w	r3, r3, #1
 80048fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	3314      	adds	r3, #20
 8004906:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800490a:	633a      	str	r2, [r7, #48]	@ 0x30
 800490c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800490e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004910:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004912:	e841 2300 	strex	r3, r2, [r1]
 8004916:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1e3      	bne.n	80048e6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2220      	movs	r2, #32
 8004922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	330c      	adds	r3, #12
 8004932:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	e853 3f00 	ldrex	r3, [r3]
 800493a:	60fb      	str	r3, [r7, #12]
   return(result);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f023 0310 	bic.w	r3, r3, #16
 8004942:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	330c      	adds	r3, #12
 800494c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004950:	61fa      	str	r2, [r7, #28]
 8004952:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004954:	69b9      	ldr	r1, [r7, #24]
 8004956:	69fa      	ldr	r2, [r7, #28]
 8004958:	e841 2300 	strex	r3, r2, [r1]
 800495c:	617b      	str	r3, [r7, #20]
   return(result);
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1e3      	bne.n	800492c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800496a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800496e:	4619      	mov	r1, r3
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 f83b 	bl	80049ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004976:	e023      	b.n	80049c0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800497c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004980:	2b00      	cmp	r3, #0
 8004982:	d009      	beq.n	8004998 <HAL_UART_IRQHandler+0x4f4>
 8004984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800498c:	2b00      	cmp	r3, #0
 800498e:	d003      	beq.n	8004998 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 f8e5 	bl	8004b60 <UART_Transmit_IT>
    return;
 8004996:	e014      	b.n	80049c2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800499c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00e      	beq.n	80049c2 <HAL_UART_IRQHandler+0x51e>
 80049a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d008      	beq.n	80049c2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f000 f924 	bl	8004bfe <UART_EndTransmit_IT>
    return;
 80049b6:	e004      	b.n	80049c2 <HAL_UART_IRQHandler+0x51e>
    return;
 80049b8:	bf00      	nop
 80049ba:	e002      	b.n	80049c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80049bc:	bf00      	nop
 80049be:	e000      	b.n	80049c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80049c0:	bf00      	nop
  }
}
 80049c2:	37e8      	adds	r7, #232	@ 0xe8
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bc80      	pop	{r7}
 80049d8:	4770      	bx	lr

080049da <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80049e2:	bf00      	nop
 80049e4:	370c      	adds	r7, #12
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bc80      	pop	{r7}
 80049ea:	4770      	bx	lr

080049ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	460b      	mov	r3, r1
 80049f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bc80      	pop	{r7}
 8004a00:	4770      	bx	lr

08004a02 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a02:	b480      	push	{r7}
 8004a04:	b085      	sub	sp, #20
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	60f8      	str	r0, [r7, #12]
 8004a0a:	60b9      	str	r1, [r7, #8]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	88fa      	ldrh	r2, [r7, #6]
 8004a1a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	88fa      	ldrh	r2, [r7, #6]
 8004a20:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2222      	movs	r2, #34	@ 0x22
 8004a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d007      	beq.n	8004a48 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68da      	ldr	r2, [r3, #12]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a46:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	695a      	ldr	r2, [r3, #20]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f042 0201 	orr.w	r2, r2, #1
 8004a56:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68da      	ldr	r2, [r3, #12]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f042 0220 	orr.w	r2, r2, #32
 8004a66:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3714      	adds	r7, #20
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bc80      	pop	{r7}
 8004a72:	4770      	bx	lr

08004a74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b095      	sub	sp, #84	@ 0x54
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	330c      	adds	r3, #12
 8004a82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a86:	e853 3f00 	ldrex	r3, [r3]
 8004a8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	330c      	adds	r3, #12
 8004a9a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a9c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004aa2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004aa4:	e841 2300 	strex	r3, r2, [r1]
 8004aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d1e5      	bne.n	8004a7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	3314      	adds	r3, #20
 8004ab6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab8:	6a3b      	ldr	r3, [r7, #32]
 8004aba:	e853 3f00 	ldrex	r3, [r3]
 8004abe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f023 0301 	bic.w	r3, r3, #1
 8004ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	3314      	adds	r3, #20
 8004ace:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ad0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ad8:	e841 2300 	strex	r3, r2, [r1]
 8004adc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1e5      	bne.n	8004ab0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d119      	bne.n	8004b20 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	330c      	adds	r3, #12
 8004af2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	e853 3f00 	ldrex	r3, [r3]
 8004afa:	60bb      	str	r3, [r7, #8]
   return(result);
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	f023 0310 	bic.w	r3, r3, #16
 8004b02:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	330c      	adds	r3, #12
 8004b0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b0c:	61ba      	str	r2, [r7, #24]
 8004b0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b10:	6979      	ldr	r1, [r7, #20]
 8004b12:	69ba      	ldr	r2, [r7, #24]
 8004b14:	e841 2300 	strex	r3, r2, [r1]
 8004b18:	613b      	str	r3, [r7, #16]
   return(result);
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1e5      	bne.n	8004aec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2220      	movs	r2, #32
 8004b24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b2e:	bf00      	nop
 8004b30:	3754      	adds	r7, #84	@ 0x54
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr

08004b38 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f7ff ff41 	bl	80049da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b58:	bf00      	nop
 8004b5a:	3710      	adds	r7, #16
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	2b21      	cmp	r3, #33	@ 0x21
 8004b72:	d13e      	bne.n	8004bf2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b7c:	d114      	bne.n	8004ba8 <UART_Transmit_IT+0x48>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d110      	bne.n	8004ba8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	881b      	ldrh	r3, [r3, #0]
 8004b90:	461a      	mov	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b9a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	1c9a      	adds	r2, r3, #2
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	621a      	str	r2, [r3, #32]
 8004ba6:	e008      	b.n	8004bba <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	1c59      	adds	r1, r3, #1
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6211      	str	r1, [r2, #32]
 8004bb2:	781a      	ldrb	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10f      	bne.n	8004bee <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68da      	ldr	r2, [r3, #12]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004bdc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68da      	ldr	r2, [r3, #12]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bec:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	e000      	b.n	8004bf4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004bf2:	2302      	movs	r3, #2
  }
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3714      	adds	r7, #20
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bc80      	pop	{r7}
 8004bfc:	4770      	bx	lr

08004bfe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b082      	sub	sp, #8
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68da      	ldr	r2, [r3, #12]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c14:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7ff fed2 	bl	80049c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b08c      	sub	sp, #48	@ 0x30
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b22      	cmp	r3, #34	@ 0x22
 8004c40:	f040 80ae 	bne.w	8004da0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c4c:	d117      	bne.n	8004c7e <UART_Receive_IT+0x50>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d113      	bne.n	8004c7e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004c56:	2300      	movs	r3, #0
 8004c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c70:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c76:	1c9a      	adds	r2, r3, #2
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c7c:	e026      	b.n	8004ccc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004c84:	2300      	movs	r3, #0
 8004c86:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c90:	d007      	beq.n	8004ca2 <UART_Receive_IT+0x74>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10a      	bne.n	8004cb0 <UART_Receive_IT+0x82>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d106      	bne.n	8004cb0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	b2da      	uxtb	r2, r3
 8004caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cac:	701a      	strb	r2, [r3, #0]
 8004cae:	e008      	b.n	8004cc2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cbc:	b2da      	uxtb	r2, r3
 8004cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cc0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	4619      	mov	r1, r3
 8004cda:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d15d      	bne.n	8004d9c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68da      	ldr	r2, [r3, #12]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 0220 	bic.w	r2, r2, #32
 8004cee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004cfe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	695a      	ldr	r2, [r3, #20]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 0201 	bic.w	r2, r2, #1
 8004d0e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2220      	movs	r2, #32
 8004d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d135      	bne.n	8004d92 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	330c      	adds	r3, #12
 8004d32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	e853 3f00 	ldrex	r3, [r3]
 8004d3a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f023 0310 	bic.w	r3, r3, #16
 8004d42:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	330c      	adds	r3, #12
 8004d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d4c:	623a      	str	r2, [r7, #32]
 8004d4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d50:	69f9      	ldr	r1, [r7, #28]
 8004d52:	6a3a      	ldr	r2, [r7, #32]
 8004d54:	e841 2300 	strex	r3, r2, [r1]
 8004d58:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d1e5      	bne.n	8004d2c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0310 	and.w	r3, r3, #16
 8004d6a:	2b10      	cmp	r3, #16
 8004d6c:	d10a      	bne.n	8004d84 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d6e:	2300      	movs	r3, #0
 8004d70:	60fb      	str	r3, [r7, #12]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	60fb      	str	r3, [r7, #12]
 8004d82:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d88:	4619      	mov	r1, r3
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7ff fe2e 	bl	80049ec <HAL_UARTEx_RxEventCallback>
 8004d90:	e002      	b.n	8004d98 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f7fc f900 	bl	8000f98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e002      	b.n	8004da2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	e000      	b.n	8004da2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004da0:	2302      	movs	r3, #2
  }
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3730      	adds	r7, #48	@ 0x30
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
	...

08004dac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68da      	ldr	r2, [r3, #12]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	689a      	ldr	r2, [r3, #8]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	695b      	ldr	r3, [r3, #20]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004de6:	f023 030c 	bic.w	r3, r3, #12
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	6812      	ldr	r2, [r2, #0]
 8004dee:	68b9      	ldr	r1, [r7, #8]
 8004df0:	430b      	orrs	r3, r1
 8004df2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	699a      	ldr	r2, [r3, #24]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	430a      	orrs	r2, r1
 8004e08:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a2c      	ldr	r2, [pc, #176]	@ (8004ec0 <UART_SetConfig+0x114>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d103      	bne.n	8004e1c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004e14:	f7fe f9ac 	bl	8003170 <HAL_RCC_GetPCLK2Freq>
 8004e18:	60f8      	str	r0, [r7, #12]
 8004e1a:	e002      	b.n	8004e22 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e1c:	f7fe f994 	bl	8003148 <HAL_RCC_GetPCLK1Freq>
 8004e20:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	4613      	mov	r3, r2
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	009a      	lsls	r2, r3, #2
 8004e2c:	441a      	add	r2, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e38:	4a22      	ldr	r2, [pc, #136]	@ (8004ec4 <UART_SetConfig+0x118>)
 8004e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e3e:	095b      	lsrs	r3, r3, #5
 8004e40:	0119      	lsls	r1, r3, #4
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	4613      	mov	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	4413      	add	r3, r2
 8004e4a:	009a      	lsls	r2, r3, #2
 8004e4c:	441a      	add	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e58:	4b1a      	ldr	r3, [pc, #104]	@ (8004ec4 <UART_SetConfig+0x118>)
 8004e5a:	fba3 0302 	umull	r0, r3, r3, r2
 8004e5e:	095b      	lsrs	r3, r3, #5
 8004e60:	2064      	movs	r0, #100	@ 0x64
 8004e62:	fb00 f303 	mul.w	r3, r0, r3
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	011b      	lsls	r3, r3, #4
 8004e6a:	3332      	adds	r3, #50	@ 0x32
 8004e6c:	4a15      	ldr	r2, [pc, #84]	@ (8004ec4 <UART_SetConfig+0x118>)
 8004e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e72:	095b      	lsrs	r3, r3, #5
 8004e74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e78:	4419      	add	r1, r3
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	4413      	add	r3, r2
 8004e82:	009a      	lsls	r2, r3, #2
 8004e84:	441a      	add	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e90:	4b0c      	ldr	r3, [pc, #48]	@ (8004ec4 <UART_SetConfig+0x118>)
 8004e92:	fba3 0302 	umull	r0, r3, r3, r2
 8004e96:	095b      	lsrs	r3, r3, #5
 8004e98:	2064      	movs	r0, #100	@ 0x64
 8004e9a:	fb00 f303 	mul.w	r3, r0, r3
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	3332      	adds	r3, #50	@ 0x32
 8004ea4:	4a07      	ldr	r2, [pc, #28]	@ (8004ec4 <UART_SetConfig+0x118>)
 8004ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eaa:	095b      	lsrs	r3, r3, #5
 8004eac:	f003 020f 	and.w	r2, r3, #15
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	440a      	add	r2, r1
 8004eb6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004eb8:	bf00      	nop
 8004eba:	3710      	adds	r7, #16
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	40013800 	.word	0x40013800
 8004ec4:	51eb851f 	.word	0x51eb851f

08004ec8 <Key1_Scan>:
//	  LED_ON();
//}
//else{LED_OFF();}

 /*  */
 void Key1_Scan(void) {
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
     static uint8_t key_released = 1; // 

     if (HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_RESET) {
 8004ecc:	2108      	movs	r1, #8
 8004ece:	4829      	ldr	r0, [pc, #164]	@ (8004f74 <Key1_Scan+0xac>)
 8004ed0:	f7fd fd40 	bl	8002954 <HAL_GPIO_ReadPin>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d120      	bne.n	8004f1c <Key1_Scan+0x54>
         // 
         HAL_Delay(20); // 
 8004eda:	2014      	movs	r0, #20
 8004edc:	f7fd f932 	bl	8002144 <HAL_Delay>
         if (HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_RESET) {
 8004ee0:	2108      	movs	r1, #8
 8004ee2:	4824      	ldr	r0, [pc, #144]	@ (8004f74 <Key1_Scan+0xac>)
 8004ee4:	f7fd fd36 	bl	8002954 <HAL_GPIO_ReadPin>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d119      	bne.n	8004f22 <Key1_Scan+0x5a>
             if (key_released) {
 8004eee:	4b22      	ldr	r3, [pc, #136]	@ (8004f78 <Key1_Scan+0xb0>)
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d015      	beq.n	8004f22 <Key1_Scan+0x5a>
                 key_released = 0;
 8004ef6:	4b20      	ldr	r3, [pc, #128]	@ (8004f78 <Key1_Scan+0xb0>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	701a      	strb	r2, [r3, #0]
                 // 1231...
                 current1_mode = (current1_mode % 3) + 1;
 8004efc:	4b1f      	ldr	r3, [pc, #124]	@ (8004f7c <Key1_Scan+0xb4>)
 8004efe:	781a      	ldrb	r2, [r3, #0]
 8004f00:	4b1f      	ldr	r3, [pc, #124]	@ (8004f80 <Key1_Scan+0xb8>)
 8004f02:	fba3 1302 	umull	r1, r3, r3, r2
 8004f06:	0859      	lsrs	r1, r3, #1
 8004f08:	460b      	mov	r3, r1
 8004f0a:	005b      	lsls	r3, r3, #1
 8004f0c:	440b      	add	r3, r1
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	3301      	adds	r3, #1
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	4b19      	ldr	r3, [pc, #100]	@ (8004f7c <Key1_Scan+0xb4>)
 8004f18:	701a      	strb	r2, [r3, #0]
 8004f1a:	e002      	b.n	8004f22 <Key1_Scan+0x5a>
             }
         }
     } else {
         key_released = 1; // 
 8004f1c:	4b16      	ldr	r3, [pc, #88]	@ (8004f78 <Key1_Scan+0xb0>)
 8004f1e:	2201      	movs	r2, #1
 8004f20:	701a      	strb	r2, [r3, #0]
     }


     /*  */
     switch (current1_mode) {
 8004f22:	4b16      	ldr	r3, [pc, #88]	@ (8004f7c <Key1_Scan+0xb4>)
 8004f24:	781b      	ldrb	r3, [r3, #0]
 8004f26:	2b03      	cmp	r3, #3
 8004f28:	d012      	beq.n	8004f50 <Key1_Scan+0x88>
 8004f2a:	2b03      	cmp	r3, #3
 8004f2c:	dc20      	bgt.n	8004f70 <Key1_Scan+0xa8>
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d002      	beq.n	8004f38 <Key1_Scan+0x70>
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d006      	beq.n	8004f44 <Key1_Scan+0x7c>
             XLED_OFF();
             setServoAngleX(0);
             setServoAngleY(0);
             break;
     }
 }
 8004f36:	e01b      	b.n	8004f70 <Key1_Scan+0xa8>
             OLED_ShowString(1, 1, "Mo1"); // 1
 8004f38:	4a12      	ldr	r2, [pc, #72]	@ (8004f84 <Key1_Scan+0xbc>)
 8004f3a:	2101      	movs	r1, #1
 8004f3c:	2001      	movs	r0, #1
 8004f3e:	f000 fa59 	bl	80053f4 <OLED_ShowString>
             break;
 8004f42:	e015      	b.n	8004f70 <Key1_Scan+0xa8>
             OLED_ShowString(1, 1, "Mo2"); // 2
 8004f44:	4a10      	ldr	r2, [pc, #64]	@ (8004f88 <Key1_Scan+0xc0>)
 8004f46:	2101      	movs	r1, #1
 8004f48:	2001      	movs	r0, #1
 8004f4a:	f000 fa53 	bl	80053f4 <OLED_ShowString>
             break;
 8004f4e:	e00f      	b.n	8004f70 <Key1_Scan+0xa8>
             OLED_ShowString(1, 1, "Mo3"); // 3
 8004f50:	4a0e      	ldr	r2, [pc, #56]	@ (8004f8c <Key1_Scan+0xc4>)
 8004f52:	2101      	movs	r1, #1
 8004f54:	2001      	movs	r0, #1
 8004f56:	f000 fa4d 	bl	80053f4 <OLED_ShowString>
             XLED_OFF();
 8004f5a:	f000 f8ed 	bl	8005138 <XLED_OFF>
             setServoAngleX(0);
 8004f5e:	f04f 0000 	mov.w	r0, #0
 8004f62:	f000 fc39 	bl	80057d8 <setServoAngleX>
             setServoAngleY(0);
 8004f66:	f04f 0000 	mov.w	r0, #0
 8004f6a:	f000 fbe5 	bl	8005738 <setServoAngleY>
             break;
 8004f6e:	bf00      	nop
 }
 8004f70:	bf00      	nop
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	40011400 	.word	0x40011400
 8004f78:	2000000c 	.word	0x2000000c
 8004f7c:	20000009 	.word	0x20000009
 8004f80:	aaaaaaab 	.word	0xaaaaaaab
 8004f84:	080058f0 	.word	0x080058f0
 8004f88:	080058f4 	.word	0x080058f4
 8004f8c:	080058f8 	.word	0x080058f8

08004f90 <Key2_Scan>:

 /*  */
 void Key2_Scan(void)
 {
 8004f90:	b580      	push	{r7, lr}
 8004f92:	af00      	add	r7, sp, #0
     static uint8_t key_released = 1; // 

     if (HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == GPIO_PIN_RESET) {
 8004f94:	2110      	movs	r1, #16
 8004f96:	4829      	ldr	r0, [pc, #164]	@ (800503c <Key2_Scan+0xac>)
 8004f98:	f7fd fcdc 	bl	8002954 <HAL_GPIO_ReadPin>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d120      	bne.n	8004fe4 <Key2_Scan+0x54>
         // 
         HAL_Delay(20); // 
 8004fa2:	2014      	movs	r0, #20
 8004fa4:	f7fd f8ce 	bl	8002144 <HAL_Delay>
         if (HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == GPIO_PIN_RESET) {
 8004fa8:	2110      	movs	r1, #16
 8004faa:	4824      	ldr	r0, [pc, #144]	@ (800503c <Key2_Scan+0xac>)
 8004fac:	f7fd fcd2 	bl	8002954 <HAL_GPIO_ReadPin>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d119      	bne.n	8004fea <Key2_Scan+0x5a>
             if (key_released) {
 8004fb6:	4b22      	ldr	r3, [pc, #136]	@ (8005040 <Key2_Scan+0xb0>)
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d015      	beq.n	8004fea <Key2_Scan+0x5a>
                 key_released = 0;
 8004fbe:	4b20      	ldr	r3, [pc, #128]	@ (8005040 <Key2_Scan+0xb0>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	701a      	strb	r2, [r3, #0]
                 // 1231...
                 current2_mode = (current2_mode % 3) + 1;
 8004fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8005044 <Key2_Scan+0xb4>)
 8004fc6:	781a      	ldrb	r2, [r3, #0]
 8004fc8:	4b1f      	ldr	r3, [pc, #124]	@ (8005048 <Key2_Scan+0xb8>)
 8004fca:	fba3 1302 	umull	r1, r3, r3, r2
 8004fce:	0859      	lsrs	r1, r3, #1
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	005b      	lsls	r3, r3, #1
 8004fd4:	440b      	add	r3, r1
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	3301      	adds	r3, #1
 8004fdc:	b2da      	uxtb	r2, r3
 8004fde:	4b19      	ldr	r3, [pc, #100]	@ (8005044 <Key2_Scan+0xb4>)
 8004fe0:	701a      	strb	r2, [r3, #0]
 8004fe2:	e002      	b.n	8004fea <Key2_Scan+0x5a>
             }
         }
     } else {
         key_released = 1; // 
 8004fe4:	4b16      	ldr	r3, [pc, #88]	@ (8005040 <Key2_Scan+0xb0>)
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	701a      	strb	r2, [r3, #0]
     }


     /*  */
     switch (current2_mode) {
 8004fea:	4b16      	ldr	r3, [pc, #88]	@ (8005044 <Key2_Scan+0xb4>)
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	2b03      	cmp	r3, #3
 8004ff0:	d012      	beq.n	8005018 <Key2_Scan+0x88>
 8004ff2:	2b03      	cmp	r3, #3
 8004ff4:	dc20      	bgt.n	8005038 <Key2_Scan+0xa8>
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d002      	beq.n	8005000 <Key2_Scan+0x70>
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d006      	beq.n	800500c <Key2_Scan+0x7c>
             setServoAngleX(0);
             setServoAngleY(0);
             // Mode3
             break;
     }
 }
 8004ffe:	e01b      	b.n	8005038 <Key2_Scan+0xa8>
             OLED_ShowString(1, 5, "Mo1"); // 1
 8005000:	4a12      	ldr	r2, [pc, #72]	@ (800504c <Key2_Scan+0xbc>)
 8005002:	2105      	movs	r1, #5
 8005004:	2001      	movs	r0, #1
 8005006:	f000 f9f5 	bl	80053f4 <OLED_ShowString>
             break;
 800500a:	e015      	b.n	8005038 <Key2_Scan+0xa8>
             OLED_ShowString(1, 5, "Mo2"); // 2
 800500c:	4a10      	ldr	r2, [pc, #64]	@ (8005050 <Key2_Scan+0xc0>)
 800500e:	2105      	movs	r1, #5
 8005010:	2001      	movs	r0, #1
 8005012:	f000 f9ef 	bl	80053f4 <OLED_ShowString>
             break;
 8005016:	e00f      	b.n	8005038 <Key2_Scan+0xa8>
             OLED_ShowString(1, 5, "Mo3"); // 3
 8005018:	4a0e      	ldr	r2, [pc, #56]	@ (8005054 <Key2_Scan+0xc4>)
 800501a:	2105      	movs	r1, #5
 800501c:	2001      	movs	r0, #1
 800501e:	f000 f9e9 	bl	80053f4 <OLED_ShowString>
             XLED_OFF();
 8005022:	f000 f889 	bl	8005138 <XLED_OFF>
             setServoAngleX(0);
 8005026:	f04f 0000 	mov.w	r0, #0
 800502a:	f000 fbd5 	bl	80057d8 <setServoAngleX>
             setServoAngleY(0);
 800502e:	f04f 0000 	mov.w	r0, #0
 8005032:	f000 fb81 	bl	8005738 <setServoAngleY>
             break;
 8005036:	bf00      	nop
 }
 8005038:	bf00      	nop
 800503a:	bd80      	pop	{r7, pc}
 800503c:	40011400 	.word	0x40011400
 8005040:	2000000d 	.word	0x2000000d
 8005044:	2000000a 	.word	0x2000000a
 8005048:	aaaaaaab 	.word	0xaaaaaaab
 800504c:	080058f0 	.word	0x080058f0
 8005050:	080058f4 	.word	0x080058f4
 8005054:	080058f8 	.word	0x080058f8

08005058 <Key3_Scan>:

 void Key3_Scan(void)
  {
 8005058:	b580      	push	{r7, lr}
 800505a:	af00      	add	r7, sp, #0
      static uint8_t key_released = 1; // 

      if (HAL_GPIO_ReadPin(KEY3_GPIO_Port, KEY3_Pin) == GPIO_PIN_RESET) {
 800505c:	2180      	movs	r1, #128	@ 0x80
 800505e:	4829      	ldr	r0, [pc, #164]	@ (8005104 <Key3_Scan+0xac>)
 8005060:	f7fd fc78 	bl	8002954 <HAL_GPIO_ReadPin>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d120      	bne.n	80050ac <Key3_Scan+0x54>
          // 
          HAL_Delay(20); // 
 800506a:	2014      	movs	r0, #20
 800506c:	f7fd f86a 	bl	8002144 <HAL_Delay>
          if (HAL_GPIO_ReadPin(KEY3_GPIO_Port, KEY3_Pin) == GPIO_PIN_RESET) {
 8005070:	2180      	movs	r1, #128	@ 0x80
 8005072:	4824      	ldr	r0, [pc, #144]	@ (8005104 <Key3_Scan+0xac>)
 8005074:	f7fd fc6e 	bl	8002954 <HAL_GPIO_ReadPin>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d119      	bne.n	80050b2 <Key3_Scan+0x5a>
              if (key_released) {
 800507e:	4b22      	ldr	r3, [pc, #136]	@ (8005108 <Key3_Scan+0xb0>)
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d015      	beq.n	80050b2 <Key3_Scan+0x5a>
                  key_released = 0;
 8005086:	4b20      	ldr	r3, [pc, #128]	@ (8005108 <Key3_Scan+0xb0>)
 8005088:	2200      	movs	r2, #0
 800508a:	701a      	strb	r2, [r3, #0]
                  // 1231...
                  current3_mode = (current3_mode % 3) + 1;
 800508c:	4b1f      	ldr	r3, [pc, #124]	@ (800510c <Key3_Scan+0xb4>)
 800508e:	781a      	ldrb	r2, [r3, #0]
 8005090:	4b1f      	ldr	r3, [pc, #124]	@ (8005110 <Key3_Scan+0xb8>)
 8005092:	fba3 1302 	umull	r1, r3, r3, r2
 8005096:	0859      	lsrs	r1, r3, #1
 8005098:	460b      	mov	r3, r1
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	440b      	add	r3, r1
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	3301      	adds	r3, #1
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	4b19      	ldr	r3, [pc, #100]	@ (800510c <Key3_Scan+0xb4>)
 80050a8:	701a      	strb	r2, [r3, #0]
 80050aa:	e002      	b.n	80050b2 <Key3_Scan+0x5a>
              }
          }
      } else {
          key_released = 1; // 
 80050ac:	4b16      	ldr	r3, [pc, #88]	@ (8005108 <Key3_Scan+0xb0>)
 80050ae:	2201      	movs	r2, #1
 80050b0:	701a      	strb	r2, [r3, #0]
      }


      /*  */
      switch (current3_mode) {
 80050b2:	4b16      	ldr	r3, [pc, #88]	@ (800510c <Key3_Scan+0xb4>)
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	2b03      	cmp	r3, #3
 80050b8:	d012      	beq.n	80050e0 <Key3_Scan+0x88>
 80050ba:	2b03      	cmp	r3, #3
 80050bc:	dc20      	bgt.n	8005100 <Key3_Scan+0xa8>
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d002      	beq.n	80050c8 <Key3_Scan+0x70>
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d006      	beq.n	80050d4 <Key3_Scan+0x7c>
              XLED_OFF();
              setServoAngleX(0);
              setServoAngleY(0);
              break;
      }
  }
 80050c6:	e01b      	b.n	8005100 <Key3_Scan+0xa8>
              OLED_ShowString(1, 9, "Mo1"); // 1
 80050c8:	4a12      	ldr	r2, [pc, #72]	@ (8005114 <Key3_Scan+0xbc>)
 80050ca:	2109      	movs	r1, #9
 80050cc:	2001      	movs	r0, #1
 80050ce:	f000 f991 	bl	80053f4 <OLED_ShowString>
              break;
 80050d2:	e015      	b.n	8005100 <Key3_Scan+0xa8>
              OLED_ShowString(1, 9, "Mo2"); // 2
 80050d4:	4a10      	ldr	r2, [pc, #64]	@ (8005118 <Key3_Scan+0xc0>)
 80050d6:	2109      	movs	r1, #9
 80050d8:	2001      	movs	r0, #1
 80050da:	f000 f98b 	bl	80053f4 <OLED_ShowString>
              break;
 80050de:	e00f      	b.n	8005100 <Key3_Scan+0xa8>
              OLED_ShowString(1, 9, "Mo3"); // 3
 80050e0:	4a0e      	ldr	r2, [pc, #56]	@ (800511c <Key3_Scan+0xc4>)
 80050e2:	2109      	movs	r1, #9
 80050e4:	2001      	movs	r0, #1
 80050e6:	f000 f985 	bl	80053f4 <OLED_ShowString>
              XLED_OFF();
 80050ea:	f000 f825 	bl	8005138 <XLED_OFF>
              setServoAngleX(0);
 80050ee:	f04f 0000 	mov.w	r0, #0
 80050f2:	f000 fb71 	bl	80057d8 <setServoAngleX>
              setServoAngleY(0);
 80050f6:	f04f 0000 	mov.w	r0, #0
 80050fa:	f000 fb1d 	bl	8005738 <setServoAngleY>
              break;
 80050fe:	bf00      	nop
  }
 8005100:	bf00      	nop
 8005102:	bd80      	pop	{r7, pc}
 8005104:	40011400 	.word	0x40011400
 8005108:	2000000e 	.word	0x2000000e
 800510c:	2000000b 	.word	0x2000000b
 8005110:	aaaaaaab 	.word	0xaaaaaaab
 8005114:	080058f0 	.word	0x080058f0
 8005118:	080058f4 	.word	0x080058f4
 800511c:	080058f8 	.word	0x080058f8

08005120 <XLED_ON>:
void LED4_OFF(void)
{
HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);//  
}
void XLED_ON(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(XLED_GPIO_Port, XLED_Pin, GPIO_PIN_RESET);//  
 8005124:	2200      	movs	r2, #0
 8005126:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800512a:	4802      	ldr	r0, [pc, #8]	@ (8005134 <XLED_ON+0x14>)
 800512c:	f7fd fc29 	bl	8002982 <HAL_GPIO_WritePin>
}
 8005130:	bf00      	nop
 8005132:	bd80      	pop	{r7, pc}
 8005134:	40011400 	.word	0x40011400

08005138 <XLED_OFF>:
void XLED_OFF(void)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(XLED_GPIO_Port, XLED_Pin, GPIO_PIN_SET);//  
 800513c:	2201      	movs	r2, #1
 800513e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005142:	4802      	ldr	r0, [pc, #8]	@ (800514c <XLED_OFF+0x14>)
 8005144:	f7fd fc1d 	bl	8002982 <HAL_GPIO_WritePin>
}
 8005148:	bf00      	nop
 800514a:	bd80      	pop	{r7, pc}
 800514c:	40011400 	.word	0x40011400

08005150 <OLED_I2C_Init>:
//
//  	OLED_ShowBinNum(4, 1, 0xAA55, 16);		//410xA5A516

/**/
void OLED_I2C_Init(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
	MX_GPIO_Init();
 8005154:	f7fb fe68 	bl	8000e28 <MX_GPIO_Init>

	OLED_W_SCL(1);
 8005158:	2201      	movs	r2, #1
 800515a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800515e:	4805      	ldr	r0, [pc, #20]	@ (8005174 <OLED_I2C_Init+0x24>)
 8005160:	f7fd fc0f 	bl	8002982 <HAL_GPIO_WritePin>
	OLED_W_SDA(1);
 8005164:	2201      	movs	r2, #1
 8005166:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800516a:	4802      	ldr	r0, [pc, #8]	@ (8005174 <OLED_I2C_Init+0x24>)
 800516c:	f7fd fc09 	bl	8002982 <HAL_GPIO_WritePin>
}
 8005170:	bf00      	nop
 8005172:	bd80      	pop	{r7, pc}
 8005174:	40010c00 	.word	0x40010c00

08005178 <OLED_I2C_Start>:
  * @brief  I2C
  * @param  
  * @retval 
  */
void OLED_I2C_Start(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
	OLED_W_SDA(1);
 800517c:	2201      	movs	r2, #1
 800517e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005182:	480b      	ldr	r0, [pc, #44]	@ (80051b0 <OLED_I2C_Start+0x38>)
 8005184:	f7fd fbfd 	bl	8002982 <HAL_GPIO_WritePin>
	OLED_W_SCL(1);
 8005188:	2201      	movs	r2, #1
 800518a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800518e:	4808      	ldr	r0, [pc, #32]	@ (80051b0 <OLED_I2C_Start+0x38>)
 8005190:	f7fd fbf7 	bl	8002982 <HAL_GPIO_WritePin>
	OLED_W_SDA(0);
 8005194:	2200      	movs	r2, #0
 8005196:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800519a:	4805      	ldr	r0, [pc, #20]	@ (80051b0 <OLED_I2C_Start+0x38>)
 800519c:	f7fd fbf1 	bl	8002982 <HAL_GPIO_WritePin>
	OLED_W_SCL(0);
 80051a0:	2200      	movs	r2, #0
 80051a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80051a6:	4802      	ldr	r0, [pc, #8]	@ (80051b0 <OLED_I2C_Start+0x38>)
 80051a8:	f7fd fbeb 	bl	8002982 <HAL_GPIO_WritePin>
}
 80051ac:	bf00      	nop
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40010c00 	.word	0x40010c00

080051b4 <OLED_I2C_Stop>:
  * @brief  I2C
  * @param  
  * @retval 
  */
void OLED_I2C_Stop(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
	OLED_W_SDA(0);
 80051b8:	2200      	movs	r2, #0
 80051ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80051be:	4808      	ldr	r0, [pc, #32]	@ (80051e0 <OLED_I2C_Stop+0x2c>)
 80051c0:	f7fd fbdf 	bl	8002982 <HAL_GPIO_WritePin>
	OLED_W_SCL(1);
 80051c4:	2201      	movs	r2, #1
 80051c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80051ca:	4805      	ldr	r0, [pc, #20]	@ (80051e0 <OLED_I2C_Stop+0x2c>)
 80051cc:	f7fd fbd9 	bl	8002982 <HAL_GPIO_WritePin>
	OLED_W_SDA(1);
 80051d0:	2201      	movs	r2, #1
 80051d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80051d6:	4802      	ldr	r0, [pc, #8]	@ (80051e0 <OLED_I2C_Stop+0x2c>)
 80051d8:	f7fd fbd3 	bl	8002982 <HAL_GPIO_WritePin>
}
 80051dc:	bf00      	nop
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	40010c00 	.word	0x40010c00

080051e4 <OLED_I2C_SendByte>:
  * @brief  I2C
  * @param  Byte 
  * @retval 
  */
void OLED_I2C_SendByte(uint8_t Byte)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	4603      	mov	r3, r0
 80051ec:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i++)
 80051ee:	2300      	movs	r3, #0
 80051f0:	73fb      	strb	r3, [r7, #15]
 80051f2:	e01e      	b.n	8005232 <OLED_I2C_SendByte+0x4e>
	{
		OLED_W_SDA(Byte & (0x80 >> i));
 80051f4:	7bfb      	ldrb	r3, [r7, #15]
 80051f6:	2280      	movs	r2, #128	@ 0x80
 80051f8:	fa42 f303 	asr.w	r3, r2, r3
 80051fc:	b25a      	sxtb	r2, r3
 80051fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005202:	4013      	ands	r3, r2
 8005204:	b25b      	sxtb	r3, r3
 8005206:	b2db      	uxtb	r3, r3
 8005208:	461a      	mov	r2, r3
 800520a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800520e:	4812      	ldr	r0, [pc, #72]	@ (8005258 <OLED_I2C_SendByte+0x74>)
 8005210:	f7fd fbb7 	bl	8002982 <HAL_GPIO_WritePin>
		OLED_W_SCL(1);
 8005214:	2201      	movs	r2, #1
 8005216:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800521a:	480f      	ldr	r0, [pc, #60]	@ (8005258 <OLED_I2C_SendByte+0x74>)
 800521c:	f7fd fbb1 	bl	8002982 <HAL_GPIO_WritePin>
		OLED_W_SCL(0);
 8005220:	2200      	movs	r2, #0
 8005222:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005226:	480c      	ldr	r0, [pc, #48]	@ (8005258 <OLED_I2C_SendByte+0x74>)
 8005228:	f7fd fbab 	bl	8002982 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 800522c:	7bfb      	ldrb	r3, [r7, #15]
 800522e:	3301      	adds	r3, #1
 8005230:	73fb      	strb	r3, [r7, #15]
 8005232:	7bfb      	ldrb	r3, [r7, #15]
 8005234:	2b07      	cmp	r3, #7
 8005236:	d9dd      	bls.n	80051f4 <OLED_I2C_SendByte+0x10>
	}
	OLED_W_SCL(1);	//
 8005238:	2201      	movs	r2, #1
 800523a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800523e:	4806      	ldr	r0, [pc, #24]	@ (8005258 <OLED_I2C_SendByte+0x74>)
 8005240:	f7fd fb9f 	bl	8002982 <HAL_GPIO_WritePin>
	OLED_W_SCL(0);
 8005244:	2200      	movs	r2, #0
 8005246:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800524a:	4803      	ldr	r0, [pc, #12]	@ (8005258 <OLED_I2C_SendByte+0x74>)
 800524c:	f7fd fb99 	bl	8002982 <HAL_GPIO_WritePin>
}
 8005250:	bf00      	nop
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	40010c00 	.word	0x40010c00

0800525c <OLED_WriteCommand>:
  * @brief  OLED
  * @param  Command 
  * @retval 
  */
void OLED_WriteCommand(uint8_t Command)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8005266:	f7ff ff87 	bl	8005178 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//
 800526a:	2078      	movs	r0, #120	@ 0x78
 800526c:	f7ff ffba 	bl	80051e4 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x00);		//
 8005270:	2000      	movs	r0, #0
 8005272:	f7ff ffb7 	bl	80051e4 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Command); 
 8005276:	79fb      	ldrb	r3, [r7, #7]
 8005278:	4618      	mov	r0, r3
 800527a:	f7ff ffb3 	bl	80051e4 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 800527e:	f7ff ff99 	bl	80051b4 <OLED_I2C_Stop>
}
 8005282:	bf00      	nop
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}

0800528a <OLED_WriteData>:
  * @brief  OLED
  * @param  Data 
  * @retval 
  */
void OLED_WriteData(uint8_t Data)
{
 800528a:	b580      	push	{r7, lr}
 800528c:	b082      	sub	sp, #8
 800528e:	af00      	add	r7, sp, #0
 8005290:	4603      	mov	r3, r0
 8005292:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8005294:	f7ff ff70 	bl	8005178 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//
 8005298:	2078      	movs	r0, #120	@ 0x78
 800529a:	f7ff ffa3 	bl	80051e4 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x40);		//
 800529e:	2040      	movs	r0, #64	@ 0x40
 80052a0:	f7ff ffa0 	bl	80051e4 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Data);
 80052a4:	79fb      	ldrb	r3, [r7, #7]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7ff ff9c 	bl	80051e4 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 80052ac:	f7ff ff82 	bl	80051b4 <OLED_I2C_Stop>
}
 80052b0:	bf00      	nop
 80052b2:	3708      	adds	r7, #8
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <OLED_SetCursor>:
  * @param  Y 0~7
  * @param  X 0~127
  * @retval 
  */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
 80052be:	4603      	mov	r3, r0
 80052c0:	460a      	mov	r2, r1
 80052c2:	71fb      	strb	r3, [r7, #7]
 80052c4:	4613      	mov	r3, r2
 80052c6:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);					//Y
 80052c8:	79fb      	ldrb	r3, [r7, #7]
 80052ca:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	4618      	mov	r0, r3
 80052d2:	f7ff ffc3 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4));	//X4
 80052d6:	79bb      	ldrb	r3, [r7, #6]
 80052d8:	091b      	lsrs	r3, r3, #4
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	f043 0310 	orr.w	r3, r3, #16
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	4618      	mov	r0, r3
 80052e4:	f7ff ffba 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));			//X4
 80052e8:	79bb      	ldrb	r3, [r7, #6]
 80052ea:	f003 030f 	and.w	r3, r3, #15
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff ffb3 	bl	800525c <OLED_WriteCommand>
}
 80052f6:	bf00      	nop
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <OLED_Clear>:
  * @brief  OLED
  * @param  
  * @retval 
  */
void OLED_Clear(void)
{  
 80052fe:	b580      	push	{r7, lr}
 8005300:	b082      	sub	sp, #8
 8005302:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 8005304:	2300      	movs	r3, #0
 8005306:	71bb      	strb	r3, [r7, #6]
 8005308:	e014      	b.n	8005334 <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 800530a:	79bb      	ldrb	r3, [r7, #6]
 800530c:	2100      	movs	r1, #0
 800530e:	4618      	mov	r0, r3
 8005310:	f7ff ffd2 	bl	80052b8 <OLED_SetCursor>
		for(i = 0; i < 128; i++)
 8005314:	2300      	movs	r3, #0
 8005316:	71fb      	strb	r3, [r7, #7]
 8005318:	e005      	b.n	8005326 <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 800531a:	2000      	movs	r0, #0
 800531c:	f7ff ffb5 	bl	800528a <OLED_WriteData>
		for(i = 0; i < 128; i++)
 8005320:	79fb      	ldrb	r3, [r7, #7]
 8005322:	3301      	adds	r3, #1
 8005324:	71fb      	strb	r3, [r7, #7]
 8005326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800532a:	2b00      	cmp	r3, #0
 800532c:	daf5      	bge.n	800531a <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 800532e:	79bb      	ldrb	r3, [r7, #6]
 8005330:	3301      	adds	r3, #1
 8005332:	71bb      	strb	r3, [r7, #6]
 8005334:	79bb      	ldrb	r3, [r7, #6]
 8005336:	2b07      	cmp	r3, #7
 8005338:	d9e7      	bls.n	800530a <OLED_Clear+0xc>
		}
	}
}
 800533a:	bf00      	nop
 800533c:	bf00      	nop
 800533e:	3708      	adds	r7, #8
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <OLED_ShowChar>:
  * @param  Column 1~16
  * @param  Char ASCII
  * @retval 
  */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{      	
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	4603      	mov	r3, r0
 800534c:	71fb      	strb	r3, [r7, #7]
 800534e:	460b      	mov	r3, r1
 8005350:	71bb      	strb	r3, [r7, #6]
 8005352:	4613      	mov	r3, r2
 8005354:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8);		//
 8005356:	79fb      	ldrb	r3, [r7, #7]
 8005358:	3b01      	subs	r3, #1
 800535a:	b2db      	uxtb	r3, r3
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	b2da      	uxtb	r2, r3
 8005360:	79bb      	ldrb	r3, [r7, #6]
 8005362:	3b01      	subs	r3, #1
 8005364:	b2db      	uxtb	r3, r3
 8005366:	00db      	lsls	r3, r3, #3
 8005368:	b2db      	uxtb	r3, r3
 800536a:	4619      	mov	r1, r3
 800536c:	4610      	mov	r0, r2
 800536e:	f7ff ffa3 	bl	80052b8 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8005372:	2300      	movs	r3, #0
 8005374:	73fb      	strb	r3, [r7, #15]
 8005376:	e00e      	b.n	8005396 <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]);			//
 8005378:	797b      	ldrb	r3, [r7, #5]
 800537a:	f1a3 0220 	sub.w	r2, r3, #32
 800537e:	7bfb      	ldrb	r3, [r7, #15]
 8005380:	491b      	ldr	r1, [pc, #108]	@ (80053f0 <OLED_ShowChar+0xac>)
 8005382:	0112      	lsls	r2, r2, #4
 8005384:	440a      	add	r2, r1
 8005386:	4413      	add	r3, r2
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	4618      	mov	r0, r3
 800538c:	f7ff ff7d 	bl	800528a <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8005390:	7bfb      	ldrb	r3, [r7, #15]
 8005392:	3301      	adds	r3, #1
 8005394:	73fb      	strb	r3, [r7, #15]
 8005396:	7bfb      	ldrb	r3, [r7, #15]
 8005398:	2b07      	cmp	r3, #7
 800539a:	d9ed      	bls.n	8005378 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8);	//
 800539c:	79fb      	ldrb	r3, [r7, #7]
 800539e:	005b      	lsls	r3, r3, #1
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	3b01      	subs	r3, #1
 80053a4:	b2da      	uxtb	r2, r3
 80053a6:	79bb      	ldrb	r3, [r7, #6]
 80053a8:	3b01      	subs	r3, #1
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	00db      	lsls	r3, r3, #3
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	4619      	mov	r1, r3
 80053b2:	4610      	mov	r0, r2
 80053b4:	f7ff ff80 	bl	80052b8 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 80053b8:	2300      	movs	r3, #0
 80053ba:	73fb      	strb	r3, [r7, #15]
 80053bc:	e00f      	b.n	80053de <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]);		//
 80053be:	797b      	ldrb	r3, [r7, #5]
 80053c0:	f1a3 0220 	sub.w	r2, r3, #32
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
 80053c6:	3308      	adds	r3, #8
 80053c8:	4909      	ldr	r1, [pc, #36]	@ (80053f0 <OLED_ShowChar+0xac>)
 80053ca:	0112      	lsls	r2, r2, #4
 80053cc:	440a      	add	r2, r1
 80053ce:	4413      	add	r3, r2
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7ff ff59 	bl	800528a <OLED_WriteData>
	for (i = 0; i < 8; i++)
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
 80053da:	3301      	adds	r3, #1
 80053dc:	73fb      	strb	r3, [r7, #15]
 80053de:	7bfb      	ldrb	r3, [r7, #15]
 80053e0:	2b07      	cmp	r3, #7
 80053e2:	d9ec      	bls.n	80053be <OLED_ShowChar+0x7a>
	}
}
 80053e4:	bf00      	nop
 80053e6:	bf00      	nop
 80053e8:	3710      	adds	r7, #16
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	08005928 	.word	0x08005928

080053f4 <OLED_ShowString>:
  * @param  Column 1~16
  * @param  String ASCII
  * @retval 
  */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	603a      	str	r2, [r7, #0]
 80053fe:	71fb      	strb	r3, [r7, #7]
 8005400:	460b      	mov	r3, r1
 8005402:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 8005404:	2300      	movs	r3, #0
 8005406:	73fb      	strb	r3, [r7, #15]
 8005408:	e00e      	b.n	8005428 <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 800540a:	79ba      	ldrb	r2, [r7, #6]
 800540c:	7bfb      	ldrb	r3, [r7, #15]
 800540e:	4413      	add	r3, r2
 8005410:	b2d9      	uxtb	r1, r3
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	683a      	ldr	r2, [r7, #0]
 8005416:	4413      	add	r3, r2
 8005418:	781a      	ldrb	r2, [r3, #0]
 800541a:	79fb      	ldrb	r3, [r7, #7]
 800541c:	4618      	mov	r0, r3
 800541e:	f7ff ff91 	bl	8005344 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 8005422:	7bfb      	ldrb	r3, [r7, #15]
 8005424:	3301      	adds	r3, #1
 8005426:	73fb      	strb	r3, [r7, #15]
 8005428:	7bfb      	ldrb	r3, [r7, #15]
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	4413      	add	r3, r2
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1ea      	bne.n	800540a <OLED_ShowString+0x16>
	}
}
 8005434:	bf00      	nop
 8005436:	bf00      	nop
 8005438:	3710      	adds	r7, #16
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <OLED_Pow>:
/**
  * @brief  OLED
  * @retval XY
  */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 800543e:	b480      	push	{r7}
 8005440:	b085      	sub	sp, #20
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
 8005446:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1;
 8005448:	2301      	movs	r3, #1
 800544a:	60fb      	str	r3, [r7, #12]
	while (Y--)
 800544c:	e004      	b.n	8005458 <OLED_Pow+0x1a>
	{
		Result *= X;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	fb02 f303 	mul.w	r3, r2, r3
 8005456:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	1e5a      	subs	r2, r3, #1
 800545c:	603a      	str	r2, [r7, #0]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1f5      	bne.n	800544e <OLED_Pow+0x10>
	}
	return Result;
 8005462:	68fb      	ldr	r3, [r7, #12]
}
 8005464:	4618      	mov	r0, r3
 8005466:	3714      	adds	r7, #20
 8005468:	46bd      	mov	sp, r7
 800546a:	bc80      	pop	{r7}
 800546c:	4770      	bx	lr
	...

08005470 <OLED_ShowNum>:
  * @param  Number 0~4294967295
  * @param  Length 1~10
  * @retval 
  */
void OLED_ShowNum(uint8_t Line, uint8_t Column, uint32_t Number, uint8_t Length)
{
 8005470:	b590      	push	{r4, r7, lr}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	603a      	str	r2, [r7, #0]
 8005478:	461a      	mov	r2, r3
 800547a:	4603      	mov	r3, r0
 800547c:	71fb      	strb	r3, [r7, #7]
 800547e:	460b      	mov	r3, r1
 8005480:	71bb      	strb	r3, [r7, #6]
 8005482:	4613      	mov	r3, r2
 8005484:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	for (i = 0; i < Length; i++)							
 8005486:	2300      	movs	r3, #0
 8005488:	73fb      	strb	r3, [r7, #15]
 800548a:	e023      	b.n	80054d4 <OLED_ShowNum+0x64>
	{
		OLED_ShowChar(Line, Column + i, Number / OLED_Pow(10, Length - i - 1) % 10 + '0');
 800548c:	79ba      	ldrb	r2, [r7, #6]
 800548e:	7bfb      	ldrb	r3, [r7, #15]
 8005490:	4413      	add	r3, r2
 8005492:	b2dc      	uxtb	r4, r3
 8005494:	797a      	ldrb	r2, [r7, #5]
 8005496:	7bfb      	ldrb	r3, [r7, #15]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	3b01      	subs	r3, #1
 800549c:	4619      	mov	r1, r3
 800549e:	200a      	movs	r0, #10
 80054a0:	f7ff ffcd 	bl	800543e <OLED_Pow>
 80054a4:	4602      	mov	r2, r0
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80054ac:	4b0e      	ldr	r3, [pc, #56]	@ (80054e8 <OLED_ShowNum+0x78>)
 80054ae:	fba3 2301 	umull	r2, r3, r3, r1
 80054b2:	08da      	lsrs	r2, r3, #3
 80054b4:	4613      	mov	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	005b      	lsls	r3, r3, #1
 80054bc:	1aca      	subs	r2, r1, r3
 80054be:	b2d3      	uxtb	r3, r2
 80054c0:	3330      	adds	r3, #48	@ 0x30
 80054c2:	b2da      	uxtb	r2, r3
 80054c4:	79fb      	ldrb	r3, [r7, #7]
 80054c6:	4621      	mov	r1, r4
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff ff3b 	bl	8005344 <OLED_ShowChar>
	for (i = 0; i < Length; i++)							
 80054ce:	7bfb      	ldrb	r3, [r7, #15]
 80054d0:	3301      	adds	r3, #1
 80054d2:	73fb      	strb	r3, [r7, #15]
 80054d4:	7bfa      	ldrb	r2, [r7, #15]
 80054d6:	797b      	ldrb	r3, [r7, #5]
 80054d8:	429a      	cmp	r2, r3
 80054da:	d3d7      	bcc.n	800548c <OLED_ShowNum+0x1c>
	}
}
 80054dc:	bf00      	nop
 80054de:	bf00      	nop
 80054e0:	3714      	adds	r7, #20
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd90      	pop	{r4, r7, pc}
 80054e6:	bf00      	nop
 80054e8:	cccccccd 	.word	0xcccccccd

080054ec <OLED_ShowSignedNum>:
  * @param  Number -2147483648~2147483647
  * @param  Length 1~10
  * @retval 
  */
void OLED_ShowSignedNum(uint8_t Line, uint8_t Column, int32_t Number, uint8_t Length)
{
 80054ec:	b590      	push	{r4, r7, lr}
 80054ee:	b085      	sub	sp, #20
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	603a      	str	r2, [r7, #0]
 80054f4:	461a      	mov	r2, r3
 80054f6:	4603      	mov	r3, r0
 80054f8:	71fb      	strb	r3, [r7, #7]
 80054fa:	460b      	mov	r3, r1
 80054fc:	71bb      	strb	r3, [r7, #6]
 80054fe:	4613      	mov	r3, r2
 8005500:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint32_t Number1;
	if (Number >= 0)
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	db08      	blt.n	800551a <OLED_ShowSignedNum+0x2e>
	{
		OLED_ShowChar(Line, Column, '+');
 8005508:	79b9      	ldrb	r1, [r7, #6]
 800550a:	79fb      	ldrb	r3, [r7, #7]
 800550c:	222b      	movs	r2, #43	@ 0x2b
 800550e:	4618      	mov	r0, r3
 8005510:	f7ff ff18 	bl	8005344 <OLED_ShowChar>
		Number1 = Number;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	60bb      	str	r3, [r7, #8]
 8005518:	e008      	b.n	800552c <OLED_ShowSignedNum+0x40>
	}
	else
	{
		OLED_ShowChar(Line, Column, '-');
 800551a:	79b9      	ldrb	r1, [r7, #6]
 800551c:	79fb      	ldrb	r3, [r7, #7]
 800551e:	222d      	movs	r2, #45	@ 0x2d
 8005520:	4618      	mov	r0, r3
 8005522:	f7ff ff0f 	bl	8005344 <OLED_ShowChar>
		Number1 = -Number;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	425b      	negs	r3, r3
 800552a:	60bb      	str	r3, [r7, #8]
	}
	for (i = 0; i < Length; i++)							
 800552c:	2300      	movs	r3, #0
 800552e:	73fb      	strb	r3, [r7, #15]
 8005530:	e025      	b.n	800557e <OLED_ShowSignedNum+0x92>
	{
		OLED_ShowChar(Line, Column + i + 1, Number1 / OLED_Pow(10, Length - i - 1) % 10 + '0');
 8005532:	79ba      	ldrb	r2, [r7, #6]
 8005534:	7bfb      	ldrb	r3, [r7, #15]
 8005536:	4413      	add	r3, r2
 8005538:	b2db      	uxtb	r3, r3
 800553a:	3301      	adds	r3, #1
 800553c:	b2dc      	uxtb	r4, r3
 800553e:	797a      	ldrb	r2, [r7, #5]
 8005540:	7bfb      	ldrb	r3, [r7, #15]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	3b01      	subs	r3, #1
 8005546:	4619      	mov	r1, r3
 8005548:	200a      	movs	r0, #10
 800554a:	f7ff ff78 	bl	800543e <OLED_Pow>
 800554e:	4602      	mov	r2, r0
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	fbb3 f1f2 	udiv	r1, r3, r2
 8005556:	4b0e      	ldr	r3, [pc, #56]	@ (8005590 <OLED_ShowSignedNum+0xa4>)
 8005558:	fba3 2301 	umull	r2, r3, r3, r1
 800555c:	08da      	lsrs	r2, r3, #3
 800555e:	4613      	mov	r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	4413      	add	r3, r2
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	1aca      	subs	r2, r1, r3
 8005568:	b2d3      	uxtb	r3, r2
 800556a:	3330      	adds	r3, #48	@ 0x30
 800556c:	b2da      	uxtb	r2, r3
 800556e:	79fb      	ldrb	r3, [r7, #7]
 8005570:	4621      	mov	r1, r4
 8005572:	4618      	mov	r0, r3
 8005574:	f7ff fee6 	bl	8005344 <OLED_ShowChar>
	for (i = 0; i < Length; i++)							
 8005578:	7bfb      	ldrb	r3, [r7, #15]
 800557a:	3301      	adds	r3, #1
 800557c:	73fb      	strb	r3, [r7, #15]
 800557e:	7bfa      	ldrb	r2, [r7, #15]
 8005580:	797b      	ldrb	r3, [r7, #5]
 8005582:	429a      	cmp	r2, r3
 8005584:	d3d5      	bcc.n	8005532 <OLED_ShowSignedNum+0x46>
	}
}
 8005586:	bf00      	nop
 8005588:	bf00      	nop
 800558a:	3714      	adds	r7, #20
 800558c:	46bd      	mov	sp, r7
 800558e:	bd90      	pop	{r4, r7, pc}
 8005590:	cccccccd 	.word	0xcccccccd

08005594 <OLED_Init>:
  * @brief  OLED
  * @param  
  * @retval 
  */
void OLED_Init(void)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
	uint32_t i, j;
	
	for (i = 0; i < 1000; i++)			//
 800559a:	2300      	movs	r3, #0
 800559c:	607b      	str	r3, [r7, #4]
 800559e:	e00c      	b.n	80055ba <OLED_Init+0x26>
	{
		for (j = 0; j < 1000; j++);
 80055a0:	2300      	movs	r3, #0
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	e002      	b.n	80055ac <OLED_Init+0x18>
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	3301      	adds	r3, #1
 80055aa:	603b      	str	r3, [r7, #0]
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055b2:	d3f8      	bcc.n	80055a6 <OLED_Init+0x12>
	for (i = 0; i < 1000; i++)			//
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	3301      	adds	r3, #1
 80055b8:	607b      	str	r3, [r7, #4]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055c0:	d3ee      	bcc.n	80055a0 <OLED_Init+0xc>
	}
	
	OLED_I2C_Init();			//
 80055c2:	f7ff fdc5 	bl	8005150 <OLED_I2C_Init>
	
	OLED_WriteCommand(0xAE);	//
 80055c6:	20ae      	movs	r0, #174	@ 0xae
 80055c8:	f7ff fe48 	bl	800525c <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD5);	///
 80055cc:	20d5      	movs	r0, #213	@ 0xd5
 80055ce:	f7ff fe45 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 80055d2:	2080      	movs	r0, #128	@ 0x80
 80055d4:	f7ff fe42 	bl	800525c <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA8);	//
 80055d8:	20a8      	movs	r0, #168	@ 0xa8
 80055da:	f7ff fe3f 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 80055de:	203f      	movs	r0, #63	@ 0x3f
 80055e0:	f7ff fe3c 	bl	800525c <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD3);	//
 80055e4:	20d3      	movs	r0, #211	@ 0xd3
 80055e6:	f7ff fe39 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 80055ea:	2000      	movs	r0, #0
 80055ec:	f7ff fe36 	bl	800525c <OLED_WriteCommand>
	
	OLED_WriteCommand(0x40);	//
 80055f0:	2040      	movs	r0, #64	@ 0x40
 80055f2:	f7ff fe33 	bl	800525c <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA0);	//0xA1 0xA0
 80055f6:	20a0      	movs	r0, #160	@ 0xa0
 80055f8:	f7ff fe30 	bl	800525c <OLED_WriteCommand>
	
	OLED_WriteCommand(0xC0);	//0xC8 0xC0
 80055fc:	20c0      	movs	r0, #192	@ 0xc0
 80055fe:	f7ff fe2d 	bl	800525c <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);	//COM
 8005602:	20da      	movs	r0, #218	@ 0xda
 8005604:	f7ff fe2a 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8005608:	2012      	movs	r0, #18
 800560a:	f7ff fe27 	bl	800525c <OLED_WriteCommand>
	
	OLED_WriteCommand(0x81);	//
 800560e:	2081      	movs	r0, #129	@ 0x81
 8005610:	f7ff fe24 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8005614:	20cf      	movs	r0, #207	@ 0xcf
 8005616:	f7ff fe21 	bl	800525c <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);	//
 800561a:	20d9      	movs	r0, #217	@ 0xd9
 800561c:	f7ff fe1e 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8005620:	20f1      	movs	r0, #241	@ 0xf1
 8005622:	f7ff fe1b 	bl	800525c <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);	//VCOMH
 8005626:	20db      	movs	r0, #219	@ 0xdb
 8005628:	f7ff fe18 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 800562c:	2030      	movs	r0, #48	@ 0x30
 800562e:	f7ff fe15 	bl	800525c <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);	///
 8005632:	20a4      	movs	r0, #164	@ 0xa4
 8005634:	f7ff fe12 	bl	800525c <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);	///
 8005638:	20a6      	movs	r0, #166	@ 0xa6
 800563a:	f7ff fe0f 	bl	800525c <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);	//
 800563e:	208d      	movs	r0, #141	@ 0x8d
 8005640:	f7ff fe0c 	bl	800525c <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8005644:	2014      	movs	r0, #20
 8005646:	f7ff fe09 	bl	800525c <OLED_WriteCommand>

	OLED_WriteCommand(0xAF);	//
 800564a:	20af      	movs	r0, #175	@ 0xaf
 800564c:	f7ff fe06 	bl	800525c <OLED_WriteCommand>
		
	OLED_Clear();				//OLED
 8005650:	f7ff fe55 	bl	80052fe <OLED_Clear>
}
 8005654:	bf00      	nop
 8005656:	3708      	adds	r7, #8
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <pidCompute>:
 extern uint8_t K230_data[3];
#include <math.h>


/******-----*/
 float pidCompute(PID_Controller *pid, float target, float current) {
 800565c:	b590      	push	{r4, r7, lr}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
     pid->error = target - current;
 8005668:	6879      	ldr	r1, [r7, #4]
 800566a:	68b8      	ldr	r0, [r7, #8]
 800566c:	f7fb f8e6 	bl	800083c <__aeabi_fsub>
 8005670:	4603      	mov	r3, r0
 8005672:	461a      	mov	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	60da      	str	r2, [r3, #12]
     // || < 20
     if (fabs(pid->error) < 400.0f) {
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005680:	4925      	ldr	r1, [pc, #148]	@ (8005718 <pidCompute+0xbc>)
 8005682:	4618      	mov	r0, r3
 8005684:	f7fb fb82 	bl	8000d8c <__aeabi_fcmplt>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00b      	beq.n	80056a6 <pidCompute+0x4a>
         pid->integral += pid->error;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	691a      	ldr	r2, [r3, #16]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	4619      	mov	r1, r3
 8005698:	4610      	mov	r0, r2
 800569a:	f7fb f8d1 	bl	8000840 <__addsf3>
 800569e:	4603      	mov	r3, r0
 80056a0:	461a      	mov	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	611a      	str	r2, [r3, #16]
//     // 
//     const float integral_max = 10000.0f; //    
//     pid->integral = (pid->integral >  integral_max) ?  integral_max :
//                     (pid->integral < -integral_max) ? -integral_max : pid->integral;

     float derivative = pid->error - pid->prev_error;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	4619      	mov	r1, r3
 80056b0:	4610      	mov	r0, r2
 80056b2:	f7fb f8c3 	bl	800083c <__aeabi_fsub>
 80056b6:	4603      	mov	r3, r0
 80056b8:	617b      	str	r3, [r7, #20]
     float output = pid->KP * pid->error +
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	4619      	mov	r1, r3
 80056c4:	4610      	mov	r0, r2
 80056c6:	f7fb f9c3 	bl	8000a50 <__aeabi_fmul>
 80056ca:	4603      	mov	r3, r0
 80056cc:	461c      	mov	r4, r3
                    pid->KI * pid->integral +
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	4619      	mov	r1, r3
 80056d8:	4610      	mov	r0, r2
 80056da:	f7fb f9b9 	bl	8000a50 <__aeabi_fmul>
 80056de:	4603      	mov	r3, r0
     float output = pid->KP * pid->error +
 80056e0:	4619      	mov	r1, r3
 80056e2:	4620      	mov	r0, r4
 80056e4:	f7fb f8ac 	bl	8000840 <__addsf3>
 80056e8:	4603      	mov	r3, r0
 80056ea:	461c      	mov	r4, r3
                    pid->KD * derivative;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	6979      	ldr	r1, [r7, #20]
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7fb f9ac 	bl	8000a50 <__aeabi_fmul>
 80056f8:	4603      	mov	r3, r0
     float output = pid->KP * pid->error +
 80056fa:	4619      	mov	r1, r3
 80056fc:	4620      	mov	r0, r4
 80056fe:	f7fb f89f 	bl	8000840 <__addsf3>
 8005702:	4603      	mov	r3, r0
 8005704:	613b      	str	r3, [r7, #16]
//      //270
//     const float output_max = 180.0f;
//     output = (output > output_max) ? output_max :
//              (output < -output_max) ? -output_max : output;

     pid->prev_error = pid->error;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	68da      	ldr	r2, [r3, #12]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	615a      	str	r2, [r3, #20]
     return output;
 800570e:	693b      	ldr	r3, [r7, #16]
 }
 8005710:	4618      	mov	r0, r3
 8005712:	371c      	adds	r7, #28
 8005714:	46bd      	mov	sp, r7
 8005716:	bd90      	pop	{r4, r7, pc}
 8005718:	43c80000 	.word	0x43c80000

0800571c <Servo_Init>:
 extern uint8_t K230_data[3];



void Servo_Init()
{
 800571c:	b580      	push	{r7, lr}
 800571e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8005720:	2108      	movs	r1, #8
 8005722:	4804      	ldr	r0, [pc, #16]	@ (8005734 <Servo_Init+0x18>)
 8005724:	f7fd fe5e 	bl	80033e4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8005728:	210c      	movs	r1, #12
 800572a:	4802      	ldr	r0, [pc, #8]	@ (8005734 <Servo_Init+0x18>)
 800572c:	f7fd fe5a 	bl	80033e4 <HAL_TIM_PWM_Start>

}
 8005730:	bf00      	nop
 8005732:	bd80      	pop	{r7, pc}
 8005734:	200000c4 	.word	0x200000c4

08005738 <setServoAngleY>:
     	CCR = (DUTY-2.5)*18;
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, CCR);
}
/******************************/
void setServoAngleY(float angle)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
    // -90~90
    angle = (angle < -90) ? -90 : (angle > 50) ? 50 : angle;
 8005740:	491f      	ldr	r1, [pc, #124]	@ (80057c0 <setServoAngleY+0x88>)
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7fb fb22 	bl	8000d8c <__aeabi_fcmplt>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d001      	beq.n	8005752 <setServoAngleY+0x1a>
 800574e:	4b1c      	ldr	r3, [pc, #112]	@ (80057c0 <setServoAngleY+0x88>)
 8005750:	e009      	b.n	8005766 <setServoAngleY+0x2e>
 8005752:	491c      	ldr	r1, [pc, #112]	@ (80057c4 <setServoAngleY+0x8c>)
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7fb fb37 	bl	8000dc8 <__aeabi_fcmpgt>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d001      	beq.n	8005764 <setServoAngleY+0x2c>
 8005760:	4b18      	ldr	r3, [pc, #96]	@ (80057c4 <setServoAngleY+0x8c>)
 8005762:	e000      	b.n	8005766 <setServoAngleY+0x2e>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	607b      	str	r3, [r7, #4]
    // 0.5ms=-90, 2.5ms=90
    uint16_t pulse = 500 + (angle + 90) * (2000 / 180.0); // 500~2500s
 8005768:	4917      	ldr	r1, [pc, #92]	@ (80057c8 <setServoAngleY+0x90>)
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7fb f868 	bl	8000840 <__addsf3>
 8005770:	4603      	mov	r3, r0
 8005772:	4618      	mov	r0, r3
 8005774:	f7fa ffe6 	bl	8000744 <__aeabi_f2d>
 8005778:	a30f      	add	r3, pc, #60	@ (adr r3, 80057b8 <setServoAngleY+0x80>)
 800577a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577e:	f7fa fd53 	bl	8000228 <__aeabi_dmul>
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	4610      	mov	r0, r2
 8005788:	4619      	mov	r1, r3
 800578a:	f04f 0200 	mov.w	r2, #0
 800578e:	4b0f      	ldr	r3, [pc, #60]	@ (80057cc <setServoAngleY+0x94>)
 8005790:	f7fa fe7a 	bl	8000488 <__adddf3>
 8005794:	4602      	mov	r2, r0
 8005796:	460b      	mov	r3, r1
 8005798:	4610      	mov	r0, r2
 800579a:	4619      	mov	r1, r3
 800579c:	f7fb f82a 	bl	80007f4 <__aeabi_d2uiz>
 80057a0:	4603      	mov	r3, r0
 80057a2:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, pulse);
 80057a4:	4b0a      	ldr	r3, [pc, #40]	@ (80057d0 <setServoAngleY+0x98>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	89fa      	ldrh	r2, [r7, #14]
 80057aa:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80057ac:	bf00      	nop
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	f3af 8000 	nop.w
 80057b8:	8e38e38e 	.word	0x8e38e38e
 80057bc:	402638e3 	.word	0x402638e3
 80057c0:	c2b40000 	.word	0xc2b40000
 80057c4:	42480000 	.word	0x42480000
 80057c8:	42b40000 	.word	0x42b40000
 80057cc:	407f4000 	.word	0x407f4000
 80057d0:	200000c4 	.word	0x200000c4
 80057d4:	00000000 	.word	0x00000000

080057d8 <setServoAngleX>:

void setServoAngleX(float angle)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
    angle = (angle <= -180) ? -180 : (angle >= 180) ? 180 : angle;
 80057e0:	491f      	ldr	r1, [pc, #124]	@ (8005860 <setServoAngleX+0x88>)
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f7fb fadc 	bl	8000da0 <__aeabi_fcmple>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d001      	beq.n	80057f2 <setServoAngleX+0x1a>
 80057ee:	4b1c      	ldr	r3, [pc, #112]	@ (8005860 <setServoAngleX+0x88>)
 80057f0:	e009      	b.n	8005806 <setServoAngleX+0x2e>
 80057f2:	491c      	ldr	r1, [pc, #112]	@ (8005864 <setServoAngleX+0x8c>)
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f7fb fadd 	bl	8000db4 <__aeabi_fcmpge>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d001      	beq.n	8005804 <setServoAngleX+0x2c>
 8005800:	4b18      	ldr	r3, [pc, #96]	@ (8005864 <setServoAngleX+0x8c>)
 8005802:	e000      	b.n	8005806 <setServoAngleX+0x2e>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	607b      	str	r3, [r7, #4]
    // 0.5ms=-90, 2.5ms=90
    uint16_t pulse = 500 + (angle + 180) * (2000 / 360.0); // 500~2500s
 8005808:	4916      	ldr	r1, [pc, #88]	@ (8005864 <setServoAngleX+0x8c>)
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7fb f818 	bl	8000840 <__addsf3>
 8005810:	4603      	mov	r3, r0
 8005812:	4618      	mov	r0, r3
 8005814:	f7fa ff96 	bl	8000744 <__aeabi_f2d>
 8005818:	a30f      	add	r3, pc, #60	@ (adr r3, 8005858 <setServoAngleX+0x80>)
 800581a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581e:	f7fa fd03 	bl	8000228 <__aeabi_dmul>
 8005822:	4602      	mov	r2, r0
 8005824:	460b      	mov	r3, r1
 8005826:	4610      	mov	r0, r2
 8005828:	4619      	mov	r1, r3
 800582a:	f04f 0200 	mov.w	r2, #0
 800582e:	4b0e      	ldr	r3, [pc, #56]	@ (8005868 <setServoAngleX+0x90>)
 8005830:	f7fa fe2a 	bl	8000488 <__adddf3>
 8005834:	4602      	mov	r2, r0
 8005836:	460b      	mov	r3, r1
 8005838:	4610      	mov	r0, r2
 800583a:	4619      	mov	r1, r3
 800583c:	f7fa ffda 	bl	80007f4 <__aeabi_d2uiz>
 8005840:	4603      	mov	r3, r0
 8005842:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pulse);
 8005844:	4b09      	ldr	r3, [pc, #36]	@ (800586c <setServoAngleX+0x94>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	89fa      	ldrh	r2, [r7, #14]
 800584a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800584c:	bf00      	nop
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	f3af 8000 	nop.w
 8005858:	8e38e38e 	.word	0x8e38e38e
 800585c:	401638e3 	.word	0x401638e3
 8005860:	c3340000 	.word	0xc3340000
 8005864:	43340000 	.word	0x43340000
 8005868:	407f4000 	.word	0x407f4000
 800586c:	200000c4 	.word	0x200000c4

08005870 <memset>:
 8005870:	4603      	mov	r3, r0
 8005872:	4402      	add	r2, r0
 8005874:	4293      	cmp	r3, r2
 8005876:	d100      	bne.n	800587a <memset+0xa>
 8005878:	4770      	bx	lr
 800587a:	f803 1b01 	strb.w	r1, [r3], #1
 800587e:	e7f9      	b.n	8005874 <memset+0x4>

08005880 <__libc_init_array>:
 8005880:	b570      	push	{r4, r5, r6, lr}
 8005882:	2600      	movs	r6, #0
 8005884:	4d0c      	ldr	r5, [pc, #48]	@ (80058b8 <__libc_init_array+0x38>)
 8005886:	4c0d      	ldr	r4, [pc, #52]	@ (80058bc <__libc_init_array+0x3c>)
 8005888:	1b64      	subs	r4, r4, r5
 800588a:	10a4      	asrs	r4, r4, #2
 800588c:	42a6      	cmp	r6, r4
 800588e:	d109      	bne.n	80058a4 <__libc_init_array+0x24>
 8005890:	f000 f81a 	bl	80058c8 <_init>
 8005894:	2600      	movs	r6, #0
 8005896:	4d0a      	ldr	r5, [pc, #40]	@ (80058c0 <__libc_init_array+0x40>)
 8005898:	4c0a      	ldr	r4, [pc, #40]	@ (80058c4 <__libc_init_array+0x44>)
 800589a:	1b64      	subs	r4, r4, r5
 800589c:	10a4      	asrs	r4, r4, #2
 800589e:	42a6      	cmp	r6, r4
 80058a0:	d105      	bne.n	80058ae <__libc_init_array+0x2e>
 80058a2:	bd70      	pop	{r4, r5, r6, pc}
 80058a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80058a8:	4798      	blx	r3
 80058aa:	3601      	adds	r6, #1
 80058ac:	e7ee      	b.n	800588c <__libc_init_array+0xc>
 80058ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80058b2:	4798      	blx	r3
 80058b4:	3601      	adds	r6, #1
 80058b6:	e7f2      	b.n	800589e <__libc_init_array+0x1e>
 80058b8:	08005f18 	.word	0x08005f18
 80058bc:	08005f18 	.word	0x08005f18
 80058c0:	08005f18 	.word	0x08005f18
 80058c4:	08005f1c 	.word	0x08005f1c

080058c8 <_init>:
 80058c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ca:	bf00      	nop
 80058cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ce:	bc08      	pop	{r3}
 80058d0:	469e      	mov	lr, r3
 80058d2:	4770      	bx	lr

080058d4 <_fini>:
 80058d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058d6:	bf00      	nop
 80058d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058da:	bc08      	pop	{r3}
 80058dc:	469e      	mov	lr, r3
 80058de:	4770      	bx	lr
