Running: F:\Xilink\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/Lessons/Term 3/LC/Lab/8/session8/session8/tb_alu_isim_beh.exe -prj F:/Lessons/Term 3/LC/Lab/8/session8/session8/tb_alu_beh.prj work.tb_alu work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Lessons/Term 3/LC/Lab/8/session8/session8/multiplexer4x4.v" into library work
Analyzing Verilog file "F:/Lessons/Term 3/LC/Lab/8/session8/session8/alu.v" into library work
WARNING:HDLCompiler:327 - "F:/Lessons/Term 3/LC/Lab/8/session8/session8/alu.v" Line 36: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "F:/Lessons/Term 3/LC/Lab/8/session8/session8/alu.v" Line 37: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "F:/Lessons/Term 3/LC/Lab/8/session8/session8/tb_alu.v" into library work
Analyzing Verilog file "F:/Xilink/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "F:/Lessons/Term 3/LC/Lab/8/session8/session8/alu.v" Line 36: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "F:/Lessons/Term 3/LC/Lab/8/session8/session8/alu.v" Line 37: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module multiplexer4x4
Compiling module alu
Compiling module tb_alu
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable F:/Lessons/Term 3/LC/Lab/8/session8/session8/tb_alu_isim_beh.exe
Fuse Memory Usage: 29148 KB
Fuse CPU Usage: 530 ms
