INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.sim/sim_1/synth/func/xsim/topTB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemController
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module VGADriver
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_0_mig
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_arb_mux
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_arb_row_col
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_arb_select
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_common
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_mach
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_col_mach
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_7
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_6
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_9
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_infrastructure
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_mc
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_rank_common
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_rank_mach
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_3
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_4
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_5
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_tempmon
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_extdepth_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_extdepth_v6_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_top_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5_builtin
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_builtin
INFO: [VRFC 10-311] analyzing module fifo_generator_1_builtin_extdepth_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_1_builtin_prim_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_1_builtin_top_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_v13_2_5_builtin
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_1_reset_builtin
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/topTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/VGA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_TB
