
---------- Begin Simulation Statistics ----------
final_tick                                84671258500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684988                       # Number of bytes of host memory used
host_op_rate                                   135897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   737.30                       # Real time elapsed on the host
host_tick_rate                              114840280                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084671                       # Number of seconds simulated
sim_ticks                                 84671258500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693354                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095328                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101773                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727425                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477496                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.693425                       # CPI: cycles per instruction
system.cpu.discardedOps                        189863                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42608422                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401606                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11000893                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37011555                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590519                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169342517                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132330962                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       263607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        536165                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       361262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       112391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       727292                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         112407                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             106535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185104                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78485                       # Transaction distribution
system.membus.trans_dist::ReadExReq            166041                       # Transaction distribution
system.membus.trans_dist::ReadExResp           166040                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        106535                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       808740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 808740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29291456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29291456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            272576                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  272576    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              272576                       # Request fanout histogram
system.membus.respLayer1.occupancy         1479889500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1324790500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            165859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       463176                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          252494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200172                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       165184                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1091973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1093323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41179392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41222592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          354410                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11846656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           720442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.156137                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.363047                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 607970     84.39%     84.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 112456     15.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             720442                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          641718000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         548035497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1012500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                93437                       # number of demand (read+write) hits
system.l2.demand_hits::total                    93453                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data               93437                       # number of overall hits
system.l2.overall_hits::total                   93453                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             271920                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272579                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            271920                       # number of overall misses
system.l2.overall_misses::total                272579                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23761186500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23812704500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51518000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23761186500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23812704500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           365357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               366032                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          365357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              366032                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.744258                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.744686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.744258                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.744686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78176.024279                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87383.004192                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87360.744958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78176.024279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87383.004192                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87360.744958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              185104                       # number of writebacks
system.l2.writebacks::total                    185104                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        271917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            272576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       271917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           272576                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44928000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21041828500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21086756500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44928000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21041828500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21086756500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.744250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.744678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.744250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.744678                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68176.024279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77383.276882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77361.016744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68176.024279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77383.276882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77361.016744                       # average overall mshr miss latency
system.l2.replacements                         354410                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       278072                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           278072                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       278072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       278072                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        21586                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         21586                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             34132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34132                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          166041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              166041                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14909318000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14909318000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        200173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.829487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.829487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89792.990888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89792.990888                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       166041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         166041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13248918000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13248918000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.829487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.829487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79793.051114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79793.051114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51518000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51518000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78176.024279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78176.024279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44928000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44928000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68176.024279                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68176.024279                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         59305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             59305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       105879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          105879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8851868500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8851868500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       165184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        165184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.640976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.640976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83603.627726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83603.627726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       105876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       105876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7792910500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7792910500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.640958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.640958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73604.126525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73604.126525                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8036.203717                       # Cycle average of tags in use
system.l2.tags.total_refs                      705639                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    362602                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.946043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1055.053309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.693115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6958.457293                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.128791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.849421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4539                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3020                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6180434                       # Number of tag accesses
system.l2.tags.data_accesses                  6180434                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17402688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17444864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11846656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11846656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          271917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              272576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       185104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             185104                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            498115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         205532412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             206030527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       498115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           498115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139913546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139913546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139913546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           498115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        205532412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            345944073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    185104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    271279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010621373750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11003                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11003                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              733419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             174334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      272576                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185104                       # Number of write requests accepted
system.mem_ctrls.readBursts                    272576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    638                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11614                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4681427500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1359690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9780265000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17215.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35965.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153699                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   95296                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                272576                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               185104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  205381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       208010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.609855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.537824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.074975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       153400     73.75%     73.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29607     14.23%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4402      2.12%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2291      1.10%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9786      4.70%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1238      0.60%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          674      0.32%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          787      0.38%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5825      2.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       208010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.713987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.859788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.639420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          10831     98.44%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          107      0.97%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           23      0.21%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           22      0.20%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11003                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.820685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.785631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.104074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6870     62.44%     62.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      0.95%     63.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3276     29.77%     93.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              647      5.88%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               94      0.85%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11003                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17404032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11844992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17444864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11846656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       205.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       139.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    206.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84671238000                       # Total gap between requests
system.mem_ctrls.avgGap                     185000.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17361856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11844992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 498114.717404371651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 205050170.595964401960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 139893893.274303942919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       271917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       185104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17937000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9762328000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1985612512250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27218.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35901.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10727010.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            741324780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            394004490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           967027320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          480970800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6683595360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24822175320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11610878880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45699976950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.734235                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29939586000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2827240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51904432500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            743945160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            395393460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           974610000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          485136360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6683595360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25271101050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11232836160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45786617550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.757494                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28958520750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2827240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  52885497750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84671258500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662202                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662202                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662202                       # number of overall hits
system.cpu.icache.overall_hits::total         9662202                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53390000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53390000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53390000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53390000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9662877                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9662877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9662877                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9662877                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79096.296296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79096.296296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79096.296296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79096.296296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52715000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52715000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78096.296296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78096.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78096.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78096.296296                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662202                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662202                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9662877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9662877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79096.296296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79096.296296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52715000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52715000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78096.296296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78096.296296                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           547.599458                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9662877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14315.373333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   547.599458                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.267383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.267383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          569                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.329590                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38652183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38652183                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51671287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51671287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51671794                       # number of overall hits
system.cpu.dcache.overall_hits::total        51671794                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       415978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         415978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       423890                       # number of overall misses
system.cpu.dcache.overall_misses::total        423890                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26616162500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26616162500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26616162500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26616162500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52087265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52087265                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52095684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52095684                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007986                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008137                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63984.543654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63984.543654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62790.258086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62790.258086                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       224557                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.771194                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       278072                       # number of writebacks
system.cpu.dcache.writebacks::total            278072                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58527                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58527                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       357451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       357451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       365357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       365357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24631956500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24631956500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25291334999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25291334999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007013                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68910.022632                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68910.022632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69223.622372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69223.622372                       # average overall mshr miss latency
system.cpu.dcache.replacements                 361260                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40979869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40979869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       157295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        157295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9221452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9221452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41137164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41137164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58625.207413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58625.207413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       157278                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       157278                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9063211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9063211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003823                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003823                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57625.424408                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57625.424408                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10691418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10691418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       258683                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       258683                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17394710500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17394710500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67243.346103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67243.346103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       200173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       200173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15568745000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15568745000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77776.448372                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77776.448372                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    659378499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    659378499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83402.289274                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83402.289274                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4020.408500                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52037226                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365356                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.428826                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4020.408500                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          562                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2942                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208748396                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208748396                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84671258500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
