Library {
  Name			  "xbsReplacements_r2"
  Version		  5.0
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  off
  StatusBar		  off
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  off
  Created		  "Wed Apr 17 11:35:21 2002"
  Creator		  "jballagh"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "singhj"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Feb 14 13:46:09 2003"
  ModelVersionFormat	  "1.%<AutoIncrement:88>"
  ConfigurationManager	  "none"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  SimulationMode	  "normal"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      CombinatorialLogic
      TruthTable	      "[0 0;0 1;0 1;1 0;0 1;1 0;1 0;1 1]"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      SampleTime	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      ShowAdditionalParam     off
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Courier New"
    FontSize		    12
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsReplacements_r2"
    Location		    [65, 101, 944, 676]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "CIC v2.1"
      Ports		      [1, 1]
      Position		      [110, 153, 180, 177]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('CIC v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"CIC v2.1"
	Location		[284, 117, 776, 643]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [55, 73, 85, 87]
	}
	Block {
	  BlockType		  Reference
	  Name			  "CIC"
	  Ports			  [2, 2]
	  Position		  [200, 59, 280, 146]
	  SourceBlock		  "xbsDSP_r2/CIC"
	  SourceType		  "Xilinx Cascaded Integrator-Comb Filter"
	  filter_type		  "Decimator"
	  samp_rate_change	  "8"
	  stages		  "2"
	  differential_delay	  "1"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit"
	  Ports			  [1, 1]
	  Position		  [135, 105, 175, 145]
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit"
	  Ports			  [2, 1]
	  Position		  [305, 56, 355, 149]
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [380, 98, 410, 112]
	}
	Line {
	  SrcBlock		  "Get Valid Bit"
	  SrcPort		  1
	  DstBlock		  "CIC"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "CIC"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Get Valid Bit"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "CIC"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CIC"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Convolutional Encoder v2.1"
      Ports		      [2, 1]
      Position		      [310, 413, 395, 442]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('Convolutional Encoder v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Convolutional Encoder v2.1"
	Location		[508, 406, 886, 635]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [20, 38, 50, 52]
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 103, 50, 117]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional Encoder"
	  Ports			  [3, 2]
	  Position		  [155, 28, 230, 132]
	  SourceBlock		  "xbsComm_r2/Convolutional Encoder"
	  SourceType		  "Xilinx Convolutional Encoder"
	  input_rate		  "2"
	  output_rate		  "3"
	  code1_char		  "[1 1 1]"
	  code2_char		  "[1 0 1]"
	  code3_char		  "[1 1 0]"
	  output_type		  "Single-Channel Output"
	  punctured_code_1	  "'101'"
	  punctured_code_2	  "'101'"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [85, 62, 120, 88]
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit"
	  Ports			  [2, 1]
	  Position		  [260, 45, 300, 85]
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [330, 58, 360, 72]
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Set Valid Bit"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional Encoder"
	  SrcPort		  2
	  Points		  [0, -30]
	  DstBlock		  "Set Valid Bit"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Convolutional Encoder"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [85, 0]
	  DstBlock		  "Convolutional Encoder"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DPRAM v2.1"
      Ports		      [6, 2]
      Position		      [110, 306, 180, 399]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('DPRAM v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"DPRAM v2.1"
	Location		[196, 181, 599, 442]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "addr_A"
	  Position		  [15, 28, 45, 42]
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_A"
	  Position		  [15, 58, 45, 72]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we_A"
	  Position		  [15, 88, 45, 102]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "addr_B"
	  Position		  [15, 118, 45, 132]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_B"
	  Position		  [15, 148, 45, 162]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we_B"
	  Position		  [15, 178, 45, 192]
	  Port			  "6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Dual Port RAM"
	  Ports			  [6, 4]
	  Position		  [100, 16, 190, 204]
	  SourceBlock		  "xbsMemory_r2/Dual Port RAM"
	  SourceType		  "Xilinx Dual Port Random Access Memory"
	  depth			  "16"
	  initVector		  "sin(pi*(0:15)/16)"
	  write_mode_A		  "Read After Write"
	  write_mode_B		  "Read After Write"
	  latency		  "1"
	  mem_collision		  "on"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  trim_vbits		  "off"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [260, 124, 300, 166]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [260, 34, 300, 76]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "A"
	  Position		  [340, 48, 370, 62]
	}
	Block {
	  BlockType		  Outport
	  Name			  "B"
	  Position		  [335, 138, 365, 152]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "A"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "B"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr_A"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_A"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "we_A"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "addr_B"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "data_B"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "we_B"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Dual Port RAM"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Dual Port RAM"
	  SrcPort		  2
	  Points		  [50, 0]
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Dual Port RAM"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Dual Port RAM"
	  SrcPort		  4
	  Points		  [45, 0; 0, -25]
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FFT v2.1"
      Ports		      [4, 4]
      Position		      [110, 209, 180, 276]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('FFT v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FFT v2.1"
	Location		[188, 173, 732, 434]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "xn_r"
	  Position		  [45, 28, 75, 42]
	}
	Block {
	  BlockType		  Inport
	  Name			  "xn_i"
	  Position		  [45, 68, 75, 82]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [55, 188, 85, 202]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "inv"
	  Position		  [50, 148, 80, 162]
	  Port			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FFT"
	  Ports			  [5, 5]
	  Position		  [265, 19, 360, 211]
	  SourceBlock		  "xbsDSP_r2/FFT"
	  SourceType		  "Xilinx Fast Fourier Transform"
	  n			  "64"
	  mem			  "Triple"
	  scale_mode		  "1/N"
	  oflw_inv		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [140, 91, 170, 109]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit2"
	  Ports			  [1, 1]
	  Position		  [140, 116, 170, 134]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [205, 86, 235, 139]
	  SourceBlock		  "xbsMath_r2/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  trim_vbits		  "on"
	  dbl_ovrd		  "off"
	  use_core		  "on"
	  gen_core		  "on"
	  use_rpm		  "off"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [415, 68, 455, 97]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [415, 28, 455, 57]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Xk_r"
	  Position		  [490, 38, 520, 52]
	}
	Block {
	  BlockType		  Outport
	  Name			  "Xk_i"
	  Position		  [490, 78, 520, 92]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "done"
	  Position		  [490, 148, 520, 162]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rfd"
	  Position		  [495, 188, 525, 202]
	  Port			  "4"
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "FFT"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "inv"
	  SrcPort		  1
	  DstBlock		  "FFT"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "xn_i"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "FFT"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Get Valid Bit2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "xn_r"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    DstBlock		    "FFT"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "FFT"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FFT"
	  SrcPort		  3
	  Points		  [30, 0; 0, -25]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Set Valid Bit3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Set Valid Bit1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "FFT"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FFT"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "Xk_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "Xk_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FFT"
	  SrcPort		  4
	  DstBlock		  "done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FFT"
	  SrcPort		  5
	  DstBlock		  "rfd"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FIR_1ch v2.1"
      Ports		      [1, 1]
      Position		      [220, 154, 295, 176]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('FIR_1ch v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FIR_1ch v2.1"
	Location		[103, 429, 611, 661]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [55, 78, 85, 92]
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  Ports			  [2, 2]
	  Position		  [200, 63, 280, 147]
	  SourceBlock		  "xbsDSP_r2/FIR"
	  SourceType		  "Xilinx Finite Impulse Response Filter"
	  coef			  "[1 -1]"
	  structure		  "Inferred from Coefficients"
	  coef_n_bits		  "8"
	  coef_bin_pt		  "6"
	  coef_arith_type	  "Signed  (2's complement)"
	  num_channels		  "1"
	  polyphase_behavior	  "Single Rate:  sample in - sample out"
	  latency		  "1"
	  over_sample		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit"
	  Ports			  [1, 1]
	  Position		  [130, 105, 170, 145]
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit"
	  Ports			  [2, 1]
	  Position		  [305, 64, 350, 146]
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [370, 98, 400, 112]
	}
	Line {
	  SrcBlock		  "Set Valid Bit"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Get Valid Bit"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit"
	  SrcPort		  1
	  DstBlock		  "FIR"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FIR_2ch v2.1"
      Ports		      [2, 2]
      Position		      [320, 154, 395, 196]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('FIR_2ch v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FIR_2ch v2.1"
	Location		[285, 369, 764, 612]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [40, 28, 70, 42]
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [40, 58, 70, 72]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  Ports			  [3, 3]
	  Position		  [205, 23, 285, 107]
	  SourceBlock		  "xbsDSP_r2/FIR"
	  SourceType		  "Xilinx Finite Impulse Response Filter"
	  coef			  "[1 -1]"
	  structure		  "Inferred from Coefficients"
	  coef_n_bits		  "8"
	  coef_bin_pt		  "6"
	  coef_arith_type	  "Signed  (2's complement)"
	  num_channels		  "2"
	  polyphase_behavior	  "Single Rate:  sample in - sample out"
	  latency		  "1"
	  over_sample		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "FIR Error Catch"
	  Ports			  [1]
	  Position		  [330, 165, 390, 195]
	  FunctionName		  "xlfirerrcatch"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [210, 183, 240, 197]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [210, 158, 240, 172]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit"
	  Ports			  [1, 1]
	  Position		  [135, 83, 170, 107]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [135, 178, 170, 202]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  Position		  [265, 152, 300, 203]
	  ShowName		  off
	  Operator		  "~="
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit"
	  Ports			  [2, 1]
	  Position		  [330, 29, 375, 56]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [330, 59, 375, 86]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [410, 38, 440, 52]
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  Position		  [410, 68, 440, 82]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Get Valid Bit"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  3
	  Points		  [10, 0; 0, -15]
	  Branch {
	    DstBlock		    "Set Valid Bit1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Set Valid Bit"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 155]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Get Valid Bit"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "FIR Error Catch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "Gateway Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FIR_3ch v2.1"
      Ports		      [3, 3]
      Position		      [425, 149, 500, 211]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('FIR_3ch v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FIR_3ch v2.1"
	Location		[327, 395, 847, 800]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [40, 98, 70, 112]
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [40, 128, 70, 142]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  Position		  [40, 158, 70, 172]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  Ports			  [4, 4]
	  Position		  [225, 92, 310, 208]
	  SourceBlock		  "xbsDSP_r2/FIR"
	  SourceType		  "Xilinx Finite Impulse Response Filter"
	  coef			  "[1 -1]"
	  structure		  "Inferred from Coefficients"
	  coef_n_bits		  "8"
	  coef_bin_pt		  "6"
	  coef_arith_type	  "Signed  (2's complement)"
	  num_channels		  "3"
	  polyphase_behavior	  "Single Rate:  sample in - sample out"
	  latency		  "1"
	  over_sample		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "FIR Error Catch"
	  Ports			  [1]
	  Position		  [380, 280, 440, 310]
	  FunctionName		  "xlfirerrcatch"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [225, 258, 255, 272]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [225, 288, 255, 302]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [225, 318, 255, 332]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit"
	  Ports			  [1, 1]
	  Position		  [150, 181, 190, 209]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [150, 281, 190, 309]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit2"
	  Ports			  [1, 1]
	  Position		  [150, 311, 190, 339]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [280, 253, 290, 337]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [345, 128, 385, 157]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [345, 158, 385, 187]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [345, 98, 385, 127]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  CombinatorialLogic
	  Name			  "Valid Bits"
	  Position		  [320, 276, 350, 314]
	  TruthTable		  "[0; ones(6,1) ; 0]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [430, 108, 460, 122]
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  Position		  [430, 138, 460, 152]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout3"
	  Position		  [430, 168, 460, 182]
	  Port			  "3"
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Get Valid Bit2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Get Valid Bit"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "dout3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  4
	  Points		  [10, 0; 0, -15]
	  Branch {
	    DstBlock		    "Set Valid Bit2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      DstBlock		      "Set Valid Bit1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Set Valid Bit3"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Valid Bits"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Valid Bits"
	  SrcPort		  1
	  DstBlock		  "FIR Error Catch"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FIR_4ch v2.1"
      Ports		      [4, 4]
      Position		      [540, 149, 615, 231]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('FIR_4ch v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FIR_4ch v2.1"
	Location		[258, 238, 784, 698]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [65, 98, 95, 112]
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [65, 128, 95, 142]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  Position		  [65, 158, 95, 172]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  Position		  [65, 188, 95, 202]
	  Port			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  Ports			  [5, 5]
	  Position		  [225, 93, 310, 237]
	  SourceBlock		  "xbsDSP_r2/FIR"
	  SourceType		  "Xilinx Finite Impulse Response Filter"
	  coef			  "[1 -1]"
	  structure		  "Inferred from Coefficients"
	  coef_n_bits		  "8"
	  coef_bin_pt		  "6"
	  coef_arith_type	  "Signed  (2's complement)"
	  num_channels		  "4"
	  polyphase_behavior	  "Single Rate:  sample in - sample out"
	  latency		  "1"
	  over_sample		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "FIR Error Catch"
	  Ports			  [1]
	  Position		  [375, 310, 435, 340]
	  FunctionName		  "xlfirerrcatch"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [225, 273, 255, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [225, 333, 255, 347]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [225, 363, 255, 377]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [225, 303, 255, 317]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit"
	  Ports			  [1, 1]
	  Position		  [155, 211, 195, 239]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [155, 296, 195, 324]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit2"
	  Ports			  [1, 1]
	  Position		  [155, 356, 195, 384]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit3"
	  Ports			  [1, 1]
	  Position		  [155, 326, 195, 354]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [4, 1]
	  Position		  [275, 268, 285, 382]
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [345, 128, 385, 157]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [345, 158, 385, 187]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [345, 98, 385, 127]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit4"
	  Ports			  [2, 1]
	  Position		  [345, 188, 385, 217]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  CombinatorialLogic
	  Name			  "Valid Bits"
	  Position		  [315, 306, 345, 344]
	  TruthTable		  "[0; ones(14,1) ;0]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [410, 108, 440, 122]
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  Position		  [410, 138, 440, 152]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout3"
	  Position		  [410, 168, 440, 182]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout4"
	  Position		  [410, 198, 440, 212]
	  Port			  "4"
	}
	Line {
	  SrcBlock		  "Valid Bits"
	  SrcPort		  1
	  DstBlock		  "FIR Error Catch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Valid Bits"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "dout3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 265]
	    DstBlock		    "Get Valid Bit2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "Get Valid Bit3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "dout4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  4
	  DstBlock		  "Set Valid Bit4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  5
	  Points		  [10, 0; 0, -15]
	  Branch {
	    DstBlock		    "Set Valid Bit4"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      DstBlock		      "Set Valid Bit2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -30]
	      Branch {
		DstBlock		"Set Valid Bit1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Set Valid Bit3"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "Get Valid Bit"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Get Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FIR_5ch v2.1"
      Ports		      [5, 5]
      Position		      [540, 254, 615, 356]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('FIR_5ch v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FIR_5ch v2.1"
	Location		[268, 176, 818, 666]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [50, 98, 80, 112]
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [50, 128, 80, 142]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  Position		  [50, 158, 80, 172]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  Position		  [50, 188, 80, 202]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din5"
	  Position		  [50, 218, 80, 232]
	  Port			  "5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  Ports			  [6, 6]
	  Position		  [225, 93, 315, 267]
	  SourceBlock		  "xbsDSP_r2/FIR"
	  SourceType		  "Xilinx Finite Impulse Response Filter"
	  coef			  "[1 -1]"
	  structure		  "Inferred from Coefficients"
	  coef_n_bits		  "8"
	  coef_bin_pt		  "6"
	  coef_arith_type	  "Signed  (2's complement)"
	  num_channels		  "5"
	  polyphase_behavior	  "Single Rate:  sample in - sample out"
	  latency		  "1"
	  over_sample		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "FIR Error Catch"
	  Ports			  [1]
	  Position		  [385, 345, 445, 375]
	  FunctionName		  "xlfirerrcatch"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [235, 353, 265, 367]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [235, 378, 265, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [235, 403, 265, 417]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [235, 303, 265, 317]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [235, 328, 265, 342]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit"
	  Ports			  [1, 1]
	  Position		  [150, 324, 190, 346]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [150, 244, 190, 266]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit2"
	  Ports			  [1, 1]
	  Position		  [150, 349, 190, 371]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit3"
	  Ports			  [1, 1]
	  Position		  [150, 374, 190, 396]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit4"
	  Ports			  [1, 1]
	  Position		  [150, 399, 190, 421]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [295, 300, 305, 420]
	  ShowName		  off
	  Inputs		  "5"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [350, 128, 390, 157]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [350, 158, 390, 187]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [350, 98, 390, 127]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit4"
	  Ports			  [2, 1]
	  Position		  [350, 188, 390, 217]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit5"
	  Ports			  [2, 1]
	  Position		  [350, 218, 390, 247]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  CombinatorialLogic
	  Name			  "Valid Bits"
	  Position		  [330, 341, 360, 379]
	  TruthTable		  "[0; ones(30,1) ; 0]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [420, 108, 450, 122]
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  Position		  [420, 138, 450, 152]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout3"
	  Position		  [420, 168, 450, 182]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout4"
	  Position		  [420, 198, 450, 212]
	  Port			  "4"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout5"
	  Position		  [420, 228, 450, 242]
	  Port			  "5"
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 250]
	    DstBlock		    "Get Valid Bit3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 305]
	    DstBlock		    "Get Valid Bit4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 195]
	    DstBlock		    "Get Valid Bit2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "dout3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Valid Bits"
	  SrcPort		  1
	  DstBlock		  "FIR Error Catch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit5"
	  SrcPort		  1
	  DstBlock		  "dout5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "dout4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  5
	  DstBlock		  "Set Valid Bit5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  4
	  DstBlock		  "Set Valid Bit4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  6
	  Points		  [10, 0; 0, -15]
	  Branch {
	    DstBlock		    "Set Valid Bit5"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      DstBlock		      "Set Valid Bit4"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -30]
	      Branch {
		DstBlock		"Set Valid Bit2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Set Valid Bit1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -30]
		  DstBlock		  "Set Valid Bit3"
		  DstPort		  2
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "Get Valid Bit"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din5"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Valid Bits"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FIR_6ch v2.1"
      Ports		      [6, 6]
      Position		      [425, 239, 505, 361]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('FIR_6ch v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FIR_6ch v2.1"
	Location		[254, 324, 827, 860]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [30, 98, 60, 112]
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [30, 128, 60, 142]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  Position		  [30, 158, 60, 172]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  Position		  [30, 188, 60, 202]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din5"
	  Position		  [30, 218, 60, 232]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din6"
	  Position		  [30, 248, 60, 262]
	  Port			  "6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  Ports			  [7, 7]
	  Position		  [225, 96, 325, 294]
	  SourceBlock		  "xbsDSP_r2/FIR"
	  SourceType		  "Xilinx Finite Impulse Response Filter"
	  coef			  "[1 -1]"
	  structure		  "Inferred from Coefficients"
	  coef_n_bits		  "8"
	  coef_bin_pt		  "6"
	  coef_arith_type	  "Signed  (2's complement)"
	  num_channels		  "6"
	  polyphase_behavior	  "Single Rate:  sample in - sample out"
	  latency		  "1"
	  over_sample		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "FIR Error Catch"
	  Ports			  [1]
	  Position		  [390, 380, 450, 410]
	  FunctionName		  "xlfirerrcatch"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [225, 323, 255, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [225, 348, 255, 362]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [225, 373, 255, 387]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [225, 398, 255, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [225, 423, 255, 437]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out9"
	  Ports			  [1, 1]
	  Position		  [225, 448, 255, 462]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit"
	  Ports			  [1, 1]
	  Position		  [150, 444, 190, 466]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [150, 419, 190, 441]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit2"
	  Ports			  [1, 1]
	  Position		  [150, 394, 190, 416]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit3"
	  Ports			  [1, 1]
	  Position		  [150, 369, 190, 391]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit4"
	  Ports			  [1, 1]
	  Position		  [150, 344, 190, 366]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit5"
	  Ports			  [1, 1]
	  Position		  [150, 274, 190, 296]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [6, 1]
	  Position		  [285, 321, 295, 464]
	  ShowName		  off
	  Inputs		  "6"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [365, 218, 405, 247]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [365, 188, 405, 217]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [365, 158, 405, 187]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit4"
	  Ports			  [2, 1]
	  Position		  [365, 128, 405, 157]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit5"
	  Ports			  [2, 1]
	  Position		  [365, 248, 405, 277]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit6"
	  Ports			  [2, 1]
	  Position		  [365, 98, 405, 127]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  CombinatorialLogic
	  Name			  "Valid Bits"
	  Position		  [330, 376, 360, 414]
	  TruthTable		  "[0; ones(62,1) ; 0]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [450, 108, 480, 122]
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  Position		  [450, 138, 480, 152]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout3"
	  Position		  [450, 168, 480, 182]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout4"
	  Position		  [450, 198, 480, 212]
	  Port			  "4"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout5"
	  Position		  [450, 228, 480, 242]
	  Port			  "5"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout6"
	  Position		  [450, 258, 480, 272]
	  Port			  "6"
	}
	Line {
	  SrcBlock		  "Valid Bits"
	  SrcPort		  1
	  DstBlock		  "FIR Error Catch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Valid Bits"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "dout3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 240]
	    DstBlock		    "Get Valid Bit2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit6"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 350]
	    DstBlock		    "Get Valid Bit"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 295]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  6
	  DstBlock		  "Set Valid Bit5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  5
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  4
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "dout4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit5"
	  SrcPort		  1
	  DstBlock		  "dout6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 185]
	    DstBlock		    "Get Valid Bit3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Get Valid Bit4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din6"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Get Valid Bit5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    7
	  }
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit"
	  SrcPort		  1
	  DstBlock		  "Gateway Out9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "Gateway Out8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "Gateway Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out9"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  7
	  Points		  [10, 0; 0, -15]
	  Branch {
	    DstBlock		    "Set Valid Bit5"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      DstBlock		      "Set Valid Bit1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -30]
	      Branch {
		DstBlock		"Set Valid Bit2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Set Valid Bit3"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -30]
		  Branch {
		    DstBlock		    "Set Valid Bit4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Set Valid Bit6"
		    DstPort		    2
		  }
		}
	      }
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FIR_7ch v2.1"
      Ports		      [7, 7]
      Position		      [320, 226, 395, 364]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('FIR_7ch v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FIR_7ch v2.1"
	Location		[158, 148, 699, 642]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [15, 33, 45, 47]
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [15, 63, 45, 77]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  Position		  [15, 93, 45, 107]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  Position		  [15, 123, 45, 137]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din5"
	  Position		  [15, 153, 45, 167]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din6"
	  Position		  [15, 183, 45, 197]
	  Port			  "6"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din7"
	  Position		  [15, 213, 45, 227]
	  Port			  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  Ports			  [8, 8]
	  Position		  [245, 33, 350, 257]
	  SourceBlock		  "xbsDSP_r2/FIR"
	  SourceType		  "Xilinx Finite Impulse Response Filter"
	  coef			  "[1 -1]"
	  structure		  "Inferred from Coefficients"
	  coef_n_bits		  "8"
	  coef_bin_pt		  "6"
	  coef_arith_type	  "Signed  (2's complement)"
	  num_channels		  "7"
	  polyphase_behavior	  "Single Rate:  sample in - sample out"
	  latency		  "1"
	  over_sample		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "FIR Error Catch"
	  Ports			  [1]
	  Position		  [365, 355, 425, 385]
	  FunctionName		  "xlfirerrcatch"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [200, 313, 230, 327]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [200, 413, 230, 427]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [200, 438, 230, 452]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [200, 338, 230, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [200, 363, 230, 377]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [200, 388, 230, 402]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [200, 288, 230, 302]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [135, 239, 175, 261]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit2"
	  Ports			  [1, 1]
	  Position		  [135, 309, 175, 331]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit3"
	  Ports			  [1, 1]
	  Position		  [135, 334, 175, 356]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit4"
	  Ports			  [1, 1]
	  Position		  [135, 359, 175, 381]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit5"
	  Ports			  [1, 1]
	  Position		  [135, 384, 175, 406]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit6"
	  Ports			  [1, 1]
	  Position		  [135, 409, 175, 431]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit7"
	  Ports			  [1, 1]
	  Position		  [135, 434, 175, 456]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [7, 1]
	  Position		  [255, 280, 265, 460]
	  ShowName		  off
	  Inputs		  "7"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [385, 63, 425, 92]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [385, 93, 425, 122]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [385, 33, 425, 62]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit4"
	  Ports			  [2, 1]
	  Position		  [385, 123, 425, 152]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit5"
	  Ports			  [2, 1]
	  Position		  [385, 153, 425, 182]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit6"
	  Ports			  [2, 1]
	  Position		  [385, 183, 425, 212]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit7"
	  Ports			  [2, 1]
	  Position		  [385, 213, 425, 242]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  CombinatorialLogic
	  Name			  "Valid Bits"
	  Position		  [300, 351, 330, 389]
	  TruthTable		  "[0; ones(126,1) ; 0]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [475, 43, 505, 57]
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  Position		  [475, 73, 505, 87]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout3"
	  Position		  [475, 103, 505, 117]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout4"
	  Position		  [475, 133, 505, 147]
	  Port			  "4"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout5"
	  Position		  [475, 163, 505, 177]
	  Port			  "5"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout6"
	  Position		  [475, 193, 505, 207]
	  Port			  "6"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout7"
	  Position		  [475, 223, 505, 237]
	  Port			  "7"
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 350]
	    DstBlock		    "Get Valid Bit6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 405]
	    DstBlock		    "Get Valid Bit7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 295]
	    DstBlock		    "Get Valid Bit5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "dout3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Valid Bits"
	  SrcPort		  1
	  DstBlock		  "FIR Error Catch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 240]
	    DstBlock		    "Get Valid Bit4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din5"
	  SrcPort		  1
	  Points		  [0, 0; 50, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 185]
	    DstBlock		    "Get Valid Bit3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din6"
	  SrcPort		  1
	  Points		  [0, 0; 60, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Get Valid Bit2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din7"
	  SrcPort		  1
	  Points		  [0, 0; 70, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    7
	  }
	  Branch {
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    8
	  }
	  Branch {
	    DstBlock		    "Gateway Out7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit7"
	  SrcPort		  1
	  DstBlock		  "dout7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit6"
	  SrcPort		  1
	  DstBlock		  "dout6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit5"
	  SrcPort		  1
	  DstBlock		  "dout5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "dout4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  4
	  DstBlock		  "Set Valid Bit4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  5
	  DstBlock		  "Set Valid Bit5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  6
	  DstBlock		  "Set Valid Bit6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  7
	  DstBlock		  "Set Valid Bit7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  8
	  Points		  [15, 0; 0, -15]
	  Branch {
	    DstBlock		    "Set Valid Bit7"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      DstBlock		      "Set Valid Bit6"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -30]
	      Branch {
		DstBlock		"Set Valid Bit5"
		DstPort			2
	      }
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Set Valid Bit4"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -30]
		  Branch {
		    DstBlock		    "Set Valid Bit2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Set Valid Bit1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Set Valid Bit3"
		    DstPort		    2
		    }
		  }
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit5"
	  SrcPort		  1
	  DstBlock		  "Gateway Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit6"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit7"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Valid Bits"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FIR_8ch v2.1"
      Ports		      [8, 8]
      Position		      [220, 213, 295, 367]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('FIR_8ch v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FIR_8ch v2.1"
	Location		[243, 132, 781, 710]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [25, 33, 55, 47]
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [25, 63, 55, 77]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  Position		  [25, 93, 55, 107]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  Position		  [25, 123, 55, 137]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din5"
	  Position		  [25, 153, 55, 167]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din6"
	  Position		  [25, 183, 55, 197]
	  Port			  "6"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din7"
	  Position		  [25, 213, 55, 227]
	  Port			  "7"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din8"
	  Position		  [25, 243, 55, 257]
	  Port			  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  Ports			  [9, 9]
	  Position		  [235, 26, 345, 294]
	  SourceBlock		  "xbsDSP_r2/FIR"
	  SourceType		  "Xilinx Finite Impulse Response Filter"
	  coef			  "[1 -1]"
	  structure		  "Inferred from Coefficients"
	  coef_n_bits		  "8"
	  coef_bin_pt		  "6"
	  coef_arith_type	  "Signed  (2's complement)"
	  num_channels		  "8"
	  polyphase_behavior	  "Single Rate:  sample in - sample out"
	  latency		  "1"
	  over_sample		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  valids		  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "FIR Error Catch"
	  Ports			  [1]
	  Position		  [375, 415, 435, 445]
	  FunctionName		  "xlfirerrcatch"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [225, 333, 255, 347]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [225, 383, 255, 397]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [225, 408, 255, 422]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [225, 358, 255, 372]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [225, 433, 255, 447]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [225, 458, 255, 472]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [225, 483, 255, 497]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [225, 508, 255, 522]
	  ShowName		  off
	  SourceBlock		  "xbsIO_r2/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [160, 269, 200, 291]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit2"
	  Ports			  [1, 1]
	  Position		  [160, 354, 200, 376]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit3"
	  Ports			  [1, 1]
	  Position		  [160, 379, 200, 401]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit4"
	  Ports			  [1, 1]
	  Position		  [160, 404, 200, 426]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit5"
	  Ports			  [1, 1]
	  Position		  [160, 429, 200, 451]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit6"
	  Ports			  [1, 1]
	  Position		  [160, 454, 200, 476]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit7"
	  Ports			  [1, 1]
	  Position		  [160, 479, 200, 501]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit8"
	  Ports			  [1, 1]
	  Position		  [160, 504, 200, 526]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [8, 1]
	  Position		  [280, 332, 290, 523]
	  ShowName		  off
	  Inputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [390, 63, 430, 92]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [390, 93, 430, 122]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [390, 33, 430, 62]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit4"
	  Ports			  [2, 1]
	  Position		  [390, 123, 430, 152]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit5"
	  Ports			  [2, 1]
	  Position		  [390, 153, 430, 182]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit6"
	  Ports			  [2, 1]
	  Position		  [390, 183, 430, 212]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit7"
	  Ports			  [2, 1]
	  Position		  [390, 213, 430, 242]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit8"
	  Ports			  [2, 1]
	  Position		  [390, 243, 430, 272]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  CombinatorialLogic
	  Name			  "Valid Bits"
	  Position		  [315, 411, 345, 449]
	  TruthTable		  "[0; ones(254,1) ;0]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [465, 43, 495, 57]
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  Position		  [465, 73, 495, 87]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout3"
	  Position		  [465, 103, 495, 117]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout4"
	  Position		  [465, 133, 495, 147]
	  Port			  "4"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout5"
	  Position		  [465, 163, 495, 177]
	  Port			  "5"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout6"
	  Position		  [465, 193, 495, 207]
	  Port			  "6"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout7"
	  Position		  [465, 223, 495, 237]
	  Port			  "7"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout8"
	  Position		  [465, 253, 495, 267]
	  Port			  "8"
	}
	Line {
	  SrcBlock		  "Valid Bits"
	  SrcPort		  1
	  DstBlock		  "FIR Error Catch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "dout3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 365]
	    DstBlock		    "Get Valid Bit6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 475]
	    DstBlock		    "Get Valid Bit8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 420]
	    DstBlock		    "Get Valid Bit7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    9
	  }
	  Branch {
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 310]
	    DstBlock		    "Get Valid Bit5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 255]
	    DstBlock		    "Get Valid Bit4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din6"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [0, 200]
	    DstBlock		    "Get Valid Bit3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din7"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    7
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Get Valid Bit2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din8"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    8
	  }
	  Branch {
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  4
	  DstBlock		  "Set Valid Bit4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  2
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  8
	  DstBlock		  "Set Valid Bit8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  7
	  DstBlock		  "Set Valid Bit7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  6
	  DstBlock		  "Set Valid Bit6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  5
	  DstBlock		  "Set Valid Bit5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  9
	  Points		  [15, 0; 0, -15]
	  Branch {
	    DstBlock		    "Set Valid Bit8"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      DstBlock		      "Set Valid Bit7"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -30]
	      Branch {
		DstBlock		"Set Valid Bit6"
		DstPort			2
	      }
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Set Valid Bit5"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -30]
		  Branch {
		    DstBlock		    "Set Valid Bit4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Set Valid Bit2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Set Valid Bit1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Set Valid Bit3"
		    DstPort		    2
		    }
		    }
		  }
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit8"
	  SrcPort		  1
	  DstBlock		  "dout8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit7"
	  SrcPort		  1
	  DstBlock		  "dout7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit6"
	  SrcPort		  1
	  DstBlock		  "dout6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit5"
	  SrcPort		  1
	  DstBlock		  "dout5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "dout4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit8"
	  SrcPort		  1
	  DstBlock		  "Gateway Out8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit7"
	  SrcPort		  1
	  DstBlock		  "Gateway Out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit6"
	  SrcPort		  1
	  DstBlock		  "Gateway Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit5"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Valid Bits"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      "S-Function"
      Name		      "Get Valid Bit"
      Ports		      [1, 1]
      Position		      [30, 150, 70, 190]
      FunctionName	      "xlgetvalid"
      Parameters	      "sfcn_mwsv__"
      MaskType		      "Xilinx Get Valid Bit"
      MaskDescription	      "Valid bit extractor. Output is one when input i"
"s a valid, and zero otherwise."
      MaskHelp		      "web(xldoclink('Get Valid Bit'));"
      MaskInitialization      "[designRoot, family, part, speed, package, simu"
"linkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,0,2);\n["
"bg,fg] = xlcmap('XBlock');\niPos = get_param(gcb,'Position');\niWidth=iPos(3)"
"-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, lo"
"goY] = xlogo(iPos);\n\n\n% one time added for param list\nprecision0 = 1;\ndb"
"lOvrd = dbl_ovrd;\n\n% just pass everything to s-function\nsfcn_mwsv__ = get_"
"param(gcb, 'MaskWSVariables');\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nport_label('output',1,'valid');\n\n;plot(["
"0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\n"
      MaskIconFrame	      off
      MaskIconOpaque	      off
      MaskIconRotate	      "port"
      MaskIconUnits	      "autoscale"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Interleaver Deinterleaver v2.1"
      Ports		      [2, 1]
      Position		      [310, 462, 395, 493]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('Interleaver Deinterleaver v2.1')"
");"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Interleaver Deinterleaver v2.1"
	Location		[181, 297, 782, 678]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [95, 63, 125, 77]
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [95, 138, 125, 152]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [165, 98, 205, 122]
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Interleaver Deinterleaver"
	  Ports			  [3, 2]
	  Position		  [265, 57, 340, 133]
	  SourceBlock		  "xbsComm_r2/Interleaver Deinterleaver"
	  SourceType		  "Xilinx Interleaver/Deinterleaver"
	  mode			  "Interleaver"
	  num_branches		  "3"
	  branch_length		  "[2 4 5]"
	  mem_type		  "Automatically Chosen"
	  pipeline		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [390, 65, 430, 105]
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [475, 78, 505, 92]
	}
	Line {
	  SrcBlock		  "Interleaver Deinterleaver"
	  SrcPort		  2
	  Points		  [30, 0]
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Interleaver Deinterleaver"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Interleaver Deinterleaver"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Interleaver Deinterleaver"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [120, 0]
	  DstBlock		  "Interleaver Deinterleaver"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RS Decoder v2.1"
      Ports		      [2, 4]
      Position		      [660, 368, 730, 442]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('RS Decoder v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"RS Decoder v2.1"
	Location		[190, 175, 734, 478]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [15, 48, 45, 62]
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 198, 50, 212]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [95, 118, 135, 142]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RS Decoder"
	  Ports			  [3, 5]
	  Position		  [200, 15, 285, 245]
	  SourceBlock		  "xbsComm_r2/RS Decoder"
	  SourceType		  "Xilinx Reed-Solomon Decoder"
	  code_spec		  "Custom"
	  sym_width		  "8"
	  nn			  "204"
	  kk			  "188"
	  poly_char		  "[ 1 0 0 0 1 1 1 0 1]"
	  gen_start		  "0"
	  scale			  "1"
	  hasStart		  "off"
	  hasErase		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [355, 34, 385, 61]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [355, 124, 385, 151]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [355, 169, 385, 196]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit4"
	  Ports			  [2, 1]
	  Position		  [355, 214, 385, 241]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [430, 43, 460, 57]
	}
	Block {
	  BlockType		  Outport
	  Name			  "info"
	  Position		  [435, 133, 465, 147]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "fail"
	  Position		  [435, 178, 465, 192]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_cnt"
	  Position		  [435, 223, 465, 237]
	  Port			  "4"
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "RS Decoder"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "info"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "fail"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "err_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  4
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  5
	  DstBlock		  "Set Valid Bit4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  2
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 60]
	    Branch {
	      Points		      [0, 45]
	      Branch {
		Points			[0, 45]
		DstBlock		"Set Valid Bit4"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Set Valid Bit3"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "Set Valid Bit2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Set Valid Bit1"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RS Decoder_er v2.1"
      Ports		      [3, 5]
      Position		      [760, 151, 835, 239]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('RS Decoder_er v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"RS Decoder_er v2.1"
	Location		[186, 171, 730, 470]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [15, 43, 45, 57]
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 208, 50, 222]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "erase"
	  Position		  [20, 153, 50, 167]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [95, 93, 135, 117]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RS Decoder"
	  Ports			  [4, 6]
	  Position		  [200, 15, 285, 245]
	  SourceBlock		  "xbsComm_r2/RS Decoder"
	  SourceType		  "Xilinx Reed-Solomon Decoder"
	  code_spec		  "Custom"
	  sym_width		  "8"
	  nn			  "204"
	  kk			  "188"
	  poly_char		  "[ 1 0 0 0 1 1 1 0 1]"
	  gen_start		  "0"
	  scale			  "1"
	  hasStart		  "off"
	  hasErase		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [355, 24, 385, 51]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [355, 104, 385, 131]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [355, 144, 385, 171]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit4"
	  Ports			  [2, 1]
	  Position		  [355, 184, 385, 211]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit5"
	  Ports			  [2, 1]
	  Position		  [355, 224, 385, 251]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [430, 33, 460, 47]
	}
	Block {
	  BlockType		  Outport
	  Name			  "info"
	  Position		  [435, 113, 465, 127]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "fail"
	  Position		  [435, 153, 465, 167]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_cnt"
	  Position		  [435, 193, 465, 207]
	  Port			  "4"
	}
	Block {
	  BlockType		  Outport
	  Name			  "erase_cnt"
	  Position		  [440, 233, 470, 247]
	  Port			  "5"
	}
	Line {
	  SrcBlock		  "erase"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "RS Decoder"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "info"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "fail"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "err_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  4
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  5
	  DstBlock		  "Set Valid Bit4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  2
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      Points		      [0, 40]
	      Branch {
		DstBlock		"Set Valid Bit3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		Branch {
		  DstBlock		  "Set Valid Bit4"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 40]
		  DstBlock		  "Set Valid Bit5"
		  DstPort		  2
		}
	      }
	    }
	    Branch {
	      DstBlock		      "Set Valid Bit2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Set Valid Bit1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  6
	  DstBlock		  "Set Valid Bit5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit5"
	  SrcPort		  1
	  DstBlock		  "erase_cnt"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RS Decoder_st v2.1"
      Ports		      [3, 4]
      Position		      [760, 266, 830, 344]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('RS Decoder_st v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"RS Decoder_st v2.1"
	Location		[186, 171, 730, 456]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [15, 43, 45, 57]
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 208, 50, 222]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "start"
	  Position		  [20, 153, 50, 167]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [95, 93, 135, 117]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RS Decoder"
	  Ports			  [4, 5]
	  Position		  [200, 15, 285, 245]
	  SourceBlock		  "xbsComm_r2/RS Decoder"
	  SourceType		  "Xilinx Reed-Solomon Decoder"
	  code_spec		  "Custom"
	  sym_width		  "8"
	  nn			  "204"
	  kk			  "188"
	  poly_char		  "[ 1 0 0 0 1 1 1 0 1]"
	  gen_start		  "0"
	  scale			  "1"
	  hasStart		  "on"
	  hasErase		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [355, 34, 385, 61]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [355, 124, 385, 151]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [355, 169, 385, 196]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit4"
	  Ports			  [2, 1]
	  Position		  [355, 214, 385, 241]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [430, 43, 460, 57]
	}
	Block {
	  BlockType		  Outport
	  Name			  "info"
	  Position		  [435, 133, 465, 147]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "fail"
	  Position		  [435, 178, 465, 192]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_cnt"
	  Position		  [435, 223, 465, 237]
	  Port			  "4"
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  2
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Set Valid Bit1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 60]
	    Branch {
	      DstBlock		      "Set Valid Bit2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 45]
	      Branch {
		DstBlock		"Set Valid Bit3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Set Valid Bit4"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  5
	  DstBlock		  "Set Valid Bit4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  4
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "err_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "fail"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "info"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "RS Decoder"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "start"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RS Decoder_st_er v2.1"
      Ports		      [4, 5]
      Position		      [760, 368, 835, 462]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('RS Decoder_st_er v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"RS Decoder_st_er v2.1"
	Location		[186, 171, 730, 470]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [15, 33, 45, 47]
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 213, 45, 227]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "start"
	  Position		  [15, 123, 45, 137]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "erase"
	  Position		  [15, 168, 45, 182]
	  Port			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [90, 73, 130, 97]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RS Decoder"
	  Ports			  [5, 6]
	  Position		  [165, 15, 250, 245]
	  SourceBlock		  "xbsComm_r2/RS Decoder"
	  SourceType		  "Xilinx Reed-Solomon Decoder"
	  code_spec		  "Custom"
	  sym_width		  "8"
	  nn			  "204"
	  kk			  "188"
	  poly_char		  "[ 1 0 0 0 1 1 1 0 1]"
	  gen_start		  "0"
	  scale			  "1"
	  hasStart		  "on"
	  hasErase		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [340, 24, 370, 51]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [340, 104, 370, 131]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit3"
	  Ports			  [2, 1]
	  Position		  [340, 144, 370, 171]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit4"
	  Ports			  [2, 1]
	  Position		  [340, 184, 370, 211]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit5"
	  Ports			  [2, 1]
	  Position		  [340, 224, 370, 251]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [425, 33, 455, 47]
	}
	Block {
	  BlockType		  Outport
	  Name			  "info"
	  Position		  [430, 113, 460, 127]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "fail"
	  Position		  [430, 153, 460, 167]
	  Port			  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_cnt"
	  Position		  [430, 193, 460, 207]
	  Port			  "4"
	}
	Block {
	  BlockType		  Outport
	  Name			  "erase_cnt"
	  Position		  [430, 233, 460, 247]
	  Port			  "5"
	}
	Line {
	  SrcBlock		  "start"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "erase"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "RS Decoder"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "info"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit3"
	  SrcPort		  1
	  DstBlock		  "fail"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit4"
	  SrcPort		  1
	  DstBlock		  "err_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  4
	  DstBlock		  "Set Valid Bit3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  5
	  DstBlock		  "Set Valid Bit4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  2
	  Points		  [0, 0; 35, 0]
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      Points		      [0, 40]
	      Branch {
		DstBlock		"Set Valid Bit3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		Branch {
		  DstBlock		  "Set Valid Bit4"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 40]
		  DstBlock		  "Set Valid Bit5"
		  DstPort		  2
		}
	      }
	    }
	    Branch {
	      DstBlock		      "Set Valid Bit2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Set Valid Bit1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "RS Decoder"
	  SrcPort		  6
	  DstBlock		  "Set Valid Bit5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit5"
	  SrcPort		  1
	  DstBlock		  "erase_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "RS Decoder"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RS Encoder v2.1"
      Ports		      [2, 3]
      Position		      [660, 150, 720, 230]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('RS Encoder v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"RS Encoder v2.1"
	Location		[269, 519, 774, 754]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 53, 55, 67]
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [30, 173, 60, 187]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [95, 108, 135, 132]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RS Encoder"
	  Ports			  [3, 4]
	  Position		  [205, 26, 290, 209]
	  SourceBlock		  "xbsComm_r2/RS Encoder"
	  SourceType		  "Xilinx Reed-Solomon Encoder"
	  code_spec		  "Custom"
	  sym_width		  "8"
	  nn			  "204"
	  kk			  "188"
	  poly_char		  "[ 1 0 0 0 1 1 1 0 1]"
	  gen_start		  "0"
	  scale			  "1"
	  hasStart		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [360, 40, 400, 80]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [365, 130, 405, 170]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [440, 53, 470, 67]
	}
	Block {
	  BlockType		  Outport
	  Name			  "info"
	  Position		  [445, 143, 475, 157]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rfd"
	  Position		  [450, 178, 480, 192]
	  Port			  "3"
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "RS Encoder"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "RS Encoder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "RS Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "RS Encoder"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Encoder"
	  SrcPort		  2
	  Points		  [0, 0; 35, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Set Valid Bit1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Set Valid Bit2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "RS Encoder"
	  SrcPort		  4
	  Points		  [130, 0]
	  DstBlock		  "rfd"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "info"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Encoder"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RS Encoder_st v2.1"
      Ports		      [4, 3]
      Position		      [660, 264, 725, 346]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('RS Encoder_st v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"RS Encoder_st v2.1"
	Location		[182, 167, 722, 424]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [35, 38, 65, 52]
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [35, 178, 65, 192]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "start"
	  Position		  [35, 108, 65, 122]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "bypass"
	  Position		  [35, 143, 65, 157]
	  Port			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [115, 68, 155, 92]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RS Encoder"
	  Ports			  [5, 4]
	  Position		  [215, 23, 320, 207]
	  SourceBlock		  "xbsComm_r2/RS Encoder"
	  SourceType		  "Xilinx Reed-Solomon Encoder"
	  code_spec		  "Custom"
	  sym_width		  "8"
	  nn			  "204"
	  kk			  "188"
	  poly_char		  "[ 1 0 0 0 1 1 1 0 1]"
	  gen_start		  "0"
	  scale			  "1"
	  hasStart		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [380, 40, 420, 80]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit2"
	  Ports			  [2, 1]
	  Position		  [385, 130, 425, 170]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [460, 53, 490, 67]
	}
	Block {
	  BlockType		  Outport
	  Name			  "info"
	  Position		  [465, 143, 495, 157]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rfd"
	  Position		  [465, 178, 495, 192]
	  Port			  "3"
	}
	Line {
	  SrcBlock		  "RS Encoder"
	  SrcPort		  3
	  DstBlock		  "Set Valid Bit2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "info"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Encoder"
	  SrcPort		  4
	  DstBlock		  "rfd"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RS Encoder"
	  SrcPort		  2
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Set Valid Bit2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Set Valid Bit1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "RS Encoder"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "RS Encoder"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "RS Encoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "start"
	  SrcPort		  1
	  DstBlock		  "RS Encoder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bypass"
	  SrcPort		  1
	  DstBlock		  "RS Encoder"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "RS Encoder"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      "S-Function"
      Name		      "Set Valid Bit"
      Ports		      [2, 1]
      Position		      [30, 225, 70, 265]
      FunctionName	      "xlsetvalid"
      Parameters	      "sfcn_mwsv__"
      MaskType		      "Xilinx Set Valid Bit"
      MaskDescription	      "Marks samples as valid or invalid.  Copies samp"
"les from the input to the output, marking each as valid or invalid according "
"to the value presented at the ``valid'' port."
      MaskHelp		      "web(xldoclink('Set Valid Bit'));"
      MaskPromptString	      "Use Explicit Sample Period|Sample Period  (use "
"-1 to inherit first known input period)|Override with Doubles"
      MaskStyleString	      "checkbox,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,off,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "explicit_period=@1;period=@2;dbl_ovrd=@3;"
      MaskInitialization      "[designRoot, family, part, speed, package, simu"
"linkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,2);\n["
"bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position');\niWidt"
"h=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n["
"logoX, logoY] = xlogo(iPos);\n\n\n% one time added for param list\nprecision0"
" = 1;\nexplicitClk = explicit_period;\ndblOvrd = dbl_ovrd;\n\n% just pass eve"
"rything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'data');\nport_label("
"'input',2,'valid');\n\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
"\n"
      MaskIconFrame	      off
      MaskIconOpaque	      off
      MaskIconRotate	      "port"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "off|1|off"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Set Valid Bit v2.1"
      Ports		      [2, 1]
      Position		      [20, 302, 75, 353]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('Set Valid Bit v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Set Valid Bit v2.1"
	Location		[54, 386, 843, 860]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [50, 63, 80, 77]
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid"
	  Position		  [50, 183, 80, 197]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [255, 176, 300, 204]
	  ShowName		  off
	  SourceBlock		  "xbsBasic_r2/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  trim_vbits		  "on"
	  dbl_ovrd		  "off"
	  inserted_by_tool	  "off"
	  deprecated_control	  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit"
	  Ports			  [1, 1]
	  Position		  [145, 86, 185, 114]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [145, 141, 185, 169]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [255, 142, 300, 168]
	  ShowName		  off
	  SourceBlock		  "xbsMath_r2/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  trim_vbits		  "on"
	  dbl_ovrd		  "off"
	  use_core		  "off"
	  gen_core		  "on"
	  use_rpm		  "off"
	  deprecated_control	  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [470, 84, 500, 146]
	  ShowName		  off
	  SourceBlock		  "xbsMath_r2/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  trim_vbits		  "off"
	  dbl_ovrd		  "off"
	  use_core		  "off"
	  gen_core		  "on"
	  use_rpm		  "off"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [370, 138, 400, 207]
	  ShowName		  off
	  SourceBlock		  "xbsMath_r2/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "off"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  trim_vbits		  "off"
	  dbl_ovrd		  "off"
	  use_core		  "off"
	  gen_core		  "on"
	  use_rpm		  "off"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit"
	  Ports			  [2, 1]
	  Position		  [565, 49, 610, 136]
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [685, 88, 715, 102]
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Get Valid Bit"
	  SrcPort		  1
	  Points		  [255, 0]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Get Valid Bit"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [425, 0]
	    DstBlock		    "Set Valid Bit"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Set Valid Bit"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "din_valid   valid    valid_valid\n0        "
" 0           0  \n0         0           1  \n0         1           0  \n0    "
"     1           1  \n1         0           0  \n1         0           1  \n1"
"         1           0  \n1         1           1  "
	  Position		  [150, 334]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "dout_valid\n0\n0\n0\n0\n1\n0\n1\n1"
	  Position		  [317, 333]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "<--- In version 2.1, the \"Set Valid Bit\" "
"block only\n     changed the valid bit for dout in the case where\n     din w"
"as valid and the \"valid\" port input was\n     zero and marked as valid). "
	  Position		  [378, 387]
	  HorizontalAlignment	  "left"
	}
	Annotation {
	  Name			  "Truth Table:"
	  Position		  [78, 249]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "This subsystem reproduces the behavior supp"
"lied by the Set Valid Bit block in v2.1 of the Xilinx Blockset."
	  Position		  [392, 22]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Shutter"
      Ports		      [2, 1]
      Position		      [20, 381, 75, 434]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('Shutter'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Shutter"
	Location		[209, 361, 535, 583]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [30, 143, 60, 157]
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [30, 108, 60, 122]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [190, 23, 210, 177]
	  ShowName		  off
	  SourceBlock		  "xbsBasic_r2/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  mux_type		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  trim_vbits		  "on"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "off"
	  deprecated_control	  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [2, 1]
	  Position		  [130, 69, 165, 131]
	  ShowName		  off
	  SourceBlock		  "xbsBasic_r2/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "on"
	  out_en		  "off"
	  trim_vbits		  "on"
	  dbl_ovrd		  "off"
	  deprecated_control	  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [240, 93, 270, 107]
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [-5, 0; 50, 0]
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Register1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [-5, 0; 25, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Register1"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Viterbi v2.1"
      Ports		      [2, 1]
      Position		      [445, 429, 505, 476]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('Viterbi v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Viterbi v2.1"
	Location		[295, 307, 907, 583]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [30, 38, 60, 52]
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [30, 63, 60, 77]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [95, 105, 125, 125]
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit2"
	  Ports			  [1, 1]
	  Position		  [165, 125, 200, 145]
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [270, 105, 305, 145]
	  SourceBlock		  "xbsMath_r2/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  trim_vbits		  "off"
	  dbl_ovrd		  "off"
	  use_core		  "off"
	  gen_core		  "on"
	  use_rpm		  "off"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [500, 40, 540, 80]
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Viterbi Decoder"
	  Ports			  [3, 2]
	  Position		  [345, 29, 430, 111]
	  SourceBlock		  "xbsComm_r2/Viterbi Decoder"
	  SourceType		  "Xilinx Viterbi Decoder"
	  input_rate		  "2"
	  output_rate		  "2"
	  tb_length		  "15"
	  code1_char		  "[ 1 1 1]"
	  code2_char		  "[1 0 1]"
	  code3_char		  "[1 1 0]"
	  punctured_code_1	  "'10'"
	  punctured_code_2	  "'11'"
	  coding		  "Hard"
	  data_format		  "Signed Magnitude"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [570, 53, 600, 67]
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Viterbi Decoder"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "Viterbi Decoder"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Get Valid Bit2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Viterbi Decoder"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Viterbi Decoder"
	  SrcPort		  2
	  Points		  [50, 0]
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit2"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Viterbi Decoder"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Viterbi2 v2.1"
      Ports		      [3, 1]
      Position		      [535, 430, 595, 480]
      TreatAsAtomicUnit	      off
      MaskHelp		      "web(xldoclink('Viterbi2 v2.1'));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Viterbi2 v2.1"
	Location		[291, 303, 903, 579]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [30, 38, 60, 52]
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [30, 63, 60, 77]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  Position		  [30, 93, 60, 107]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit1"
	  Ports			  [1, 1]
	  Position		  [95, 100, 125, 120]
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit2"
	  Ports			  [1, 1]
	  Position		  [150, 120, 185, 140]
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Get Valid Bit3"
	  Ports			  [1, 1]
	  Position		  [215, 134, 245, 156]
	  SourceBlock		  "xbsReplacements_r2/Get Valid Bit"
	  SourceType		  "Xilinx Get Valid Bit"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [3, 1]
	  Position		  [270, 105, 305, 145]
	  SourceBlock		  "xbsMath_r2/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  trim_vbits		  "off"
	  dbl_ovrd		  "off"
	  use_core		  "off"
	  gen_core		  "on"
	  use_rpm		  "off"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Set Valid Bit1"
	  Ports			  [2, 1]
	  Position		  [500, 45, 540, 85]
	  SourceBlock		  "xbsReplacements_r2/Set Valid Bit"
	  SourceType		  "Xilinx Set Valid Bit"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Viterbi Decoder"
	  Ports			  [4, 2]
	  Position		  [350, 34, 435, 116]
	  SourceBlock		  "xbsComm_r2/Viterbi Decoder"
	  SourceType		  "Xilinx Viterbi Decoder"
	  input_rate		  "2"
	  output_rate		  "3"
	  tb_length		  "15"
	  code1_char		  "[ 1 1 1]"
	  code2_char		  "[1 0 1]"
	  code3_char		  "[1 1 0]"
	  punctured_code_1	  "'10'"
	  punctured_code_2	  "'11'"
	  coding		  "Hard"
	  data_format		  "Signed Magnitude"
	  explicit_period	  "off"
	  period		  "1"
	  gen_core		  "on"
	  use_rpm		  "on"
	  deprecated_control	  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [570, 58, 600, 72]
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Viterbi Decoder"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Get Valid Bit1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  Points		  [0, -5; 75, 0]
	  Branch {
	    DstBlock		    "Viterbi Decoder"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Get Valid Bit2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  Points		  [0, -15; 135, 0]
	  Branch {
	    DstBlock		    "Viterbi Decoder"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Get Valid Bit3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Viterbi Decoder"
	  SrcPort		  1
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Viterbi Decoder"
	  SrcPort		  2
	  Points		  [45, 0]
	  DstBlock		  "Set Valid Bit1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Set Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Get Valid Bit3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Get Valid Bit2"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Get Valid Bit1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Viterbi Decoder"
	  DstPort		  4
	}
      }
    }
    Annotation {
      Name		      "Xilinx Blockset v2.3\n(c) 2002 Xilinx, Inc.\n\n"
"Replacement Library Supporting\nDeprecated (v2.1) Interfaces"
      Position		      [427, 59]
    }
  }
}
