library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 3
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic;
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic_vector (2 downto 0);
begin
  o <= n3666_o;
  -- vhdl_source/peres.vhdl:13:17
  n3657_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3658_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3659_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3660_o <= n3658_o xor n3659_o;
  -- vhdl_source/peres.vhdl:15:17
  n3661_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3662_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3663_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3664_o <= n3662_o and n3663_o;
  -- vhdl_source/peres.vhdl:15:21
  n3665_o <= n3661_o xor n3664_o;
  n3666_o <= n3657_o & n3660_o & n3665_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2721 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2729 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2737 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2745 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2753 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2761 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2769 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2777 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2785 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2793 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2801 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2809 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2817 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2825 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2833 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2841 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n2849 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n2861 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2869 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2877 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2885 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2893 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2901 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2909 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2917 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2925 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2933 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2941 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2949 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2957 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2965 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2973 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2981 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic_vector (1 downto 0);
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic_vector (1 downto 0);
  signal n2991_o : std_logic;
  signal n2992_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2993 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic_vector (1 downto 0);
  signal n3002_o : std_logic;
  signal n3003_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3004 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic_vector (1 downto 0);
  signal n3013_o : std_logic;
  signal n3014_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3015 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic_vector (1 downto 0);
  signal n3024_o : std_logic;
  signal n3025_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3026 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic_vector (1 downto 0);
  signal n3035_o : std_logic;
  signal n3036_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3037 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic_vector (1 downto 0);
  signal n3046_o : std_logic;
  signal n3047_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3048 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic_vector (1 downto 0);
  signal n3057_o : std_logic;
  signal n3058_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3059 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic_vector (1 downto 0);
  signal n3068_o : std_logic;
  signal n3069_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3070 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic_vector (1 downto 0);
  signal n3079_o : std_logic;
  signal n3080_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3081 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic_vector (1 downto 0);
  signal n3090_o : std_logic;
  signal n3091_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3092 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic_vector (1 downto 0);
  signal n3101_o : std_logic;
  signal n3102_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3103 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic_vector (1 downto 0);
  signal n3112_o : std_logic;
  signal n3113_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3114 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic_vector (1 downto 0);
  signal n3123_o : std_logic;
  signal n3124_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3125 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic_vector (1 downto 0);
  signal n3134_o : std_logic;
  signal n3135_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3136 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic_vector (1 downto 0);
  signal n3145_o : std_logic;
  signal n3146_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3147 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic_vector (1 downto 0);
  signal n3156_o : std_logic;
  signal n3157_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3158 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic_vector (1 downto 0);
  signal n3167_o : std_logic;
  signal n3168_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n3169 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3180 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic_vector (1 downto 0);
  signal n3188_o : std_logic;
  signal n3189_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n3190 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic_vector (1 downto 0);
  signal n3199_o : std_logic;
  signal n3200_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3201 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic_vector (1 downto 0);
  signal n3210_o : std_logic;
  signal n3211_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3212 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic_vector (1 downto 0);
  signal n3221_o : std_logic;
  signal n3222_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3223 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic_vector (1 downto 0);
  signal n3232_o : std_logic;
  signal n3233_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3234 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic_vector (1 downto 0);
  signal n3243_o : std_logic;
  signal n3244_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3245 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic_vector (1 downto 0);
  signal n3254_o : std_logic;
  signal n3255_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3256 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic_vector (1 downto 0);
  signal n3265_o : std_logic;
  signal n3266_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3267 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic_vector (1 downto 0);
  signal n3276_o : std_logic;
  signal n3277_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3278 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic_vector (1 downto 0);
  signal n3287_o : std_logic;
  signal n3288_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3289 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic_vector (1 downto 0);
  signal n3298_o : std_logic;
  signal n3299_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3300 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic_vector (1 downto 0);
  signal n3309_o : std_logic;
  signal n3310_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3311 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic_vector (1 downto 0);
  signal n3320_o : std_logic;
  signal n3321_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3322 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic_vector (1 downto 0);
  signal n3331_o : std_logic;
  signal n3332_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3333 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic_vector (1 downto 0);
  signal n3342_o : std_logic;
  signal n3343_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3344 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic_vector (1 downto 0);
  signal n3353_o : std_logic;
  signal n3354_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3355 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic_vector (1 downto 0);
  signal n3364_o : std_logic;
  signal n3365_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3366 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic_vector (1 downto 0);
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3377 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3385 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3393 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3401 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic;
  signal n3408_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3409 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3417 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3425 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3433 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3441 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3449 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3457 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3465 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3473 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3481 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3489 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n3497 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic;
  signal n3508_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3509 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic;
  signal n3516_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3517 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3525 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic;
  signal n3532_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3533 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3536_o : std_logic;
  signal n3537_o : std_logic;
  signal n3538_o : std_logic;
  signal n3539_o : std_logic;
  signal n3540_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3541 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3549 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3557 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3565 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic;
  signal n3572_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3573 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3581 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3589 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3597 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic;
  signal n3604_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3605 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3613 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3621 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3624_o : std_logic;
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3629 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic;
  signal n3636_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n3637 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic_vector (17 downto 0);
  signal n3643_o : std_logic_vector (17 downto 0);
  signal n3644_o : std_logic_vector (17 downto 0);
  signal n3645_o : std_logic_vector (17 downto 0);
  signal n3646_o : std_logic_vector (17 downto 0);
  signal n3647_o : std_logic_vector (17 downto 0);
  signal n3648_o : std_logic_vector (17 downto 0);
  signal n3649_o : std_logic_vector (17 downto 0);
  signal n3650_o : std_logic_vector (17 downto 0);
  signal n3651_o : std_logic_vector (17 downto 0);
  signal n3652_o : std_logic_vector (17 downto 0);
  signal n3653_o : std_logic_vector (17 downto 0);
  signal n3654_o : std_logic_vector (17 downto 0);
  signal n3655_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3642_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3643_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3644_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3645_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3646_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3647_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3648_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3649_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3650_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3651_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3652_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3653_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3654_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3655_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2718_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2719_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2720_o <= n2718_o & n2719_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2721 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2720_o,
    o => gen1_n1_cnot1_j_o);
  n2724_o <= gen1_n1_cnot1_j_n2721 (1);
  n2725_o <= gen1_n1_cnot1_j_n2721 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2726_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2727_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2728_o <= n2726_o & n2727_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2729 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2728_o,
    o => gen1_n2_cnot1_j_o);
  n2732_o <= gen1_n2_cnot1_j_n2729 (1);
  n2733_o <= gen1_n2_cnot1_j_n2729 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2734_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2735_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2736_o <= n2734_o & n2735_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2737 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2736_o,
    o => gen1_n3_cnot1_j_o);
  n2740_o <= gen1_n3_cnot1_j_n2737 (1);
  n2741_o <= gen1_n3_cnot1_j_n2737 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2742_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2743_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2744_o <= n2742_o & n2743_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2745 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2744_o,
    o => gen1_n4_cnot1_j_o);
  n2748_o <= gen1_n4_cnot1_j_n2745 (1);
  n2749_o <= gen1_n4_cnot1_j_n2745 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2750_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2751_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2752_o <= n2750_o & n2751_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2753 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2752_o,
    o => gen1_n5_cnot1_j_o);
  n2756_o <= gen1_n5_cnot1_j_n2753 (1);
  n2757_o <= gen1_n5_cnot1_j_n2753 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2758_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2759_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2760_o <= n2758_o & n2759_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2761 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2760_o,
    o => gen1_n6_cnot1_j_o);
  n2764_o <= gen1_n6_cnot1_j_n2761 (1);
  n2765_o <= gen1_n6_cnot1_j_n2761 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2766_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2767_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2768_o <= n2766_o & n2767_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2769 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2768_o,
    o => gen1_n7_cnot1_j_o);
  n2772_o <= gen1_n7_cnot1_j_n2769 (1);
  n2773_o <= gen1_n7_cnot1_j_n2769 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2774_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2775_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2776_o <= n2774_o & n2775_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2777 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2776_o,
    o => gen1_n8_cnot1_j_o);
  n2780_o <= gen1_n8_cnot1_j_n2777 (1);
  n2781_o <= gen1_n8_cnot1_j_n2777 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2782_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2783_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2784_o <= n2782_o & n2783_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2785 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2784_o,
    o => gen1_n9_cnot1_j_o);
  n2788_o <= gen1_n9_cnot1_j_n2785 (1);
  n2789_o <= gen1_n9_cnot1_j_n2785 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2790_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2791_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2792_o <= n2790_o & n2791_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2793 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2792_o,
    o => gen1_n10_cnot1_j_o);
  n2796_o <= gen1_n10_cnot1_j_n2793 (1);
  n2797_o <= gen1_n10_cnot1_j_n2793 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2798_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2799_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2800_o <= n2798_o & n2799_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2801 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2800_o,
    o => gen1_n11_cnot1_j_o);
  n2804_o <= gen1_n11_cnot1_j_n2801 (1);
  n2805_o <= gen1_n11_cnot1_j_n2801 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2806_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2807_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2808_o <= n2806_o & n2807_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2809 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2808_o,
    o => gen1_n12_cnot1_j_o);
  n2812_o <= gen1_n12_cnot1_j_n2809 (1);
  n2813_o <= gen1_n12_cnot1_j_n2809 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2814_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2815_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2816_o <= n2814_o & n2815_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2817 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2816_o,
    o => gen1_n13_cnot1_j_o);
  n2820_o <= gen1_n13_cnot1_j_n2817 (1);
  n2821_o <= gen1_n13_cnot1_j_n2817 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2822_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2823_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2824_o <= n2822_o & n2823_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2825 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2824_o,
    o => gen1_n14_cnot1_j_o);
  n2828_o <= gen1_n14_cnot1_j_n2825 (1);
  n2829_o <= gen1_n14_cnot1_j_n2825 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2830_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2831_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2832_o <= n2830_o & n2831_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2833 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2832_o,
    o => gen1_n15_cnot1_j_o);
  n2836_o <= gen1_n15_cnot1_j_n2833 (1);
  n2837_o <= gen1_n15_cnot1_j_n2833 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2838_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2839_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2840_o <= n2838_o & n2839_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2841 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2840_o,
    o => gen1_n16_cnot1_j_o);
  n2844_o <= gen1_n16_cnot1_j_n2841 (1);
  n2845_o <= gen1_n16_cnot1_j_n2841 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2846_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2847_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2848_o <= n2846_o & n2847_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n2849 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n2848_o,
    o => gen1_n17_cnot1_j_o);
  n2852_o <= gen1_n17_cnot1_j_n2849 (1);
  n2853_o <= gen1_n17_cnot1_j_n2849 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2854_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2855_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2856_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2857_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2858_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2859_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2860_o <= n2858_o & n2859_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n2861 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n2860_o,
    o => gen2_n17_cnot2_j_o);
  n2864_o <= gen2_n17_cnot2_j_n2861 (1);
  n2865_o <= gen2_n17_cnot2_j_n2861 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2866_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2867_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2868_o <= n2866_o & n2867_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2869 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2868_o,
    o => gen2_n16_cnot2_j_o);
  n2872_o <= gen2_n16_cnot2_j_n2869 (1);
  n2873_o <= gen2_n16_cnot2_j_n2869 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2874_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2875_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2876_o <= n2874_o & n2875_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2877 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2876_o,
    o => gen2_n15_cnot2_j_o);
  n2880_o <= gen2_n15_cnot2_j_n2877 (1);
  n2881_o <= gen2_n15_cnot2_j_n2877 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2882_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2883_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2884_o <= n2882_o & n2883_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2885 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2884_o,
    o => gen2_n14_cnot2_j_o);
  n2888_o <= gen2_n14_cnot2_j_n2885 (1);
  n2889_o <= gen2_n14_cnot2_j_n2885 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2890_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2891_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2892_o <= n2890_o & n2891_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2893 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2892_o,
    o => gen2_n13_cnot2_j_o);
  n2896_o <= gen2_n13_cnot2_j_n2893 (1);
  n2897_o <= gen2_n13_cnot2_j_n2893 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2898_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2899_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2900_o <= n2898_o & n2899_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2901 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2900_o,
    o => gen2_n12_cnot2_j_o);
  n2904_o <= gen2_n12_cnot2_j_n2901 (1);
  n2905_o <= gen2_n12_cnot2_j_n2901 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2906_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2907_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2908_o <= n2906_o & n2907_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2909 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2908_o,
    o => gen2_n11_cnot2_j_o);
  n2912_o <= gen2_n11_cnot2_j_n2909 (1);
  n2913_o <= gen2_n11_cnot2_j_n2909 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2914_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2915_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2916_o <= n2914_o & n2915_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2917 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2916_o,
    o => gen2_n10_cnot2_j_o);
  n2920_o <= gen2_n10_cnot2_j_n2917 (1);
  n2921_o <= gen2_n10_cnot2_j_n2917 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2922_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2923_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2924_o <= n2922_o & n2923_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2925 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2924_o,
    o => gen2_n9_cnot2_j_o);
  n2928_o <= gen2_n9_cnot2_j_n2925 (1);
  n2929_o <= gen2_n9_cnot2_j_n2925 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2930_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2931_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2932_o <= n2930_o & n2931_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2933 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2932_o,
    o => gen2_n8_cnot2_j_o);
  n2936_o <= gen2_n8_cnot2_j_n2933 (1);
  n2937_o <= gen2_n8_cnot2_j_n2933 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2938_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2939_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2940_o <= n2938_o & n2939_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2941 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2940_o,
    o => gen2_n7_cnot2_j_o);
  n2944_o <= gen2_n7_cnot2_j_n2941 (1);
  n2945_o <= gen2_n7_cnot2_j_n2941 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2946_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2947_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2948_o <= n2946_o & n2947_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2949 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2948_o,
    o => gen2_n6_cnot2_j_o);
  n2952_o <= gen2_n6_cnot2_j_n2949 (1);
  n2953_o <= gen2_n6_cnot2_j_n2949 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2954_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2955_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2956_o <= n2954_o & n2955_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2957 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2956_o,
    o => gen2_n5_cnot2_j_o);
  n2960_o <= gen2_n5_cnot2_j_n2957 (1);
  n2961_o <= gen2_n5_cnot2_j_n2957 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2962_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2963_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2964_o <= n2962_o & n2963_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2965 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2964_o,
    o => gen2_n4_cnot2_j_o);
  n2968_o <= gen2_n4_cnot2_j_n2965 (1);
  n2969_o <= gen2_n4_cnot2_j_n2965 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2970_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2971_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2972_o <= n2970_o & n2971_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2973 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2972_o,
    o => gen2_n3_cnot2_j_o);
  n2976_o <= gen2_n3_cnot2_j_n2973 (1);
  n2977_o <= gen2_n3_cnot2_j_n2973 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2978_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2979_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2980_o <= n2978_o & n2979_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2981 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2980_o,
    o => gen2_n2_cnot2_j_o);
  n2984_o <= gen2_n2_cnot2_j_n2981 (1);
  n2985_o <= gen2_n2_cnot2_j_n2981 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2986_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2987_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2988_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2989_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2990_o <= n2988_o & n2989_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2991_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2992_o <= n2990_o & n2991_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2993 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2992_o,
    o => gen3_n1_ccnot3_j_o);
  n2996_o <= gen3_n1_ccnot3_j_n2993 (2);
  n2997_o <= gen3_n1_ccnot3_j_n2993 (1);
  n2998_o <= gen3_n1_ccnot3_j_n2993 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2999_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3000_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3001_o <= n2999_o & n3000_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3002_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3003_o <= n3001_o & n3002_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3004 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3003_o,
    o => gen3_n2_ccnot3_j_o);
  n3007_o <= gen3_n2_ccnot3_j_n3004 (2);
  n3008_o <= gen3_n2_ccnot3_j_n3004 (1);
  n3009_o <= gen3_n2_ccnot3_j_n3004 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3010_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3011_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3012_o <= n3010_o & n3011_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3013_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3014_o <= n3012_o & n3013_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3015 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3014_o,
    o => gen3_n3_ccnot3_j_o);
  n3018_o <= gen3_n3_ccnot3_j_n3015 (2);
  n3019_o <= gen3_n3_ccnot3_j_n3015 (1);
  n3020_o <= gen3_n3_ccnot3_j_n3015 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3021_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3022_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3023_o <= n3021_o & n3022_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3024_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3025_o <= n3023_o & n3024_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3026 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3025_o,
    o => gen3_n4_ccnot3_j_o);
  n3029_o <= gen3_n4_ccnot3_j_n3026 (2);
  n3030_o <= gen3_n4_ccnot3_j_n3026 (1);
  n3031_o <= gen3_n4_ccnot3_j_n3026 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3032_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3033_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3034_o <= n3032_o & n3033_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3035_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3036_o <= n3034_o & n3035_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3037 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3036_o,
    o => gen3_n5_ccnot3_j_o);
  n3040_o <= gen3_n5_ccnot3_j_n3037 (2);
  n3041_o <= gen3_n5_ccnot3_j_n3037 (1);
  n3042_o <= gen3_n5_ccnot3_j_n3037 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3043_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3044_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3045_o <= n3043_o & n3044_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3046_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3047_o <= n3045_o & n3046_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3048 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3047_o,
    o => gen3_n6_ccnot3_j_o);
  n3051_o <= gen3_n6_ccnot3_j_n3048 (2);
  n3052_o <= gen3_n6_ccnot3_j_n3048 (1);
  n3053_o <= gen3_n6_ccnot3_j_n3048 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3054_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3055_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3056_o <= n3054_o & n3055_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3057_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3058_o <= n3056_o & n3057_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3059 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3058_o,
    o => gen3_n7_ccnot3_j_o);
  n3062_o <= gen3_n7_ccnot3_j_n3059 (2);
  n3063_o <= gen3_n7_ccnot3_j_n3059 (1);
  n3064_o <= gen3_n7_ccnot3_j_n3059 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3065_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3066_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3067_o <= n3065_o & n3066_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3068_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3069_o <= n3067_o & n3068_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3070 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3069_o,
    o => gen3_n8_ccnot3_j_o);
  n3073_o <= gen3_n8_ccnot3_j_n3070 (2);
  n3074_o <= gen3_n8_ccnot3_j_n3070 (1);
  n3075_o <= gen3_n8_ccnot3_j_n3070 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3076_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3077_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3078_o <= n3076_o & n3077_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3079_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3080_o <= n3078_o & n3079_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3081 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3080_o,
    o => gen3_n9_ccnot3_j_o);
  n3084_o <= gen3_n9_ccnot3_j_n3081 (2);
  n3085_o <= gen3_n9_ccnot3_j_n3081 (1);
  n3086_o <= gen3_n9_ccnot3_j_n3081 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3087_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3088_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3089_o <= n3087_o & n3088_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3090_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3091_o <= n3089_o & n3090_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3092 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3091_o,
    o => gen3_n10_ccnot3_j_o);
  n3095_o <= gen3_n10_ccnot3_j_n3092 (2);
  n3096_o <= gen3_n10_ccnot3_j_n3092 (1);
  n3097_o <= gen3_n10_ccnot3_j_n3092 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3098_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3099_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3100_o <= n3098_o & n3099_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3101_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3102_o <= n3100_o & n3101_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3103 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3102_o,
    o => gen3_n11_ccnot3_j_o);
  n3106_o <= gen3_n11_ccnot3_j_n3103 (2);
  n3107_o <= gen3_n11_ccnot3_j_n3103 (1);
  n3108_o <= gen3_n11_ccnot3_j_n3103 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3109_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3110_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3111_o <= n3109_o & n3110_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3112_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3113_o <= n3111_o & n3112_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3114 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3113_o,
    o => gen3_n12_ccnot3_j_o);
  n3117_o <= gen3_n12_ccnot3_j_n3114 (2);
  n3118_o <= gen3_n12_ccnot3_j_n3114 (1);
  n3119_o <= gen3_n12_ccnot3_j_n3114 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3120_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3121_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3122_o <= n3120_o & n3121_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3123_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3124_o <= n3122_o & n3123_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3125 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3124_o,
    o => gen3_n13_ccnot3_j_o);
  n3128_o <= gen3_n13_ccnot3_j_n3125 (2);
  n3129_o <= gen3_n13_ccnot3_j_n3125 (1);
  n3130_o <= gen3_n13_ccnot3_j_n3125 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3131_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3132_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3133_o <= n3131_o & n3132_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3134_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3135_o <= n3133_o & n3134_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3136 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3135_o,
    o => gen3_n14_ccnot3_j_o);
  n3139_o <= gen3_n14_ccnot3_j_n3136 (2);
  n3140_o <= gen3_n14_ccnot3_j_n3136 (1);
  n3141_o <= gen3_n14_ccnot3_j_n3136 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3142_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3143_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3144_o <= n3142_o & n3143_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3145_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3146_o <= n3144_o & n3145_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3147 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3146_o,
    o => gen3_n15_ccnot3_j_o);
  n3150_o <= gen3_n15_ccnot3_j_n3147 (2);
  n3151_o <= gen3_n15_ccnot3_j_n3147 (1);
  n3152_o <= gen3_n15_ccnot3_j_n3147 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3153_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3154_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3155_o <= n3153_o & n3154_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3156_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3157_o <= n3155_o & n3156_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3158 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3157_o,
    o => gen3_n16_ccnot3_j_o);
  n3161_o <= gen3_n16_ccnot3_j_n3158 (2);
  n3162_o <= gen3_n16_ccnot3_j_n3158 (1);
  n3163_o <= gen3_n16_ccnot3_j_n3158 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3164_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3165_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3166_o <= n3164_o & n3165_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3167_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3168_o <= n3166_o & n3167_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n3169 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n3168_o,
    o => gen3_n17_ccnot3_j_o);
  n3172_o <= gen3_n17_ccnot3_j_n3169 (2);
  n3173_o <= gen3_n17_ccnot3_j_n3169 (1);
  n3174_o <= gen3_n17_ccnot3_j_n3169 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3175_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3176_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3177_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3178_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3179_o <= n3177_o & n3178_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3180 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3179_o,
    o => cnot_4_o);
  n3183_o <= cnot_4_n3180 (1);
  n3184_o <= cnot_4_n3180 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3185_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3186_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3187_o <= n3185_o & n3186_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3188_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3189_o <= n3187_o & n3188_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n3190 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n3189_o,
    o => gen4_n16_peres4_j_o);
  n3193_o <= gen4_n16_peres4_j_n3190 (2);
  n3194_o <= gen4_n16_peres4_j_n3190 (1);
  n3195_o <= gen4_n16_peres4_j_n3190 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3196_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3197_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3198_o <= n3196_o & n3197_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3199_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3200_o <= n3198_o & n3199_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3201 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3200_o,
    o => gen4_n15_peres4_j_o);
  n3204_o <= gen4_n15_peres4_j_n3201 (2);
  n3205_o <= gen4_n15_peres4_j_n3201 (1);
  n3206_o <= gen4_n15_peres4_j_n3201 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3207_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3208_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3209_o <= n3207_o & n3208_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3210_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3211_o <= n3209_o & n3210_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3212 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3211_o,
    o => gen4_n14_peres4_j_o);
  n3215_o <= gen4_n14_peres4_j_n3212 (2);
  n3216_o <= gen4_n14_peres4_j_n3212 (1);
  n3217_o <= gen4_n14_peres4_j_n3212 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3218_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3219_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3220_o <= n3218_o & n3219_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3221_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3222_o <= n3220_o & n3221_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3223 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3222_o,
    o => gen4_n13_peres4_j_o);
  n3226_o <= gen4_n13_peres4_j_n3223 (2);
  n3227_o <= gen4_n13_peres4_j_n3223 (1);
  n3228_o <= gen4_n13_peres4_j_n3223 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3229_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3230_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3231_o <= n3229_o & n3230_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3232_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3233_o <= n3231_o & n3232_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3234 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3233_o,
    o => gen4_n12_peres4_j_o);
  n3237_o <= gen4_n12_peres4_j_n3234 (2);
  n3238_o <= gen4_n12_peres4_j_n3234 (1);
  n3239_o <= gen4_n12_peres4_j_n3234 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3240_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3241_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3242_o <= n3240_o & n3241_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3243_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3244_o <= n3242_o & n3243_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3245 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3244_o,
    o => gen4_n11_peres4_j_o);
  n3248_o <= gen4_n11_peres4_j_n3245 (2);
  n3249_o <= gen4_n11_peres4_j_n3245 (1);
  n3250_o <= gen4_n11_peres4_j_n3245 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3251_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3252_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3253_o <= n3251_o & n3252_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3254_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3255_o <= n3253_o & n3254_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3256 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3255_o,
    o => gen4_n10_peres4_j_o);
  n3259_o <= gen4_n10_peres4_j_n3256 (2);
  n3260_o <= gen4_n10_peres4_j_n3256 (1);
  n3261_o <= gen4_n10_peres4_j_n3256 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3262_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3263_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3264_o <= n3262_o & n3263_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3265_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3266_o <= n3264_o & n3265_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3267 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3266_o,
    o => gen4_n9_peres4_j_o);
  n3270_o <= gen4_n9_peres4_j_n3267 (2);
  n3271_o <= gen4_n9_peres4_j_n3267 (1);
  n3272_o <= gen4_n9_peres4_j_n3267 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3273_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3274_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3275_o <= n3273_o & n3274_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3276_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3277_o <= n3275_o & n3276_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3278 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3277_o,
    o => gen4_n8_peres4_j_o);
  n3281_o <= gen4_n8_peres4_j_n3278 (2);
  n3282_o <= gen4_n8_peres4_j_n3278 (1);
  n3283_o <= gen4_n8_peres4_j_n3278 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3284_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3285_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3286_o <= n3284_o & n3285_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3287_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3288_o <= n3286_o & n3287_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3289 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3288_o,
    o => gen4_n7_peres4_j_o);
  n3292_o <= gen4_n7_peres4_j_n3289 (2);
  n3293_o <= gen4_n7_peres4_j_n3289 (1);
  n3294_o <= gen4_n7_peres4_j_n3289 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3295_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3296_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3297_o <= n3295_o & n3296_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3298_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3299_o <= n3297_o & n3298_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3300 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3299_o,
    o => gen4_n6_peres4_j_o);
  n3303_o <= gen4_n6_peres4_j_n3300 (2);
  n3304_o <= gen4_n6_peres4_j_n3300 (1);
  n3305_o <= gen4_n6_peres4_j_n3300 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3306_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3307_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3308_o <= n3306_o & n3307_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3309_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3310_o <= n3308_o & n3309_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3311 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3310_o,
    o => gen4_n5_peres4_j_o);
  n3314_o <= gen4_n5_peres4_j_n3311 (2);
  n3315_o <= gen4_n5_peres4_j_n3311 (1);
  n3316_o <= gen4_n5_peres4_j_n3311 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3317_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3318_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3319_o <= n3317_o & n3318_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3320_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3321_o <= n3319_o & n3320_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3322 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3321_o,
    o => gen4_n4_peres4_j_o);
  n3325_o <= gen4_n4_peres4_j_n3322 (2);
  n3326_o <= gen4_n4_peres4_j_n3322 (1);
  n3327_o <= gen4_n4_peres4_j_n3322 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3328_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3329_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3330_o <= n3328_o & n3329_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3331_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3332_o <= n3330_o & n3331_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3333 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3332_o,
    o => gen4_n3_peres4_j_o);
  n3336_o <= gen4_n3_peres4_j_n3333 (2);
  n3337_o <= gen4_n3_peres4_j_n3333 (1);
  n3338_o <= gen4_n3_peres4_j_n3333 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3339_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3340_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3341_o <= n3339_o & n3340_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3342_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3343_o <= n3341_o & n3342_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3344 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3343_o,
    o => gen4_n2_peres4_j_o);
  n3347_o <= gen4_n2_peres4_j_n3344 (2);
  n3348_o <= gen4_n2_peres4_j_n3344 (1);
  n3349_o <= gen4_n2_peres4_j_n3344 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3350_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3351_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3352_o <= n3350_o & n3351_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3353_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3354_o <= n3352_o & n3353_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3355 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3354_o,
    o => gen4_n1_peres4_j_o);
  n3358_o <= gen4_n1_peres4_j_n3355 (2);
  n3359_o <= gen4_n1_peres4_j_n3355 (1);
  n3360_o <= gen4_n1_peres4_j_n3355 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3361_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3362_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3363_o <= n3361_o & n3362_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3364_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3365_o <= n3363_o & n3364_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3366 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3365_o,
    o => gen4_n0_peres4_j_o);
  n3369_o <= gen4_n0_peres4_j_n3366 (2);
  n3370_o <= gen4_n0_peres4_j_n3366 (1);
  n3371_o <= gen4_n0_peres4_j_n3366 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3372_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3373_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3374_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3375_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3376_o <= n3374_o & n3375_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3377 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3376_o,
    o => gen5_n1_cnot5_j_o);
  n3380_o <= gen5_n1_cnot5_j_n3377 (1);
  n3381_o <= gen5_n1_cnot5_j_n3377 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3382_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3383_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3384_o <= n3382_o & n3383_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3385 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3384_o,
    o => gen5_n2_cnot5_j_o);
  n3388_o <= gen5_n2_cnot5_j_n3385 (1);
  n3389_o <= gen5_n2_cnot5_j_n3385 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3390_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3391_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3392_o <= n3390_o & n3391_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3393 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3392_o,
    o => gen5_n3_cnot5_j_o);
  n3396_o <= gen5_n3_cnot5_j_n3393 (1);
  n3397_o <= gen5_n3_cnot5_j_n3393 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3398_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3399_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3400_o <= n3398_o & n3399_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3401 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3400_o,
    o => gen5_n4_cnot5_j_o);
  n3404_o <= gen5_n4_cnot5_j_n3401 (1);
  n3405_o <= gen5_n4_cnot5_j_n3401 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3406_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3407_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3408_o <= n3406_o & n3407_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3409 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3408_o,
    o => gen5_n5_cnot5_j_o);
  n3412_o <= gen5_n5_cnot5_j_n3409 (1);
  n3413_o <= gen5_n5_cnot5_j_n3409 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3414_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3415_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3416_o <= n3414_o & n3415_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3417 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3416_o,
    o => gen5_n6_cnot5_j_o);
  n3420_o <= gen5_n6_cnot5_j_n3417 (1);
  n3421_o <= gen5_n6_cnot5_j_n3417 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3422_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3423_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3424_o <= n3422_o & n3423_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3425 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3424_o,
    o => gen5_n7_cnot5_j_o);
  n3428_o <= gen5_n7_cnot5_j_n3425 (1);
  n3429_o <= gen5_n7_cnot5_j_n3425 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3430_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3431_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3432_o <= n3430_o & n3431_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3433 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3432_o,
    o => gen5_n8_cnot5_j_o);
  n3436_o <= gen5_n8_cnot5_j_n3433 (1);
  n3437_o <= gen5_n8_cnot5_j_n3433 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3438_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3439_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3440_o <= n3438_o & n3439_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3441 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3440_o,
    o => gen5_n9_cnot5_j_o);
  n3444_o <= gen5_n9_cnot5_j_n3441 (1);
  n3445_o <= gen5_n9_cnot5_j_n3441 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3446_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3447_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3448_o <= n3446_o & n3447_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3449 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3448_o,
    o => gen5_n10_cnot5_j_o);
  n3452_o <= gen5_n10_cnot5_j_n3449 (1);
  n3453_o <= gen5_n10_cnot5_j_n3449 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3454_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3455_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3456_o <= n3454_o & n3455_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3457 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3456_o,
    o => gen5_n11_cnot5_j_o);
  n3460_o <= gen5_n11_cnot5_j_n3457 (1);
  n3461_o <= gen5_n11_cnot5_j_n3457 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3462_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3463_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3464_o <= n3462_o & n3463_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3465 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3464_o,
    o => gen5_n12_cnot5_j_o);
  n3468_o <= gen5_n12_cnot5_j_n3465 (1);
  n3469_o <= gen5_n12_cnot5_j_n3465 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3470_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3471_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3472_o <= n3470_o & n3471_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3473 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3472_o,
    o => gen5_n13_cnot5_j_o);
  n3476_o <= gen5_n13_cnot5_j_n3473 (1);
  n3477_o <= gen5_n13_cnot5_j_n3473 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3478_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3479_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3480_o <= n3478_o & n3479_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3481 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3480_o,
    o => gen5_n14_cnot5_j_o);
  n3484_o <= gen5_n14_cnot5_j_n3481 (1);
  n3485_o <= gen5_n14_cnot5_j_n3481 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3486_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3487_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3488_o <= n3486_o & n3487_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3489 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3488_o,
    o => gen5_n15_cnot5_j_o);
  n3492_o <= gen5_n15_cnot5_j_n3489 (1);
  n3493_o <= gen5_n15_cnot5_j_n3489 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3494_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3495_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3496_o <= n3494_o & n3495_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n3497 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n3496_o,
    o => gen5_n16_cnot5_j_o);
  n3500_o <= gen5_n16_cnot5_j_n3497 (1);
  n3501_o <= gen5_n16_cnot5_j_n3497 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3502_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3503_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3504_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3505_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3506_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3507_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3508_o <= n3506_o & n3507_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3509 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3508_o,
    o => gen6_n1_cnot1_j_o);
  n3512_o <= gen6_n1_cnot1_j_n3509 (1);
  n3513_o <= gen6_n1_cnot1_j_n3509 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3514_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3515_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3516_o <= n3514_o & n3515_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3517 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3516_o,
    o => gen6_n2_cnot1_j_o);
  n3520_o <= gen6_n2_cnot1_j_n3517 (1);
  n3521_o <= gen6_n2_cnot1_j_n3517 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3522_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3523_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3524_o <= n3522_o & n3523_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3525 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3524_o,
    o => gen6_n3_cnot1_j_o);
  n3528_o <= gen6_n3_cnot1_j_n3525 (1);
  n3529_o <= gen6_n3_cnot1_j_n3525 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3530_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3531_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3532_o <= n3530_o & n3531_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3533 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3532_o,
    o => gen6_n4_cnot1_j_o);
  n3536_o <= gen6_n4_cnot1_j_n3533 (1);
  n3537_o <= gen6_n4_cnot1_j_n3533 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3538_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3539_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3540_o <= n3538_o & n3539_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3541 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3540_o,
    o => gen6_n5_cnot1_j_o);
  n3544_o <= gen6_n5_cnot1_j_n3541 (1);
  n3545_o <= gen6_n5_cnot1_j_n3541 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3546_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3547_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3548_o <= n3546_o & n3547_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3549 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3548_o,
    o => gen6_n6_cnot1_j_o);
  n3552_o <= gen6_n6_cnot1_j_n3549 (1);
  n3553_o <= gen6_n6_cnot1_j_n3549 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3554_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3555_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3556_o <= n3554_o & n3555_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3557 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3556_o,
    o => gen6_n7_cnot1_j_o);
  n3560_o <= gen6_n7_cnot1_j_n3557 (1);
  n3561_o <= gen6_n7_cnot1_j_n3557 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3562_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3563_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3564_o <= n3562_o & n3563_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3565 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3564_o,
    o => gen6_n8_cnot1_j_o);
  n3568_o <= gen6_n8_cnot1_j_n3565 (1);
  n3569_o <= gen6_n8_cnot1_j_n3565 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3570_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3571_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3572_o <= n3570_o & n3571_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3573 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3572_o,
    o => gen6_n9_cnot1_j_o);
  n3576_o <= gen6_n9_cnot1_j_n3573 (1);
  n3577_o <= gen6_n9_cnot1_j_n3573 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3578_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3579_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3580_o <= n3578_o & n3579_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3581 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3580_o,
    o => gen6_n10_cnot1_j_o);
  n3584_o <= gen6_n10_cnot1_j_n3581 (1);
  n3585_o <= gen6_n10_cnot1_j_n3581 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3586_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3587_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3588_o <= n3586_o & n3587_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3589 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3588_o,
    o => gen6_n11_cnot1_j_o);
  n3592_o <= gen6_n11_cnot1_j_n3589 (1);
  n3593_o <= gen6_n11_cnot1_j_n3589 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3594_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3595_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3596_o <= n3594_o & n3595_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3597 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3596_o,
    o => gen6_n12_cnot1_j_o);
  n3600_o <= gen6_n12_cnot1_j_n3597 (1);
  n3601_o <= gen6_n12_cnot1_j_n3597 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3602_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3603_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3604_o <= n3602_o & n3603_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3605 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3604_o,
    o => gen6_n13_cnot1_j_o);
  n3608_o <= gen6_n13_cnot1_j_n3605 (1);
  n3609_o <= gen6_n13_cnot1_j_n3605 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3610_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3611_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3612_o <= n3610_o & n3611_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3613 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3612_o,
    o => gen6_n14_cnot1_j_o);
  n3616_o <= gen6_n14_cnot1_j_n3613 (1);
  n3617_o <= gen6_n14_cnot1_j_n3613 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3618_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3619_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3620_o <= n3618_o & n3619_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3621 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3620_o,
    o => gen6_n15_cnot1_j_o);
  n3624_o <= gen6_n15_cnot1_j_n3621 (1);
  n3625_o <= gen6_n15_cnot1_j_n3621 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3626_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3627_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3628_o <= n3626_o & n3627_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3629 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3628_o,
    o => gen6_n16_cnot1_j_o);
  n3632_o <= gen6_n16_cnot1_j_n3629 (1);
  n3633_o <= gen6_n16_cnot1_j_n3629 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3634_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3635_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3636_o <= n3634_o & n3635_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n3637 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n3636_o,
    o => gen6_n17_cnot1_j_o);
  n3640_o <= gen6_n17_cnot1_j_n3637 (1);
  n3641_o <= gen6_n17_cnot1_j_n3637 (0);
  n3642_o <= n2852_o & n2844_o & n2836_o & n2828_o & n2820_o & n2812_o & n2804_o & n2796_o & n2788_o & n2780_o & n2772_o & n2764_o & n2756_o & n2748_o & n2740_o & n2732_o & n2724_o & n2854_o;
  n3643_o <= n2853_o & n2845_o & n2837_o & n2829_o & n2821_o & n2813_o & n2805_o & n2797_o & n2789_o & n2781_o & n2773_o & n2765_o & n2757_o & n2749_o & n2741_o & n2733_o & n2725_o & n2855_o;
  n3644_o <= n2857_o & n2864_o & n2872_o & n2880_o & n2888_o & n2896_o & n2904_o & n2912_o & n2920_o & n2928_o & n2936_o & n2944_o & n2952_o & n2960_o & n2968_o & n2976_o & n2984_o & n2856_o;
  n3645_o <= n2865_o & n2873_o & n2881_o & n2889_o & n2897_o & n2905_o & n2913_o & n2921_o & n2929_o & n2937_o & n2945_o & n2953_o & n2961_o & n2969_o & n2977_o & n2985_o & n2986_o;
  n3646_o <= n3174_o & n3163_o & n3152_o & n3141_o & n3130_o & n3119_o & n3108_o & n3097_o & n3086_o & n3075_o & n3064_o & n3053_o & n3042_o & n3031_o & n3020_o & n3009_o & n2998_o & n2987_o;
  n3647_o <= n3175_o & n3173_o & n3162_o & n3151_o & n3140_o & n3129_o & n3118_o & n3107_o & n3096_o & n3085_o & n3074_o & n3063_o & n3052_o & n3041_o & n3030_o & n3019_o & n3008_o & n2997_o;
  n3648_o <= n3176_o & n3172_o & n3161_o & n3150_o & n3139_o & n3128_o & n3117_o & n3106_o & n3095_o & n3084_o & n3073_o & n3062_o & n3051_o & n3040_o & n3029_o & n3018_o & n3007_o & n2996_o;
  n3649_o <= n3183_o & n3193_o & n3204_o & n3215_o & n3226_o & n3237_o & n3248_o & n3259_o & n3270_o & n3281_o & n3292_o & n3303_o & n3314_o & n3325_o & n3336_o & n3347_o & n3358_o & n3369_o;
  n3650_o <= n3195_o & n3206_o & n3217_o & n3228_o & n3239_o & n3250_o & n3261_o & n3272_o & n3283_o & n3294_o & n3305_o & n3316_o & n3327_o & n3338_o & n3349_o & n3360_o & n3371_o & n3372_o;
  n3651_o <= n3184_o & n3194_o & n3205_o & n3216_o & n3227_o & n3238_o & n3249_o & n3260_o & n3271_o & n3282_o & n3293_o & n3304_o & n3315_o & n3326_o & n3337_o & n3348_o & n3359_o & n3370_o;
  n3652_o <= n3501_o & n3493_o & n3485_o & n3477_o & n3469_o & n3461_o & n3453_o & n3445_o & n3437_o & n3429_o & n3421_o & n3413_o & n3405_o & n3397_o & n3389_o & n3381_o & n3373_o;
  n3653_o <= n3503_o & n3500_o & n3492_o & n3484_o & n3476_o & n3468_o & n3460_o & n3452_o & n3444_o & n3436_o & n3428_o & n3420_o & n3412_o & n3404_o & n3396_o & n3388_o & n3380_o & n3502_o;
  n3654_o <= n3640_o & n3632_o & n3624_o & n3616_o & n3608_o & n3600_o & n3592_o & n3584_o & n3576_o & n3568_o & n3560_o & n3552_o & n3544_o & n3536_o & n3528_o & n3520_o & n3512_o & n3504_o;
  n3655_o <= n3641_o & n3633_o & n3625_o & n3617_o & n3609_o & n3601_o & n3593_o & n3585_o & n3577_o & n3569_o & n3561_o & n3553_o & n3545_o & n3537_o & n3529_o & n3521_o & n3513_o & n3505_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2709_o : std_logic_vector (1 downto 0);
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic_vector (2 downto 0);
begin
  o <= n2715_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2709_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2710_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2711_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2712_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2713_o <= n2711_o and n2712_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2714_o <= n2710_o xor n2713_o;
  n2715_o <= n2709_o & n2714_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic_vector (1 downto 0);
begin
  o <= n2707_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2703_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2704_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2705_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2706_o <= n2704_o xor n2705_o;
  n2707_o <= n2703_o & n2706_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic_vector (16 downto 0);
begin
  o <= n2701_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2679_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2680_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2681_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2682_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2683_o <= not n2682_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2684_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2685_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2686_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2687_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2688_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2689_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2690_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2691_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2692_o <= not n2691_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2693_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2694_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2695_o <= not n2694_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2696_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2697_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2698_o <= not n2697_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2699_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2700_o <= not n2699_o;
  n2701_o <= n2679_o & n2680_o & n2681_o & n2683_o & n2684_o & n2685_o & n2686_o & n2687_o & n2688_o & n2689_o & n2690_o & n2692_o & n2693_o & n2695_o & n2696_o & n2698_o & n2700_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2654 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2662 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2670 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic_vector (2 downto 0);
  signal n2677_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2675_o;
  o <= n2676_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2677_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2651_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2652_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2653_o <= n2651_o & n2652_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2654 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2653_o,
    o => gen1_n0_cnot0_o);
  n2657_o <= gen1_n0_cnot0_n2654 (1);
  n2658_o <= gen1_n0_cnot0_n2654 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2659_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2660_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2661_o <= n2659_o & n2660_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2662 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2661_o,
    o => gen1_n1_cnot0_o);
  n2665_o <= gen1_n1_cnot0_n2662 (1);
  n2666_o <= gen1_n1_cnot0_n2662 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2667_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2668_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2669_o <= n2667_o & n2668_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2670 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2669_o,
    o => gen1_n2_cnot0_o);
  n2673_o <= gen1_n2_cnot0_n2670 (1);
  n2674_o <= gen1_n2_cnot0_n2670 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2675_o <= ctrl_prop (3);
  n2676_o <= n2674_o & n2666_o & n2658_o;
  n2677_o <= n2673_o & n2665_o & n2657_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic_vector (16 downto 0);
begin
  o <= n2648_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2626_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2627_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2628_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2629_o <= not n2628_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2630_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2631_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2632_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2633_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2634_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2635_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2636_o <= not n2635_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2637_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2638_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2639_o <= not n2638_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2640_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2641_o <= not n2640_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2642_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2643_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2644_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2645_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2646_o <= not n2645_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2647_o <= i (0);
  n2648_o <= n2626_o & n2627_o & n2629_o & n2630_o & n2631_o & n2632_o & n2633_o & n2634_o & n2636_o & n2637_o & n2639_o & n2641_o & n2642_o & n2643_o & n2644_o & n2646_o & n2647_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2609 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2617 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic_vector (1 downto 0);
  signal n2624_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2622_o;
  o <= n2623_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2624_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2606_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2607_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2608_o <= n2606_o & n2607_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2609 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2608_o,
    o => gen1_n0_cnot0_o);
  n2612_o <= gen1_n0_cnot0_n2609 (1);
  n2613_o <= gen1_n0_cnot0_n2609 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2614_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2615_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2616_o <= n2614_o & n2615_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2617 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2616_o,
    o => gen1_n1_cnot0_o);
  n2620_o <= gen1_n1_cnot0_n2617 (1);
  n2621_o <= gen1_n1_cnot0_n2617 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2622_o <= ctrl_prop (2);
  n2623_o <= n2621_o & n2613_o;
  n2624_o <= n2620_o & n2612_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic;
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic_vector (16 downto 0);
begin
  o <= n2603_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2577_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2578_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2579_o <= not n2578_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2580_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2581_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2582_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2583_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2584_o <= not n2583_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2585_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2586_o <= not n2585_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2587_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2588_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2589_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2590_o <= not n2589_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2591_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2592_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2593_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2594_o <= not n2593_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2595_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2596_o <= not n2595_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2597_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2598_o <= not n2597_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2599_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2600_o <= not n2599_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2601_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2602_o <= not n2601_o;
  n2603_o <= n2577_o & n2579_o & n2580_o & n2581_o & n2582_o & n2584_o & n2586_o & n2587_o & n2588_o & n2590_o & n2591_o & n2592_o & n2594_o & n2596_o & n2598_o & n2600_o & n2602_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2448 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2456 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2464 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2472 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2480 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2488 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2496 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2504 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2512 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2520 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2528 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2536 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2544 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2552 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2560 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2568 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic_vector (15 downto 0);
  signal n2575_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2573_o;
  o <= n2574_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2575_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2445_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2446_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2447_o <= n2445_o & n2446_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2448 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2447_o,
    o => gen1_n0_cnot0_o);
  n2451_o <= gen1_n0_cnot0_n2448 (1);
  n2452_o <= gen1_n0_cnot0_n2448 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2453_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2454_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2455_o <= n2453_o & n2454_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2456 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2455_o,
    o => gen1_n1_cnot0_o);
  n2459_o <= gen1_n1_cnot0_n2456 (1);
  n2460_o <= gen1_n1_cnot0_n2456 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2461_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2462_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2463_o <= n2461_o & n2462_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2464 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2463_o,
    o => gen1_n2_cnot0_o);
  n2467_o <= gen1_n2_cnot0_n2464 (1);
  n2468_o <= gen1_n2_cnot0_n2464 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2469_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2470_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2472 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2471_o,
    o => gen1_n3_cnot0_o);
  n2475_o <= gen1_n3_cnot0_n2472 (1);
  n2476_o <= gen1_n3_cnot0_n2472 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2477_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2478_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2479_o <= n2477_o & n2478_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2480 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2479_o,
    o => gen1_n4_cnot0_o);
  n2483_o <= gen1_n4_cnot0_n2480 (1);
  n2484_o <= gen1_n4_cnot0_n2480 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2485_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2486_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2487_o <= n2485_o & n2486_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2488 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2487_o,
    o => gen1_n5_cnot0_o);
  n2491_o <= gen1_n5_cnot0_n2488 (1);
  n2492_o <= gen1_n5_cnot0_n2488 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2493_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2494_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2495_o <= n2493_o & n2494_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2496 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2495_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2499_o <= gen1_n6_cnot0_n2496 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2500_o <= gen1_n6_cnot0_n2496 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2501_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2502_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2503_o <= n2501_o & n2502_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2504 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2503_o,
    o => gen1_n7_cnot0_o);
  n2507_o <= gen1_n7_cnot0_n2504 (1);
  n2508_o <= gen1_n7_cnot0_n2504 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2509_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2510_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2511_o <= n2509_o & n2510_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2512 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2511_o,
    o => gen1_n8_cnot0_o);
  n2515_o <= gen1_n8_cnot0_n2512 (1);
  n2516_o <= gen1_n8_cnot0_n2512 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2517_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2518_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2520 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2519_o,
    o => gen1_n9_cnot0_o);
  n2523_o <= gen1_n9_cnot0_n2520 (1);
  n2524_o <= gen1_n9_cnot0_n2520 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2525_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2526_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2528 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2527_o,
    o => gen1_n10_cnot0_o);
  n2531_o <= gen1_n10_cnot0_n2528 (1);
  n2532_o <= gen1_n10_cnot0_n2528 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2533_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2534_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2535_o <= n2533_o & n2534_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2536 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2535_o,
    o => gen1_n11_cnot0_o);
  n2539_o <= gen1_n11_cnot0_n2536 (1);
  n2540_o <= gen1_n11_cnot0_n2536 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2541_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2542_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2543_o <= n2541_o & n2542_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2544 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2543_o,
    o => gen1_n12_cnot0_o);
  n2547_o <= gen1_n12_cnot0_n2544 (1);
  n2548_o <= gen1_n12_cnot0_n2544 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2549_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2550_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2552 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2551_o,
    o => gen1_n13_cnot0_o);
  n2555_o <= gen1_n13_cnot0_n2552 (1);
  n2556_o <= gen1_n13_cnot0_n2552 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2557_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2558_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2559_o <= n2557_o & n2558_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2560 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2559_o,
    o => gen1_n14_cnot0_o);
  n2563_o <= gen1_n14_cnot0_n2560 (1);
  n2564_o <= gen1_n14_cnot0_n2560 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2565_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2566_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2567_o <= n2565_o & n2566_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2568 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2567_o,
    o => gen1_n15_cnot0_o);
  n2571_o <= gen1_n15_cnot0_n2568 (1);
  n2572_o <= gen1_n15_cnot0_n2568 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2573_o <= ctrl_prop (16);
  n2574_o <= n2572_o & n2564_o & n2556_o & n2548_o & n2540_o & n2532_o & n2524_o & n2516_o & n2508_o & n2500_o & n2492_o & n2484_o & n2476_o & n2468_o & n2460_o & n2452_o;
  n2575_o <= n2571_o & n2563_o & n2555_o & n2547_o & n2539_o & n2531_o & n2523_o & n2515_o & n2507_o & n2499_o & n2491_o & n2483_o & n2475_o & n2467_o & n2459_o & n2451_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2307 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2315 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2323 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2331 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2339 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2347 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2355 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2363 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2371 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2379 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2387 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2395 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2403 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2411 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2419 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2427 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2435 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (16 downto 0);
  signal n2442_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2440_o;
  o <= n2441_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2442_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2304_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2305_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2306_o <= n2304_o & n2305_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2307 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2306_o,
    o => gen1_n0_cnot0_o);
  n2310_o <= gen1_n0_cnot0_n2307 (1);
  n2311_o <= gen1_n0_cnot0_n2307 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2312_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2313_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2314_o <= n2312_o & n2313_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2315 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2314_o,
    o => gen1_n1_cnot0_o);
  n2318_o <= gen1_n1_cnot0_n2315 (1);
  n2319_o <= gen1_n1_cnot0_n2315 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2320_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2321_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2322_o <= n2320_o & n2321_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2323 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2322_o,
    o => gen1_n2_cnot0_o);
  n2326_o <= gen1_n2_cnot0_n2323 (1);
  n2327_o <= gen1_n2_cnot0_n2323 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2328_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2329_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2330_o <= n2328_o & n2329_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2331 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2330_o,
    o => gen1_n3_cnot0_o);
  n2334_o <= gen1_n3_cnot0_n2331 (1);
  n2335_o <= gen1_n3_cnot0_n2331 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2336_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2337_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2338_o <= n2336_o & n2337_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2339 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2338_o,
    o => gen1_n4_cnot0_o);
  n2342_o <= gen1_n4_cnot0_n2339 (1);
  n2343_o <= gen1_n4_cnot0_n2339 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2344_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2345_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2346_o <= n2344_o & n2345_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2347 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2346_o,
    o => gen1_n5_cnot0_o);
  n2350_o <= gen1_n5_cnot0_n2347 (1);
  n2351_o <= gen1_n5_cnot0_n2347 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2352_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2353_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2354_o <= n2352_o & n2353_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2355 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2354_o,
    o => gen1_n6_cnot0_o);
  n2358_o <= gen1_n6_cnot0_n2355 (1);
  n2359_o <= gen1_n6_cnot0_n2355 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2360_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2361_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2362_o <= n2360_o & n2361_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2363 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2362_o,
    o => gen1_n7_cnot0_o);
  n2366_o <= gen1_n7_cnot0_n2363 (1);
  n2367_o <= gen1_n7_cnot0_n2363 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2368_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2369_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2370_o <= n2368_o & n2369_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2371 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2370_o,
    o => gen1_n8_cnot0_o);
  n2374_o <= gen1_n8_cnot0_n2371 (1);
  n2375_o <= gen1_n8_cnot0_n2371 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2376_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2377_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2378_o <= n2376_o & n2377_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2379 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2378_o,
    o => gen1_n9_cnot0_o);
  n2382_o <= gen1_n9_cnot0_n2379 (1);
  n2383_o <= gen1_n9_cnot0_n2379 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2384_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2385_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2386_o <= n2384_o & n2385_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2387 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2386_o,
    o => gen1_n10_cnot0_o);
  n2390_o <= gen1_n10_cnot0_n2387 (1);
  n2391_o <= gen1_n10_cnot0_n2387 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2392_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2393_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2394_o <= n2392_o & n2393_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2395 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2394_o,
    o => gen1_n11_cnot0_o);
  n2398_o <= gen1_n11_cnot0_n2395 (1);
  n2399_o <= gen1_n11_cnot0_n2395 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2400_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2401_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2402_o <= n2400_o & n2401_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2403 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2402_o,
    o => gen1_n12_cnot0_o);
  n2406_o <= gen1_n12_cnot0_n2403 (1);
  n2407_o <= gen1_n12_cnot0_n2403 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2408_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2409_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2410_o <= n2408_o & n2409_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2411 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2410_o,
    o => gen1_n13_cnot0_o);
  n2414_o <= gen1_n13_cnot0_n2411 (1);
  n2415_o <= gen1_n13_cnot0_n2411 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2416_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2417_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2418_o <= n2416_o & n2417_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2419 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2418_o,
    o => gen1_n14_cnot0_o);
  n2422_o <= gen1_n14_cnot0_n2419 (1);
  n2423_o <= gen1_n14_cnot0_n2419 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2424_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2425_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2426_o <= n2424_o & n2425_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2427 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2426_o,
    o => gen1_n15_cnot0_o);
  n2430_o <= gen1_n15_cnot0_n2427 (1);
  n2431_o <= gen1_n15_cnot0_n2427 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2432_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2433_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2434_o <= n2432_o & n2433_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2435 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2434_o,
    o => gen1_n16_cnot0_o);
  n2438_o <= gen1_n16_cnot0_n2435 (1);
  n2439_o <= gen1_n16_cnot0_n2435 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2440_o <= ctrl_prop (17);
  n2441_o <= n2439_o & n2431_o & n2423_o & n2415_o & n2407_o & n2399_o & n2391_o & n2383_o & n2375_o & n2367_o & n2359_o & n2351_o & n2343_o & n2335_o & n2327_o & n2319_o & n2311_o;
  n2442_o <= n2438_o & n2430_o & n2422_o & n2414_o & n2406_o & n2398_o & n2390_o & n2382_o & n2374_o & n2366_o & n2358_o & n2350_o & n2342_o & n2334_o & n2326_o & n2318_o & n2310_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1421 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1429 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1437 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1445 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1453 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1461 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1469 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1477 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1485 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1493 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1501 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1509 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1517 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1525 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1533 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1541 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1553 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1561 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1569 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1577 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1585 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1593 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1601 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1609 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1617 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1625 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1633 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1641 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1649 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1657 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1665 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic_vector (1 downto 0);
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic_vector (1 downto 0);
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1677 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic_vector (1 downto 0);
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1688 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic_vector (1 downto 0);
  signal n1697_o : std_logic;
  signal n1698_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1699 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic_vector (1 downto 0);
  signal n1708_o : std_logic;
  signal n1709_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1710 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (1 downto 0);
  signal n1719_o : std_logic;
  signal n1720_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1721 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic_vector (1 downto 0);
  signal n1730_o : std_logic;
  signal n1731_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1732 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic_vector (1 downto 0);
  signal n1741_o : std_logic;
  signal n1742_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1743 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic_vector (1 downto 0);
  signal n1752_o : std_logic;
  signal n1753_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1754 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (1 downto 0);
  signal n1763_o : std_logic;
  signal n1764_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1765 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic_vector (1 downto 0);
  signal n1774_o : std_logic;
  signal n1775_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1776 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic_vector (1 downto 0);
  signal n1785_o : std_logic;
  signal n1786_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1787 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal n1796_o : std_logic;
  signal n1797_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1798 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1809 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (1 downto 0);
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1820 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic_vector (1 downto 0);
  signal n1829_o : std_logic;
  signal n1830_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n1831 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic_vector (1 downto 0);
  signal n1840_o : std_logic;
  signal n1841_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n1842 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1853 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic_vector (1 downto 0);
  signal n1861_o : std_logic;
  signal n1862_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n1863 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic_vector (1 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n1874 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic_vector (1 downto 0);
  signal n1883_o : std_logic;
  signal n1884_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n1885 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic_vector (1 downto 0);
  signal n1894_o : std_logic;
  signal n1895_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n1896 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
  signal n1905_o : std_logic;
  signal n1906_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n1907 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic_vector (1 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n1918 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic_vector (1 downto 0);
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n1929 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic_vector (1 downto 0);
  signal n1938_o : std_logic;
  signal n1939_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1940 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic_vector (1 downto 0);
  signal n1949_o : std_logic;
  signal n1950_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1951 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic_vector (1 downto 0);
  signal n1960_o : std_logic;
  signal n1961_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1962 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic_vector (1 downto 0);
  signal n1971_o : std_logic;
  signal n1972_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1973 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic_vector (1 downto 0);
  signal n1982_o : std_logic;
  signal n1983_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1984 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (1 downto 0);
  signal n1993_o : std_logic;
  signal n1994_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1995 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic_vector (1 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2006 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic_vector (1 downto 0);
  signal n2015_o : std_logic;
  signal n2016_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2017 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic_vector (1 downto 0);
  signal n2026_o : std_logic;
  signal n2027_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2028 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic_vector (1 downto 0);
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2039 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2047 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2055 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2063 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2071 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2079 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2087 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2095 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2103 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2111 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2119 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2127 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2135 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2143 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2151 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2163 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2171 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2179 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2187 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2195 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2203 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2211 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2219 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2227 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2235 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2243 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2251 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2259 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2267 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2275 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2283 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic_vector (16 downto 0);
  signal n2289_o : std_logic_vector (16 downto 0);
  signal n2290_o : std_logic_vector (16 downto 0);
  signal n2291_o : std_logic_vector (16 downto 0);
  signal n2292_o : std_logic_vector (16 downto 0);
  signal n2293_o : std_logic_vector (16 downto 0);
  signal n2294_o : std_logic_vector (16 downto 0);
  signal n2295_o : std_logic_vector (16 downto 0);
  signal n2296_o : std_logic_vector (16 downto 0);
  signal n2297_o : std_logic_vector (16 downto 0);
  signal n2298_o : std_logic_vector (16 downto 0);
  signal n2299_o : std_logic_vector (16 downto 0);
  signal n2300_o : std_logic_vector (16 downto 0);
  signal n2301_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2288_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2289_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2290_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2291_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2292_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2293_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2294_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2295_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2296_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2297_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2298_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2299_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2300_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2301_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1418_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1419_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1420_o <= n1418_o & n1419_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1421 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1420_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1424_o <= gen1_n1_cnot1_j_n1421 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1425_o <= gen1_n1_cnot1_j_n1421 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1426_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1427_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1428_o <= n1426_o & n1427_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1429 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1428_o,
    o => gen1_n2_cnot1_j_o);
  n1432_o <= gen1_n2_cnot1_j_n1429 (1);
  n1433_o <= gen1_n2_cnot1_j_n1429 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1434_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1435_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1436_o <= n1434_o & n1435_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1437 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1436_o,
    o => gen1_n3_cnot1_j_o);
  n1440_o <= gen1_n3_cnot1_j_n1437 (1);
  n1441_o <= gen1_n3_cnot1_j_n1437 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1442_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1443_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1444_o <= n1442_o & n1443_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1445 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1444_o,
    o => gen1_n4_cnot1_j_o);
  n1448_o <= gen1_n4_cnot1_j_n1445 (1);
  n1449_o <= gen1_n4_cnot1_j_n1445 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1450_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1451_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1452_o <= n1450_o & n1451_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1453 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1452_o,
    o => gen1_n5_cnot1_j_o);
  n1456_o <= gen1_n5_cnot1_j_n1453 (1);
  n1457_o <= gen1_n5_cnot1_j_n1453 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1458_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1459_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1460_o <= n1458_o & n1459_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1461 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1460_o,
    o => gen1_n6_cnot1_j_o);
  n1464_o <= gen1_n6_cnot1_j_n1461 (1);
  n1465_o <= gen1_n6_cnot1_j_n1461 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1466_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1467_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1468_o <= n1466_o & n1467_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1469 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1468_o,
    o => gen1_n7_cnot1_j_o);
  n1472_o <= gen1_n7_cnot1_j_n1469 (1);
  n1473_o <= gen1_n7_cnot1_j_n1469 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1474_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1475_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1476_o <= n1474_o & n1475_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1477 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1476_o,
    o => gen1_n8_cnot1_j_o);
  n1480_o <= gen1_n8_cnot1_j_n1477 (1);
  n1481_o <= gen1_n8_cnot1_j_n1477 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1482_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1483_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1484_o <= n1482_o & n1483_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1485 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1484_o,
    o => gen1_n9_cnot1_j_o);
  n1488_o <= gen1_n9_cnot1_j_n1485 (1);
  n1489_o <= gen1_n9_cnot1_j_n1485 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1490_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1491_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1492_o <= n1490_o & n1491_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1493 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1492_o,
    o => gen1_n10_cnot1_j_o);
  n1496_o <= gen1_n10_cnot1_j_n1493 (1);
  n1497_o <= gen1_n10_cnot1_j_n1493 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1498_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1499_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1500_o <= n1498_o & n1499_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1501 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1500_o,
    o => gen1_n11_cnot1_j_o);
  n1504_o <= gen1_n11_cnot1_j_n1501 (1);
  n1505_o <= gen1_n11_cnot1_j_n1501 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1506_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1507_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1508_o <= n1506_o & n1507_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1509 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1508_o,
    o => gen1_n12_cnot1_j_o);
  n1512_o <= gen1_n12_cnot1_j_n1509 (1);
  n1513_o <= gen1_n12_cnot1_j_n1509 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1514_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1515_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1516_o <= n1514_o & n1515_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1517 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1516_o,
    o => gen1_n13_cnot1_j_o);
  n1520_o <= gen1_n13_cnot1_j_n1517 (1);
  n1521_o <= gen1_n13_cnot1_j_n1517 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1522_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1523_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1524_o <= n1522_o & n1523_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1525 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1524_o,
    o => gen1_n14_cnot1_j_o);
  n1528_o <= gen1_n14_cnot1_j_n1525 (1);
  n1529_o <= gen1_n14_cnot1_j_n1525 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1530_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1531_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1532_o <= n1530_o & n1531_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1533 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1532_o,
    o => gen1_n15_cnot1_j_o);
  n1536_o <= gen1_n15_cnot1_j_n1533 (1);
  n1537_o <= gen1_n15_cnot1_j_n1533 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1538_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1539_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1540_o <= n1538_o & n1539_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1541 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1540_o,
    o => gen1_n16_cnot1_j_o);
  n1544_o <= gen1_n16_cnot1_j_n1541 (1);
  n1545_o <= gen1_n16_cnot1_j_n1541 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1546_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1547_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1548_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1549_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1550_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1551_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1552_o <= n1550_o & n1551_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1553 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1552_o,
    o => gen2_n16_cnot2_j_o);
  n1556_o <= gen2_n16_cnot2_j_n1553 (1);
  n1557_o <= gen2_n16_cnot2_j_n1553 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1558_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1559_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1560_o <= n1558_o & n1559_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1561 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1560_o,
    o => gen2_n15_cnot2_j_o);
  n1564_o <= gen2_n15_cnot2_j_n1561 (1);
  n1565_o <= gen2_n15_cnot2_j_n1561 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1566_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1567_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1568_o <= n1566_o & n1567_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1569 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1568_o,
    o => gen2_n14_cnot2_j_o);
  n1572_o <= gen2_n14_cnot2_j_n1569 (1);
  n1573_o <= gen2_n14_cnot2_j_n1569 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1574_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1575_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1576_o <= n1574_o & n1575_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1577 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1576_o,
    o => gen2_n13_cnot2_j_o);
  n1580_o <= gen2_n13_cnot2_j_n1577 (1);
  n1581_o <= gen2_n13_cnot2_j_n1577 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1582_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1583_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1584_o <= n1582_o & n1583_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1585 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1584_o,
    o => gen2_n12_cnot2_j_o);
  n1588_o <= gen2_n12_cnot2_j_n1585 (1);
  n1589_o <= gen2_n12_cnot2_j_n1585 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1590_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1591_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1592_o <= n1590_o & n1591_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1593 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1592_o,
    o => gen2_n11_cnot2_j_o);
  n1596_o <= gen2_n11_cnot2_j_n1593 (1);
  n1597_o <= gen2_n11_cnot2_j_n1593 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1598_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1599_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1600_o <= n1598_o & n1599_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1601 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1600_o,
    o => gen2_n10_cnot2_j_o);
  n1604_o <= gen2_n10_cnot2_j_n1601 (1);
  n1605_o <= gen2_n10_cnot2_j_n1601 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1606_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1607_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1608_o <= n1606_o & n1607_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1609 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1608_o,
    o => gen2_n9_cnot2_j_o);
  n1612_o <= gen2_n9_cnot2_j_n1609 (1);
  n1613_o <= gen2_n9_cnot2_j_n1609 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1614_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1615_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1616_o <= n1614_o & n1615_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1617 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1616_o,
    o => gen2_n8_cnot2_j_o);
  n1620_o <= gen2_n8_cnot2_j_n1617 (1);
  n1621_o <= gen2_n8_cnot2_j_n1617 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1622_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1623_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1624_o <= n1622_o & n1623_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1625 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1624_o,
    o => gen2_n7_cnot2_j_o);
  n1628_o <= gen2_n7_cnot2_j_n1625 (1);
  n1629_o <= gen2_n7_cnot2_j_n1625 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1630_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1631_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1633 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1632_o,
    o => gen2_n6_cnot2_j_o);
  n1636_o <= gen2_n6_cnot2_j_n1633 (1);
  n1637_o <= gen2_n6_cnot2_j_n1633 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1638_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1639_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1640_o <= n1638_o & n1639_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1641 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1640_o,
    o => gen2_n5_cnot2_j_o);
  n1644_o <= gen2_n5_cnot2_j_n1641 (1);
  n1645_o <= gen2_n5_cnot2_j_n1641 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1646_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1647_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1648_o <= n1646_o & n1647_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1649 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1648_o,
    o => gen2_n4_cnot2_j_o);
  n1652_o <= gen2_n4_cnot2_j_n1649 (1);
  n1653_o <= gen2_n4_cnot2_j_n1649 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1654_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1655_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1657 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1656_o,
    o => gen2_n3_cnot2_j_o);
  n1660_o <= gen2_n3_cnot2_j_n1657 (1);
  n1661_o <= gen2_n3_cnot2_j_n1657 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1662_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1663_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1664_o <= n1662_o & n1663_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1665 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1664_o,
    o => gen2_n2_cnot2_j_o);
  n1668_o <= gen2_n2_cnot2_j_n1665 (1);
  n1669_o <= gen2_n2_cnot2_j_n1665 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1670_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1671_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1672_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1673_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1674_o <= n1672_o & n1673_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1675_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1677 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1676_o,
    o => gen3_n1_ccnot3_j_o);
  n1680_o <= gen3_n1_ccnot3_j_n1677 (2);
  n1681_o <= gen3_n1_ccnot3_j_n1677 (1);
  n1682_o <= gen3_n1_ccnot3_j_n1677 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1683_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1684_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1685_o <= n1683_o & n1684_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1686_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1687_o <= n1685_o & n1686_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1688 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1687_o,
    o => gen3_n2_ccnot3_j_o);
  n1691_o <= gen3_n2_ccnot3_j_n1688 (2);
  n1692_o <= gen3_n2_ccnot3_j_n1688 (1);
  n1693_o <= gen3_n2_ccnot3_j_n1688 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1694_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1695_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1696_o <= n1694_o & n1695_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1697_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1698_o <= n1696_o & n1697_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1699 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1698_o,
    o => gen3_n3_ccnot3_j_o);
  n1702_o <= gen3_n3_ccnot3_j_n1699 (2);
  n1703_o <= gen3_n3_ccnot3_j_n1699 (1);
  n1704_o <= gen3_n3_ccnot3_j_n1699 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1705_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1706_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1707_o <= n1705_o & n1706_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1708_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1709_o <= n1707_o & n1708_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1710 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1709_o,
    o => gen3_n4_ccnot3_j_o);
  n1713_o <= gen3_n4_ccnot3_j_n1710 (2);
  n1714_o <= gen3_n4_ccnot3_j_n1710 (1);
  n1715_o <= gen3_n4_ccnot3_j_n1710 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1716_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1717_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1719_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1720_o <= n1718_o & n1719_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1721 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1720_o,
    o => gen3_n5_ccnot3_j_o);
  n1724_o <= gen3_n5_ccnot3_j_n1721 (2);
  n1725_o <= gen3_n5_ccnot3_j_n1721 (1);
  n1726_o <= gen3_n5_ccnot3_j_n1721 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1727_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1728_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1729_o <= n1727_o & n1728_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1730_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1731_o <= n1729_o & n1730_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1732 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1731_o,
    o => gen3_n6_ccnot3_j_o);
  n1735_o <= gen3_n6_ccnot3_j_n1732 (2);
  n1736_o <= gen3_n6_ccnot3_j_n1732 (1);
  n1737_o <= gen3_n6_ccnot3_j_n1732 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1738_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1739_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1740_o <= n1738_o & n1739_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1741_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1742_o <= n1740_o & n1741_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1743 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1742_o,
    o => gen3_n7_ccnot3_j_o);
  n1746_o <= gen3_n7_ccnot3_j_n1743 (2);
  n1747_o <= gen3_n7_ccnot3_j_n1743 (1);
  n1748_o <= gen3_n7_ccnot3_j_n1743 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1749_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1750_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1751_o <= n1749_o & n1750_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1752_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1753_o <= n1751_o & n1752_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1754 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1753_o,
    o => gen3_n8_ccnot3_j_o);
  n1757_o <= gen3_n8_ccnot3_j_n1754 (2);
  n1758_o <= gen3_n8_ccnot3_j_n1754 (1);
  n1759_o <= gen3_n8_ccnot3_j_n1754 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1760_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1761_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1763_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1765 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1764_o,
    o => gen3_n9_ccnot3_j_o);
  n1768_o <= gen3_n9_ccnot3_j_n1765 (2);
  n1769_o <= gen3_n9_ccnot3_j_n1765 (1);
  n1770_o <= gen3_n9_ccnot3_j_n1765 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1771_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1772_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1773_o <= n1771_o & n1772_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1774_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1775_o <= n1773_o & n1774_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1776 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1775_o,
    o => gen3_n10_ccnot3_j_o);
  n1779_o <= gen3_n10_ccnot3_j_n1776 (2);
  n1780_o <= gen3_n10_ccnot3_j_n1776 (1);
  n1781_o <= gen3_n10_ccnot3_j_n1776 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1782_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1783_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1784_o <= n1782_o & n1783_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1785_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1786_o <= n1784_o & n1785_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1787 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1786_o,
    o => gen3_n11_ccnot3_j_o);
  n1790_o <= gen3_n11_ccnot3_j_n1787 (2);
  n1791_o <= gen3_n11_ccnot3_j_n1787 (1);
  n1792_o <= gen3_n11_ccnot3_j_n1787 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1793_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1794_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1796_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1797_o <= n1795_o & n1796_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1798 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1797_o,
    o => gen3_n12_ccnot3_j_o);
  n1801_o <= gen3_n12_ccnot3_j_n1798 (2);
  n1802_o <= gen3_n12_ccnot3_j_n1798 (1);
  n1803_o <= gen3_n12_ccnot3_j_n1798 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1804_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1805_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1806_o <= n1804_o & n1805_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1807_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1808_o <= n1806_o & n1807_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1809 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1808_o,
    o => gen3_n13_ccnot3_j_o);
  n1812_o <= gen3_n13_ccnot3_j_n1809 (2);
  n1813_o <= gen3_n13_ccnot3_j_n1809 (1);
  n1814_o <= gen3_n13_ccnot3_j_n1809 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1815_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1816_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1817_o <= n1815_o & n1816_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1818_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1819_o <= n1817_o & n1818_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1820 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1819_o,
    o => gen3_n14_ccnot3_j_o);
  n1823_o <= gen3_n14_ccnot3_j_n1820 (2);
  n1824_o <= gen3_n14_ccnot3_j_n1820 (1);
  n1825_o <= gen3_n14_ccnot3_j_n1820 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1826_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1827_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1828_o <= n1826_o & n1827_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1829_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1830_o <= n1828_o & n1829_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n1831 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n1830_o,
    o => gen3_n15_ccnot3_j_o);
  n1834_o <= gen3_n15_ccnot3_j_n1831 (2);
  n1835_o <= gen3_n15_ccnot3_j_n1831 (1);
  n1836_o <= gen3_n15_ccnot3_j_n1831 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1837_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1838_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1839_o <= n1837_o & n1838_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1840_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1841_o <= n1839_o & n1840_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n1842 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n1841_o,
    o => gen3_n16_ccnot3_j_o);
  n1845_o <= gen3_n16_ccnot3_j_n1842 (2);
  n1846_o <= gen3_n16_ccnot3_j_n1842 (1);
  n1847_o <= gen3_n16_ccnot3_j_n1842 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1848_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1849_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1850_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1851_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1852_o <= n1850_o & n1851_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1853 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1852_o,
    o => cnot_4_o);
  n1856_o <= cnot_4_n1853 (1);
  n1857_o <= cnot_4_n1853 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1858_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1859_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1860_o <= n1858_o & n1859_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1861_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1862_o <= n1860_o & n1861_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n1863 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n1862_o,
    o => gen4_n15_peres4_j_o);
  n1866_o <= gen4_n15_peres4_j_n1863 (2);
  n1867_o <= gen4_n15_peres4_j_n1863 (1);
  n1868_o <= gen4_n15_peres4_j_n1863 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1869_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1870_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1871_o <= n1869_o & n1870_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1872_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1873_o <= n1871_o & n1872_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n1874 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n1873_o,
    o => gen4_n14_peres4_j_o);
  n1877_o <= gen4_n14_peres4_j_n1874 (2);
  n1878_o <= gen4_n14_peres4_j_n1874 (1);
  n1879_o <= gen4_n14_peres4_j_n1874 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1880_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1881_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1882_o <= n1880_o & n1881_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1883_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1884_o <= n1882_o & n1883_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n1885 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n1884_o,
    o => gen4_n13_peres4_j_o);
  n1888_o <= gen4_n13_peres4_j_n1885 (2);
  n1889_o <= gen4_n13_peres4_j_n1885 (1);
  n1890_o <= gen4_n13_peres4_j_n1885 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1891_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1892_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1893_o <= n1891_o & n1892_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1894_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1895_o <= n1893_o & n1894_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n1896 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n1895_o,
    o => gen4_n12_peres4_j_o);
  n1899_o <= gen4_n12_peres4_j_n1896 (2);
  n1900_o <= gen4_n12_peres4_j_n1896 (1);
  n1901_o <= gen4_n12_peres4_j_n1896 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1902_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1903_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1905_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1906_o <= n1904_o & n1905_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n1907 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n1906_o,
    o => gen4_n11_peres4_j_o);
  n1910_o <= gen4_n11_peres4_j_n1907 (2);
  n1911_o <= gen4_n11_peres4_j_n1907 (1);
  n1912_o <= gen4_n11_peres4_j_n1907 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1913_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1914_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1915_o <= n1913_o & n1914_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1916_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1917_o <= n1915_o & n1916_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n1918 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n1917_o,
    o => gen4_n10_peres4_j_o);
  n1921_o <= gen4_n10_peres4_j_n1918 (2);
  n1922_o <= gen4_n10_peres4_j_n1918 (1);
  n1923_o <= gen4_n10_peres4_j_n1918 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1924_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1925_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1926_o <= n1924_o & n1925_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1927_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n1929 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n1928_o,
    o => gen4_n9_peres4_j_o);
  n1932_o <= gen4_n9_peres4_j_n1929 (2);
  n1933_o <= gen4_n9_peres4_j_n1929 (1);
  n1934_o <= gen4_n9_peres4_j_n1929 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1935_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1936_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1937_o <= n1935_o & n1936_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1938_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1939_o <= n1937_o & n1938_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1940 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1939_o,
    o => gen4_n8_peres4_j_o);
  n1943_o <= gen4_n8_peres4_j_n1940 (2);
  n1944_o <= gen4_n8_peres4_j_n1940 (1);
  n1945_o <= gen4_n8_peres4_j_n1940 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1946_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1947_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1948_o <= n1946_o & n1947_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1949_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1950_o <= n1948_o & n1949_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1951 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1950_o,
    o => gen4_n7_peres4_j_o);
  n1954_o <= gen4_n7_peres4_j_n1951 (2);
  n1955_o <= gen4_n7_peres4_j_n1951 (1);
  n1956_o <= gen4_n7_peres4_j_n1951 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1957_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1958_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1959_o <= n1957_o & n1958_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1960_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1961_o <= n1959_o & n1960_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1962 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1961_o,
    o => gen4_n6_peres4_j_o);
  n1965_o <= gen4_n6_peres4_j_n1962 (2);
  n1966_o <= gen4_n6_peres4_j_n1962 (1);
  n1967_o <= gen4_n6_peres4_j_n1962 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1968_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1969_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1970_o <= n1968_o & n1969_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1971_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1973 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1972_o,
    o => gen4_n5_peres4_j_o);
  n1976_o <= gen4_n5_peres4_j_n1973 (2);
  n1977_o <= gen4_n5_peres4_j_n1973 (1);
  n1978_o <= gen4_n5_peres4_j_n1973 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1979_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1980_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1981_o <= n1979_o & n1980_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1982_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1983_o <= n1981_o & n1982_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1984 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1983_o,
    o => gen4_n4_peres4_j_o);
  n1987_o <= gen4_n4_peres4_j_n1984 (2);
  n1988_o <= gen4_n4_peres4_j_n1984 (1);
  n1989_o <= gen4_n4_peres4_j_n1984 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1990_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1991_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1993_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1994_o <= n1992_o & n1993_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1995 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1994_o,
    o => gen4_n3_peres4_j_o);
  n1998_o <= gen4_n3_peres4_j_n1995 (2);
  n1999_o <= gen4_n3_peres4_j_n1995 (1);
  n2000_o <= gen4_n3_peres4_j_n1995 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2001_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2002_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2003_o <= n2001_o & n2002_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2004_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2005_o <= n2003_o & n2004_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2006 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2005_o,
    o => gen4_n2_peres4_j_o);
  n2009_o <= gen4_n2_peres4_j_n2006 (2);
  n2010_o <= gen4_n2_peres4_j_n2006 (1);
  n2011_o <= gen4_n2_peres4_j_n2006 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2012_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2013_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2014_o <= n2012_o & n2013_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2015_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2016_o <= n2014_o & n2015_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2017 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2016_o,
    o => gen4_n1_peres4_j_o);
  n2020_o <= gen4_n1_peres4_j_n2017 (2);
  n2021_o <= gen4_n1_peres4_j_n2017 (1);
  n2022_o <= gen4_n1_peres4_j_n2017 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2023_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2024_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2025_o <= n2023_o & n2024_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2026_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2027_o <= n2025_o & n2026_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2028 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2027_o,
    o => gen4_n0_peres4_j_o);
  n2031_o <= gen4_n0_peres4_j_n2028 (2);
  n2032_o <= gen4_n0_peres4_j_n2028 (1);
  n2033_o <= gen4_n0_peres4_j_n2028 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2034_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2035_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2036_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2037_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2038_o <= n2036_o & n2037_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2039 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2038_o,
    o => gen5_n1_cnot5_j_o);
  n2042_o <= gen5_n1_cnot5_j_n2039 (1);
  n2043_o <= gen5_n1_cnot5_j_n2039 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2044_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2045_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2046_o <= n2044_o & n2045_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2047 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2046_o,
    o => gen5_n2_cnot5_j_o);
  n2050_o <= gen5_n2_cnot5_j_n2047 (1);
  n2051_o <= gen5_n2_cnot5_j_n2047 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2052_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2053_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2054_o <= n2052_o & n2053_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2055 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2054_o,
    o => gen5_n3_cnot5_j_o);
  n2058_o <= gen5_n3_cnot5_j_n2055 (1);
  n2059_o <= gen5_n3_cnot5_j_n2055 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2060_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2061_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2062_o <= n2060_o & n2061_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2063 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2062_o,
    o => gen5_n4_cnot5_j_o);
  n2066_o <= gen5_n4_cnot5_j_n2063 (1);
  n2067_o <= gen5_n4_cnot5_j_n2063 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2068_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2069_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2070_o <= n2068_o & n2069_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2071 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2070_o,
    o => gen5_n5_cnot5_j_o);
  n2074_o <= gen5_n5_cnot5_j_n2071 (1);
  n2075_o <= gen5_n5_cnot5_j_n2071 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2076_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2077_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2078_o <= n2076_o & n2077_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2079 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2078_o,
    o => gen5_n6_cnot5_j_o);
  n2082_o <= gen5_n6_cnot5_j_n2079 (1);
  n2083_o <= gen5_n6_cnot5_j_n2079 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2084_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2085_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2086_o <= n2084_o & n2085_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2087 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2086_o,
    o => gen5_n7_cnot5_j_o);
  n2090_o <= gen5_n7_cnot5_j_n2087 (1);
  n2091_o <= gen5_n7_cnot5_j_n2087 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2092_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2093_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2094_o <= n2092_o & n2093_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2095 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2094_o,
    o => gen5_n8_cnot5_j_o);
  n2098_o <= gen5_n8_cnot5_j_n2095 (1);
  n2099_o <= gen5_n8_cnot5_j_n2095 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2100_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2101_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2102_o <= n2100_o & n2101_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2103 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2102_o,
    o => gen5_n9_cnot5_j_o);
  n2106_o <= gen5_n9_cnot5_j_n2103 (1);
  n2107_o <= gen5_n9_cnot5_j_n2103 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2108_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2109_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2110_o <= n2108_o & n2109_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2111 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2110_o,
    o => gen5_n10_cnot5_j_o);
  n2114_o <= gen5_n10_cnot5_j_n2111 (1);
  n2115_o <= gen5_n10_cnot5_j_n2111 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2116_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2117_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2118_o <= n2116_o & n2117_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2119 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2118_o,
    o => gen5_n11_cnot5_j_o);
  n2122_o <= gen5_n11_cnot5_j_n2119 (1);
  n2123_o <= gen5_n11_cnot5_j_n2119 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2124_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2125_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2126_o <= n2124_o & n2125_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2127 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2126_o,
    o => gen5_n12_cnot5_j_o);
  n2130_o <= gen5_n12_cnot5_j_n2127 (1);
  n2131_o <= gen5_n12_cnot5_j_n2127 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2132_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2133_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2134_o <= n2132_o & n2133_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2135 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2134_o,
    o => gen5_n13_cnot5_j_o);
  n2138_o <= gen5_n13_cnot5_j_n2135 (1);
  n2139_o <= gen5_n13_cnot5_j_n2135 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2140_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2141_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2142_o <= n2140_o & n2141_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2143 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2142_o,
    o => gen5_n14_cnot5_j_o);
  n2146_o <= gen5_n14_cnot5_j_n2143 (1);
  n2147_o <= gen5_n14_cnot5_j_n2143 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2148_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2149_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2150_o <= n2148_o & n2149_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2151 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2150_o,
    o => gen5_n15_cnot5_j_o);
  n2154_o <= gen5_n15_cnot5_j_n2151 (1);
  n2155_o <= gen5_n15_cnot5_j_n2151 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2156_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2157_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2158_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2159_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2160_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2161_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2162_o <= n2160_o & n2161_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2163 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2162_o,
    o => gen6_n1_cnot1_j_o);
  n2166_o <= gen6_n1_cnot1_j_n2163 (1);
  n2167_o <= gen6_n1_cnot1_j_n2163 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2168_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2169_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2170_o <= n2168_o & n2169_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2171 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2170_o,
    o => gen6_n2_cnot1_j_o);
  n2174_o <= gen6_n2_cnot1_j_n2171 (1);
  n2175_o <= gen6_n2_cnot1_j_n2171 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2176_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2177_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2178_o <= n2176_o & n2177_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2179 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2178_o,
    o => gen6_n3_cnot1_j_o);
  n2182_o <= gen6_n3_cnot1_j_n2179 (1);
  n2183_o <= gen6_n3_cnot1_j_n2179 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2184_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2185_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2186_o <= n2184_o & n2185_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2187 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2186_o,
    o => gen6_n4_cnot1_j_o);
  n2190_o <= gen6_n4_cnot1_j_n2187 (1);
  n2191_o <= gen6_n4_cnot1_j_n2187 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2192_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2193_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2194_o <= n2192_o & n2193_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2195 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2194_o,
    o => gen6_n5_cnot1_j_o);
  n2198_o <= gen6_n5_cnot1_j_n2195 (1);
  n2199_o <= gen6_n5_cnot1_j_n2195 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2200_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2201_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2202_o <= n2200_o & n2201_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2203 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2202_o,
    o => gen6_n6_cnot1_j_o);
  n2206_o <= gen6_n6_cnot1_j_n2203 (1);
  n2207_o <= gen6_n6_cnot1_j_n2203 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2208_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2209_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2210_o <= n2208_o & n2209_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2211 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2210_o,
    o => gen6_n7_cnot1_j_o);
  n2214_o <= gen6_n7_cnot1_j_n2211 (1);
  n2215_o <= gen6_n7_cnot1_j_n2211 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2216_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2217_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2218_o <= n2216_o & n2217_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2219 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2218_o,
    o => gen6_n8_cnot1_j_o);
  n2222_o <= gen6_n8_cnot1_j_n2219 (1);
  n2223_o <= gen6_n8_cnot1_j_n2219 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2224_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2225_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2226_o <= n2224_o & n2225_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2227 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2226_o,
    o => gen6_n9_cnot1_j_o);
  n2230_o <= gen6_n9_cnot1_j_n2227 (1);
  n2231_o <= gen6_n9_cnot1_j_n2227 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2232_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2233_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2234_o <= n2232_o & n2233_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2235 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2234_o,
    o => gen6_n10_cnot1_j_o);
  n2238_o <= gen6_n10_cnot1_j_n2235 (1);
  n2239_o <= gen6_n10_cnot1_j_n2235 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2240_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2241_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2242_o <= n2240_o & n2241_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2243 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2242_o,
    o => gen6_n11_cnot1_j_o);
  n2246_o <= gen6_n11_cnot1_j_n2243 (1);
  n2247_o <= gen6_n11_cnot1_j_n2243 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2248_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2249_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2251 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2250_o,
    o => gen6_n12_cnot1_j_o);
  n2254_o <= gen6_n12_cnot1_j_n2251 (1);
  n2255_o <= gen6_n12_cnot1_j_n2251 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2256_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2257_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2258_o <= n2256_o & n2257_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2259 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2258_o,
    o => gen6_n13_cnot1_j_o);
  n2262_o <= gen6_n13_cnot1_j_n2259 (1);
  n2263_o <= gen6_n13_cnot1_j_n2259 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2264_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2265_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2266_o <= n2264_o & n2265_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2267 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2266_o,
    o => gen6_n14_cnot1_j_o);
  n2270_o <= gen6_n14_cnot1_j_n2267 (1);
  n2271_o <= gen6_n14_cnot1_j_n2267 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2272_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2273_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2274_o <= n2272_o & n2273_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2275 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2274_o,
    o => gen6_n15_cnot1_j_o);
  n2278_o <= gen6_n15_cnot1_j_n2275 (1);
  n2279_o <= gen6_n15_cnot1_j_n2275 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2280_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2281_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2282_o <= n2280_o & n2281_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2283 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2282_o,
    o => gen6_n16_cnot1_j_o);
  n2286_o <= gen6_n16_cnot1_j_n2283 (1);
  n2287_o <= gen6_n16_cnot1_j_n2283 (0);
  n2288_o <= n1544_o & n1536_o & n1528_o & n1520_o & n1512_o & n1504_o & n1496_o & n1488_o & n1480_o & n1472_o & n1464_o & n1456_o & n1448_o & n1440_o & n1432_o & n1424_o & n1546_o;
  n2289_o <= n1545_o & n1537_o & n1529_o & n1521_o & n1513_o & n1505_o & n1497_o & n1489_o & n1481_o & n1473_o & n1465_o & n1457_o & n1449_o & n1441_o & n1433_o & n1425_o & n1547_o;
  n2290_o <= n1549_o & n1556_o & n1564_o & n1572_o & n1580_o & n1588_o & n1596_o & n1604_o & n1612_o & n1620_o & n1628_o & n1636_o & n1644_o & n1652_o & n1660_o & n1668_o & n1548_o;
  n2291_o <= n1557_o & n1565_o & n1573_o & n1581_o & n1589_o & n1597_o & n1605_o & n1613_o & n1621_o & n1629_o & n1637_o & n1645_o & n1653_o & n1661_o & n1669_o & n1670_o;
  n2292_o <= n1847_o & n1836_o & n1825_o & n1814_o & n1803_o & n1792_o & n1781_o & n1770_o & n1759_o & n1748_o & n1737_o & n1726_o & n1715_o & n1704_o & n1693_o & n1682_o & n1671_o;
  n2293_o <= n1848_o & n1846_o & n1835_o & n1824_o & n1813_o & n1802_o & n1791_o & n1780_o & n1769_o & n1758_o & n1747_o & n1736_o & n1725_o & n1714_o & n1703_o & n1692_o & n1681_o;
  n2294_o <= n1849_o & n1845_o & n1834_o & n1823_o & n1812_o & n1801_o & n1790_o & n1779_o & n1768_o & n1757_o & n1746_o & n1735_o & n1724_o & n1713_o & n1702_o & n1691_o & n1680_o;
  n2295_o <= n1856_o & n1866_o & n1877_o & n1888_o & n1899_o & n1910_o & n1921_o & n1932_o & n1943_o & n1954_o & n1965_o & n1976_o & n1987_o & n1998_o & n2009_o & n2020_o & n2031_o;
  n2296_o <= n1868_o & n1879_o & n1890_o & n1901_o & n1912_o & n1923_o & n1934_o & n1945_o & n1956_o & n1967_o & n1978_o & n1989_o & n2000_o & n2011_o & n2022_o & n2033_o & n2034_o;
  n2297_o <= n1857_o & n1867_o & n1878_o & n1889_o & n1900_o & n1911_o & n1922_o & n1933_o & n1944_o & n1955_o & n1966_o & n1977_o & n1988_o & n1999_o & n2010_o & n2021_o & n2032_o;
  n2298_o <= n2155_o & n2147_o & n2139_o & n2131_o & n2123_o & n2115_o & n2107_o & n2099_o & n2091_o & n2083_o & n2075_o & n2067_o & n2059_o & n2051_o & n2043_o & n2035_o;
  n2299_o <= n2157_o & n2154_o & n2146_o & n2138_o & n2130_o & n2122_o & n2114_o & n2106_o & n2098_o & n2090_o & n2082_o & n2074_o & n2066_o & n2058_o & n2050_o & n2042_o & n2156_o;
  n2300_o <= n2286_o & n2278_o & n2270_o & n2262_o & n2254_o & n2246_o & n2238_o & n2230_o & n2222_o & n2214_o & n2206_o & n2198_o & n2190_o & n2182_o & n2174_o & n2166_o & n2158_o;
  n2301_o <= n2287_o & n2279_o & n2271_o & n2263_o & n2255_o & n2247_o & n2239_o & n2231_o & n2223_o & n2215_o & n2207_o & n2199_o & n2191_o & n2183_o & n2175_o & n2167_o & n2159_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1409 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1414_o;
  o <= n1413_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1415_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1407_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1408_o <= n1407_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1409 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1408_o,
    o => gen1_n0_cnot0_o);
  n1412_o <= gen1_n0_cnot0_n1409 (1);
  n1413_o <= gen1_n0_cnot0_n1409 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1414_o <= ctrl_prop (1);
  n1415_o <= n1412_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1261 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1269 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1277 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1285 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1293 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1301 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1309 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1317 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1325 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1333 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1341 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1349 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1357 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1365 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1373 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1381 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1389 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1397 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic_vector (17 downto 0);
  signal n1404_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1402_o;
  o <= n1403_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1404_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1258_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1259_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1260_o <= n1258_o & n1259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1261 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1260_o,
    o => gen1_n0_cnot0_o);
  n1264_o <= gen1_n0_cnot0_n1261 (1);
  n1265_o <= gen1_n0_cnot0_n1261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1266_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1267_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1268_o <= n1266_o & n1267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1269 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1268_o,
    o => gen1_n1_cnot0_o);
  n1272_o <= gen1_n1_cnot0_n1269 (1);
  n1273_o <= gen1_n1_cnot0_n1269 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1274_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1275_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1276_o <= n1274_o & n1275_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1277 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1276_o,
    o => gen1_n2_cnot0_o);
  n1280_o <= gen1_n2_cnot0_n1277 (1);
  n1281_o <= gen1_n2_cnot0_n1277 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1282_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1283_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1284_o <= n1282_o & n1283_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1285 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1284_o,
    o => gen1_n3_cnot0_o);
  n1288_o <= gen1_n3_cnot0_n1285 (1);
  n1289_o <= gen1_n3_cnot0_n1285 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1290_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1291_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1292_o <= n1290_o & n1291_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1293 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1292_o,
    o => gen1_n4_cnot0_o);
  n1296_o <= gen1_n4_cnot0_n1293 (1);
  n1297_o <= gen1_n4_cnot0_n1293 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1298_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1299_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1300_o <= n1298_o & n1299_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1301 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1300_o,
    o => gen1_n5_cnot0_o);
  n1304_o <= gen1_n5_cnot0_n1301 (1);
  n1305_o <= gen1_n5_cnot0_n1301 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1306_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1307_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1308_o <= n1306_o & n1307_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1309 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1308_o,
    o => gen1_n6_cnot0_o);
  n1312_o <= gen1_n6_cnot0_n1309 (1);
  n1313_o <= gen1_n6_cnot0_n1309 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1314_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1315_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1316_o <= n1314_o & n1315_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1317 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1316_o,
    o => gen1_n7_cnot0_o);
  n1320_o <= gen1_n7_cnot0_n1317 (1);
  n1321_o <= gen1_n7_cnot0_n1317 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1322_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1323_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1324_o <= n1322_o & n1323_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1325 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1324_o,
    o => gen1_n8_cnot0_o);
  n1328_o <= gen1_n8_cnot0_n1325 (1);
  n1329_o <= gen1_n8_cnot0_n1325 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1330_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1331_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1332_o <= n1330_o & n1331_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1333 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1332_o,
    o => gen1_n9_cnot0_o);
  n1336_o <= gen1_n9_cnot0_n1333 (1);
  n1337_o <= gen1_n9_cnot0_n1333 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1338_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1339_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1340_o <= n1338_o & n1339_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1341 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1340_o,
    o => gen1_n10_cnot0_o);
  n1344_o <= gen1_n10_cnot0_n1341 (1);
  n1345_o <= gen1_n10_cnot0_n1341 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1346_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1347_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1348_o <= n1346_o & n1347_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1349 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1348_o,
    o => gen1_n11_cnot0_o);
  n1352_o <= gen1_n11_cnot0_n1349 (1);
  n1353_o <= gen1_n11_cnot0_n1349 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1354_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1355_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1356_o <= n1354_o & n1355_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1357 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1356_o,
    o => gen1_n12_cnot0_o);
  n1360_o <= gen1_n12_cnot0_n1357 (1);
  n1361_o <= gen1_n12_cnot0_n1357 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1362_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1363_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1364_o <= n1362_o & n1363_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1365 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1364_o,
    o => gen1_n13_cnot0_o);
  n1368_o <= gen1_n13_cnot0_n1365 (1);
  n1369_o <= gen1_n13_cnot0_n1365 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1370_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1371_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1372_o <= n1370_o & n1371_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1373 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1372_o,
    o => gen1_n14_cnot0_o);
  n1376_o <= gen1_n14_cnot0_n1373 (1);
  n1377_o <= gen1_n14_cnot0_n1373 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1378_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1379_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1380_o <= n1378_o & n1379_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1381 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1380_o,
    o => gen1_n15_cnot0_o);
  n1384_o <= gen1_n15_cnot0_n1381 (1);
  n1385_o <= gen1_n15_cnot0_n1381 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1386_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1387_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1388_o <= n1386_o & n1387_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1389 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1388_o,
    o => gen1_n16_cnot0_o);
  n1392_o <= gen1_n16_cnot0_n1389 (1);
  n1393_o <= gen1_n16_cnot0_n1389 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1394_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1395_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1396_o <= n1394_o & n1395_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1397 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1396_o,
    o => gen1_n17_cnot0_o);
  n1400_o <= gen1_n17_cnot0_n1397 (1);
  n1401_o <= gen1_n17_cnot0_n1397 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1402_o <= ctrl_prop (18);
  n1403_o <= n1401_o & n1393_o & n1385_o & n1377_o & n1369_o & n1361_o & n1353_o & n1345_o & n1337_o & n1329_o & n1321_o & n1313_o & n1305_o & n1297_o & n1289_o & n1281_o & n1273_o & n1265_o;
  n1404_o <= n1400_o & n1392_o & n1384_o & n1376_o & n1368_o & n1360_o & n1352_o & n1344_o & n1336_o & n1328_o & n1320_o & n1312_o & n1304_o & n1296_o & n1288_o & n1280_o & n1272_o & n1264_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1244 : std_logic;
  signal cnotr_n1245 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1250 : std_logic_vector (17 downto 0);
  signal add_n1251 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1244;
  a_out <= add_n1250;
  s <= add_n1251;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1245; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1244 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1245 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1250 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1251 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic_vector (1 downto 0);
  signal cnota_n446 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n449_o : std_logic;
  signal n450_o : std_logic;
  signal n451_o : std_logic;
  signal n452_o : std_logic_vector (1 downto 0);
  signal cnotb_n453 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal n458_o : std_logic_vector (1 downto 0);
  signal n459_o : std_logic;
  signal n460_o : std_logic_vector (2 downto 0);
  signal ccnotc_n461 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n464_o : std_logic;
  signal n465_o : std_logic;
  signal n466_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic_vector (1 downto 0);
  signal n470_o : std_logic;
  signal n471_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n472 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic;
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n482 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n485_o : std_logic;
  signal n486_o : std_logic;
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic;
  signal n491_o : std_logic_vector (1 downto 0);
  signal n492_o : std_logic;
  signal n493_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n494 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n497_o : std_logic;
  signal n498_o : std_logic;
  signal n499_o : std_logic;
  signal n500_o : std_logic;
  signal n501_o : std_logic;
  signal n502_o : std_logic;
  signal n503_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n504 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n507_o : std_logic;
  signal n508_o : std_logic;
  signal n509_o : std_logic;
  signal n510_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal n513_o : std_logic_vector (1 downto 0);
  signal n514_o : std_logic;
  signal n515_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n516 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n519_o : std_logic;
  signal n520_o : std_logic;
  signal n521_o : std_logic;
  signal n522_o : std_logic;
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n526 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n529_o : std_logic;
  signal n530_o : std_logic;
  signal n531_o : std_logic;
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal n535_o : std_logic_vector (1 downto 0);
  signal n536_o : std_logic;
  signal n537_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n538 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n541_o : std_logic;
  signal n542_o : std_logic;
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal n546_o : std_logic;
  signal n547_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n548 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n551_o : std_logic;
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal n554_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n555_o : std_logic;
  signal n556_o : std_logic;
  signal n557_o : std_logic_vector (1 downto 0);
  signal n558_o : std_logic;
  signal n559_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n560 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n563_o : std_logic;
  signal n564_o : std_logic;
  signal n565_o : std_logic;
  signal n566_o : std_logic;
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal n569_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n570 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n573_o : std_logic;
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal n578_o : std_logic;
  signal n579_o : std_logic_vector (1 downto 0);
  signal n580_o : std_logic;
  signal n581_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n582 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n585_o : std_logic;
  signal n586_o : std_logic;
  signal n587_o : std_logic;
  signal n588_o : std_logic;
  signal n589_o : std_logic;
  signal n590_o : std_logic;
  signal n591_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n592 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n595_o : std_logic;
  signal n596_o : std_logic;
  signal n597_o : std_logic;
  signal n598_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n599_o : std_logic;
  signal n600_o : std_logic;
  signal n601_o : std_logic_vector (1 downto 0);
  signal n602_o : std_logic;
  signal n603_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n604 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n607_o : std_logic;
  signal n608_o : std_logic;
  signal n609_o : std_logic;
  signal n610_o : std_logic;
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n614 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n617_o : std_logic;
  signal n618_o : std_logic;
  signal n619_o : std_logic;
  signal n620_o : std_logic;
  signal n621_o : std_logic;
  signal n622_o : std_logic;
  signal n623_o : std_logic_vector (1 downto 0);
  signal n624_o : std_logic;
  signal n625_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n626 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n629_o : std_logic;
  signal n630_o : std_logic;
  signal n631_o : std_logic;
  signal n632_o : std_logic;
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n636 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n639_o : std_logic;
  signal n640_o : std_logic;
  signal n641_o : std_logic;
  signal n642_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal n645_o : std_logic_vector (1 downto 0);
  signal n646_o : std_logic;
  signal n647_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n648 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n651_o : std_logic;
  signal n652_o : std_logic;
  signal n653_o : std_logic;
  signal n654_o : std_logic;
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n658 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n661_o : std_logic;
  signal n662_o : std_logic;
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal n667_o : std_logic_vector (1 downto 0);
  signal n668_o : std_logic;
  signal n669_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n670 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n673_o : std_logic;
  signal n674_o : std_logic;
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal n679_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n680 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n683_o : std_logic;
  signal n684_o : std_logic;
  signal n685_o : std_logic;
  signal n686_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n687_o : std_logic;
  signal n688_o : std_logic;
  signal n689_o : std_logic_vector (1 downto 0);
  signal n690_o : std_logic;
  signal n691_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n692 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n695_o : std_logic;
  signal n696_o : std_logic;
  signal n697_o : std_logic;
  signal n698_o : std_logic;
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n702 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n705_o : std_logic;
  signal n706_o : std_logic;
  signal n707_o : std_logic;
  signal n708_o : std_logic;
  signal n709_o : std_logic;
  signal n710_o : std_logic;
  signal n711_o : std_logic_vector (1 downto 0);
  signal n712_o : std_logic;
  signal n713_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n714 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n717_o : std_logic;
  signal n718_o : std_logic;
  signal n719_o : std_logic;
  signal n720_o : std_logic;
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n724 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n727_o : std_logic;
  signal n728_o : std_logic;
  signal n729_o : std_logic;
  signal n730_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal n733_o : std_logic_vector (1 downto 0);
  signal n734_o : std_logic;
  signal n735_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n736 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n739_o : std_logic;
  signal n740_o : std_logic;
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n746 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n749_o : std_logic;
  signal n750_o : std_logic;
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic_vector (1 downto 0);
  signal n756_o : std_logic;
  signal n757_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n758 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n761_o : std_logic;
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n768 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n771_o : std_logic;
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal n777_o : std_logic_vector (1 downto 0);
  signal n778_o : std_logic;
  signal n779_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n780 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n783_o : std_logic;
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n790 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n793_o : std_logic;
  signal n794_o : std_logic;
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic_vector (1 downto 0);
  signal n800_o : std_logic;
  signal n801_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n802 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n805_o : std_logic;
  signal n806_o : std_logic;
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n812 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n815_o : std_logic;
  signal n816_o : std_logic;
  signal n817_o : std_logic;
  signal n818_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic_vector (1 downto 0);
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n824 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n827_o : std_logic;
  signal n828_o : std_logic;
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n834 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n837_o : std_logic;
  signal n838_o : std_logic;
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic_vector (1 downto 0);
  signal n844_o : std_logic;
  signal n845_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n846 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n849_o : std_logic;
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n856 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n859_o : std_logic;
  signal n860_o : std_logic;
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic_vector (1 downto 0);
  signal n866_o : std_logic;
  signal n867_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n868 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n878 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n881_o : std_logic;
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic_vector (1 downto 0);
  signal n888_o : std_logic;
  signal n889_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n890 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n900 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n903_o : std_logic;
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic_vector (1 downto 0);
  signal n910_o : std_logic;
  signal n911_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n912 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n922 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n925_o : std_logic;
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic_vector (1 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n934 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n944 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n947_o : std_logic;
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (1 downto 0);
  signal n954_o : std_logic;
  signal n955_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n956 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n966 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n969_o : std_logic;
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic_vector (1 downto 0);
  signal n976_o : std_logic;
  signal n977_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n978 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n988 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (1 downto 0);
  signal n998_o : std_logic;
  signal n999_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1000 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1010 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic_vector (1 downto 0);
  signal n1020_o : std_logic;
  signal n1021_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1022 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1032 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal n1041_o : std_logic_vector (1 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1044 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1054 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (1 downto 0);
  signal n1064_o : std_logic;
  signal n1065_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1066 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1076 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic_vector (1 downto 0);
  signal n1086_o : std_logic;
  signal n1087_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1088 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1098 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic_vector (1 downto 0);
  signal n1108_o : std_logic;
  signal n1109_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1110 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1120 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic_vector (1 downto 0);
  signal n1130_o : std_logic;
  signal n1131_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1132 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1142 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic_vector (1 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1154 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1164 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1174 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic_vector (1 downto 0);
  signal cnotea_n1181 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic_vector (17 downto 0);
  signal n1187_o : std_logic_vector (17 downto 0);
  signal n1188_o : std_logic_vector (17 downto 0);
  signal n1189_o : std_logic_vector (16 downto 0);
  signal n1190_o : std_logic_vector (16 downto 0);
  signal n1191_o : std_logic_vector (16 downto 0);
  signal n1192_o : std_logic_vector (16 downto 0);
  signal n1193_o : std_logic_vector (3 downto 0);
  signal n1194_o : std_logic_vector (3 downto 0);
  signal n1195_o : std_logic_vector (3 downto 0);
  signal n1196_o : std_logic_vector (3 downto 0);
  signal n1197_o : std_logic_vector (3 downto 0);
  signal n1198_o : std_logic_vector (3 downto 0);
  signal n1199_o : std_logic_vector (3 downto 0);
  signal n1200_o : std_logic_vector (3 downto 0);
  signal n1201_o : std_logic_vector (3 downto 0);
  signal n1202_o : std_logic_vector (3 downto 0);
  signal n1203_o : std_logic_vector (3 downto 0);
  signal n1204_o : std_logic_vector (3 downto 0);
  signal n1205_o : std_logic_vector (3 downto 0);
  signal n1206_o : std_logic_vector (3 downto 0);
  signal n1207_o : std_logic_vector (3 downto 0);
  signal n1208_o : std_logic_vector (3 downto 0);
  signal n1209_o : std_logic_vector (3 downto 0);
  signal n1210_o : std_logic_vector (3 downto 0);
  signal n1211_o : std_logic_vector (3 downto 0);
  signal n1212_o : std_logic_vector (3 downto 0);
  signal n1213_o : std_logic_vector (3 downto 0);
  signal n1214_o : std_logic_vector (3 downto 0);
  signal n1215_o : std_logic_vector (3 downto 0);
  signal n1216_o : std_logic_vector (3 downto 0);
  signal n1217_o : std_logic_vector (3 downto 0);
  signal n1218_o : std_logic_vector (3 downto 0);
  signal n1219_o : std_logic_vector (3 downto 0);
  signal n1220_o : std_logic_vector (3 downto 0);
  signal n1221_o : std_logic_vector (3 downto 0);
  signal n1222_o : std_logic_vector (3 downto 0);
  signal n1223_o : std_logic_vector (3 downto 0);
  signal n1224_o : std_logic_vector (3 downto 0);
  signal n1225_o : std_logic_vector (3 downto 0);
  signal n1226_o : std_logic_vector (3 downto 0);
  signal n1227_o : std_logic_vector (3 downto 0);
  signal n1228_o : std_logic_vector (3 downto 0);
  signal n1229_o : std_logic_vector (3 downto 0);
  signal n1230_o : std_logic_vector (3 downto 0);
  signal n1231_o : std_logic_vector (3 downto 0);
  signal n1232_o : std_logic_vector (3 downto 0);
  signal n1233_o : std_logic_vector (3 downto 0);
  signal n1234_o : std_logic_vector (3 downto 0);
  signal n1235_o : std_logic_vector (3 downto 0);
  signal n1236_o : std_logic_vector (3 downto 0);
  signal n1237_o : std_logic_vector (3 downto 0);
  signal n1238_o : std_logic_vector (3 downto 0);
  signal n1239_o : std_logic_vector (3 downto 0);
  signal n1240_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1186_o;
  b_out <= n1187_o;
  s <= n1188_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1189_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1190_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1191_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1192_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n449_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n456_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n450_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1178_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n443_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n444_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n445_o <= n443_o & n444_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n446 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n445_o,
    o => cnota_o);
  n449_o <= cnota_n446 (1);
  n450_o <= cnota_n446 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n451_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n452_o <= n451_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n453 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n452_o,
    o => cnotb_o);
  n456_o <= cnotb_n453 (1);
  n457_o <= cnotb_n453 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n458_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n459_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n460_o <= n458_o & n459_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n461 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n460_o,
    o => ccnotc_o);
  n464_o <= ccnotc_n461 (2);
  n465_o <= ccnotc_n461 (1);
  n466_o <= ccnotc_n461 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1193_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1194_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1195_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n467_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n468_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n469_o <= n467_o & n468_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n470_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n471_o <= n469_o & n470_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n472 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n471_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n475_o <= gen1_n1_ccnot1_n472 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n476_o <= gen1_n1_ccnot1_n472 (1);
  n477_o <= gen1_n1_ccnot1_n472 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n478_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n479_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n480_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n481_o <= n479_o & n480_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n482 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n481_o,
    o => gen1_n1_cnot1_o);
  n485_o <= gen1_n1_cnot1_n482 (1);
  n486_o <= gen1_n1_cnot1_n482 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n487_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n488_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n489_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n490_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n491_o <= n489_o & n490_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n492_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n493_o <= n491_o & n492_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n494 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n493_o,
    o => gen1_n1_ccnot2_o);
  n497_o <= gen1_n1_ccnot2_n494 (2);
  n498_o <= gen1_n1_ccnot2_n494 (1);
  n499_o <= gen1_n1_ccnot2_n494 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n500_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n501_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n502_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n503_o <= n501_o & n502_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n504 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n503_o,
    o => gen1_n1_cnot2_o);
  n507_o <= gen1_n1_cnot2_n504 (1);
  n508_o <= gen1_n1_cnot2_n504 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n509_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n510_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1196_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1197_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1198_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n511_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n512_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n513_o <= n511_o & n512_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n514_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n515_o <= n513_o & n514_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n516 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n515_o,
    o => gen1_n2_ccnot1_o);
  n519_o <= gen1_n2_ccnot1_n516 (2);
  n520_o <= gen1_n2_ccnot1_n516 (1);
  n521_o <= gen1_n2_ccnot1_n516 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n522_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n523_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n524_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n525_o <= n523_o & n524_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n526 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n525_o,
    o => gen1_n2_cnot1_o);
  n529_o <= gen1_n2_cnot1_n526 (1);
  n530_o <= gen1_n2_cnot1_n526 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n531_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n532_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n533_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n534_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n535_o <= n533_o & n534_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n536_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n537_o <= n535_o & n536_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n538 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n537_o,
    o => gen1_n2_ccnot2_o);
  n541_o <= gen1_n2_ccnot2_n538 (2);
  n542_o <= gen1_n2_ccnot2_n538 (1);
  n543_o <= gen1_n2_ccnot2_n538 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n544_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n545_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n546_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n547_o <= n545_o & n546_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n548 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n547_o,
    o => gen1_n2_cnot2_o);
  n551_o <= gen1_n2_cnot2_n548 (1);
  n552_o <= gen1_n2_cnot2_n548 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n553_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n554_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1199_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1200_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1201_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n555_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n556_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n557_o <= n555_o & n556_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n558_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n559_o <= n557_o & n558_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n560 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n559_o,
    o => gen1_n3_ccnot1_o);
  n563_o <= gen1_n3_ccnot1_n560 (2);
  n564_o <= gen1_n3_ccnot1_n560 (1);
  n565_o <= gen1_n3_ccnot1_n560 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n566_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n567_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n568_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n569_o <= n567_o & n568_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n570 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n569_o,
    o => gen1_n3_cnot1_o);
  n573_o <= gen1_n3_cnot1_n570 (1);
  n574_o <= gen1_n3_cnot1_n570 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n575_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n576_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n577_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n578_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n579_o <= n577_o & n578_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n580_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n581_o <= n579_o & n580_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n582 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n581_o,
    o => gen1_n3_ccnot2_o);
  n585_o <= gen1_n3_ccnot2_n582 (2);
  n586_o <= gen1_n3_ccnot2_n582 (1);
  n587_o <= gen1_n3_ccnot2_n582 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n588_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n589_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n590_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n591_o <= n589_o & n590_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n592 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n591_o,
    o => gen1_n3_cnot2_o);
  n595_o <= gen1_n3_cnot2_n592 (1);
  n596_o <= gen1_n3_cnot2_n592 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n597_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n598_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1202_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1203_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1204_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n599_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n600_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n601_o <= n599_o & n600_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n602_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n603_o <= n601_o & n602_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n604 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n603_o,
    o => gen1_n4_ccnot1_o);
  n607_o <= gen1_n4_ccnot1_n604 (2);
  n608_o <= gen1_n4_ccnot1_n604 (1);
  n609_o <= gen1_n4_ccnot1_n604 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n610_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n611_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n612_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n613_o <= n611_o & n612_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n614 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n613_o,
    o => gen1_n4_cnot1_o);
  n617_o <= gen1_n4_cnot1_n614 (1);
  n618_o <= gen1_n4_cnot1_n614 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n619_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n620_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n621_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n622_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n623_o <= n621_o & n622_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n624_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n625_o <= n623_o & n624_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n626 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n625_o,
    o => gen1_n4_ccnot2_o);
  n629_o <= gen1_n4_ccnot2_n626 (2);
  n630_o <= gen1_n4_ccnot2_n626 (1);
  n631_o <= gen1_n4_ccnot2_n626 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n632_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n633_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n634_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n635_o <= n633_o & n634_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n636 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n635_o,
    o => gen1_n4_cnot2_o);
  n639_o <= gen1_n4_cnot2_n636 (1);
  n640_o <= gen1_n4_cnot2_n636 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n641_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n642_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1205_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1206_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1207_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n643_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n644_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n645_o <= n643_o & n644_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n646_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n647_o <= n645_o & n646_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n648 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n647_o,
    o => gen1_n5_ccnot1_o);
  n651_o <= gen1_n5_ccnot1_n648 (2);
  n652_o <= gen1_n5_ccnot1_n648 (1);
  n653_o <= gen1_n5_ccnot1_n648 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n654_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n655_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n656_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n657_o <= n655_o & n656_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n658 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n657_o,
    o => gen1_n5_cnot1_o);
  n661_o <= gen1_n5_cnot1_n658 (1);
  n662_o <= gen1_n5_cnot1_n658 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n663_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n664_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n665_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n666_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n667_o <= n665_o & n666_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n668_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n669_o <= n667_o & n668_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n670 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n669_o,
    o => gen1_n5_ccnot2_o);
  n673_o <= gen1_n5_ccnot2_n670 (2);
  n674_o <= gen1_n5_ccnot2_n670 (1);
  n675_o <= gen1_n5_ccnot2_n670 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n676_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n677_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n678_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n679_o <= n677_o & n678_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n680 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n679_o,
    o => gen1_n5_cnot2_o);
  n683_o <= gen1_n5_cnot2_n680 (1);
  n684_o <= gen1_n5_cnot2_n680 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n685_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n686_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1208_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1209_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1210_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n687_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n688_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n689_o <= n687_o & n688_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n690_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n691_o <= n689_o & n690_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n692 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n691_o,
    o => gen1_n6_ccnot1_o);
  n695_o <= gen1_n6_ccnot1_n692 (2);
  n696_o <= gen1_n6_ccnot1_n692 (1);
  n697_o <= gen1_n6_ccnot1_n692 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n698_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n699_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n700_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n701_o <= n699_o & n700_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n702 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n701_o,
    o => gen1_n6_cnot1_o);
  n705_o <= gen1_n6_cnot1_n702 (1);
  n706_o <= gen1_n6_cnot1_n702 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n707_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n708_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n709_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n710_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n711_o <= n709_o & n710_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n712_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n713_o <= n711_o & n712_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n714 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n713_o,
    o => gen1_n6_ccnot2_o);
  n717_o <= gen1_n6_ccnot2_n714 (2);
  n718_o <= gen1_n6_ccnot2_n714 (1);
  n719_o <= gen1_n6_ccnot2_n714 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n720_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n721_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n722_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n723_o <= n721_o & n722_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n724 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n723_o,
    o => gen1_n6_cnot2_o);
  n727_o <= gen1_n6_cnot2_n724 (1);
  n728_o <= gen1_n6_cnot2_n724 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n729_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n730_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1211_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1212_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1213_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n731_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n732_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n733_o <= n731_o & n732_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n734_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n735_o <= n733_o & n734_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n736 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n735_o,
    o => gen1_n7_ccnot1_o);
  n739_o <= gen1_n7_ccnot1_n736 (2);
  n740_o <= gen1_n7_ccnot1_n736 (1);
  n741_o <= gen1_n7_ccnot1_n736 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n742_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n743_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n744_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n745_o <= n743_o & n744_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n746 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n745_o,
    o => gen1_n7_cnot1_o);
  n749_o <= gen1_n7_cnot1_n746 (1);
  n750_o <= gen1_n7_cnot1_n746 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n751_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n752_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n753_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n754_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n755_o <= n753_o & n754_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n756_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n757_o <= n755_o & n756_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n758 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n757_o,
    o => gen1_n7_ccnot2_o);
  n761_o <= gen1_n7_ccnot2_n758 (2);
  n762_o <= gen1_n7_ccnot2_n758 (1);
  n763_o <= gen1_n7_ccnot2_n758 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n764_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n765_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n766_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n767_o <= n765_o & n766_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n768 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n767_o,
    o => gen1_n7_cnot2_o);
  n771_o <= gen1_n7_cnot2_n768 (1);
  n772_o <= gen1_n7_cnot2_n768 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n773_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n774_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1214_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1215_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1216_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n775_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n776_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n777_o <= n775_o & n776_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n778_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n779_o <= n777_o & n778_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n780 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n779_o,
    o => gen1_n8_ccnot1_o);
  n783_o <= gen1_n8_ccnot1_n780 (2);
  n784_o <= gen1_n8_ccnot1_n780 (1);
  n785_o <= gen1_n8_ccnot1_n780 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n786_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n787_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n788_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n789_o <= n787_o & n788_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n790 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n789_o,
    o => gen1_n8_cnot1_o);
  n793_o <= gen1_n8_cnot1_n790 (1);
  n794_o <= gen1_n8_cnot1_n790 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n795_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n796_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n797_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n798_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n799_o <= n797_o & n798_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n800_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n801_o <= n799_o & n800_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n802 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n801_o,
    o => gen1_n8_ccnot2_o);
  n805_o <= gen1_n8_ccnot2_n802 (2);
  n806_o <= gen1_n8_ccnot2_n802 (1);
  n807_o <= gen1_n8_ccnot2_n802 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n808_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n809_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n810_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n811_o <= n809_o & n810_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n812 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n811_o,
    o => gen1_n8_cnot2_o);
  n815_o <= gen1_n8_cnot2_n812 (1);
  n816_o <= gen1_n8_cnot2_n812 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n817_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n818_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1217_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1218_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1219_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n819_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n820_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n821_o <= n819_o & n820_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n822_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n823_o <= n821_o & n822_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n824 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n823_o,
    o => gen1_n9_ccnot1_o);
  n827_o <= gen1_n9_ccnot1_n824 (2);
  n828_o <= gen1_n9_ccnot1_n824 (1);
  n829_o <= gen1_n9_ccnot1_n824 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n830_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n831_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n832_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n833_o <= n831_o & n832_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n834 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n833_o,
    o => gen1_n9_cnot1_o);
  n837_o <= gen1_n9_cnot1_n834 (1);
  n838_o <= gen1_n9_cnot1_n834 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n839_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n840_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n841_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n842_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n843_o <= n841_o & n842_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n844_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n845_o <= n843_o & n844_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n846 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n845_o,
    o => gen1_n9_ccnot2_o);
  n849_o <= gen1_n9_ccnot2_n846 (2);
  n850_o <= gen1_n9_ccnot2_n846 (1);
  n851_o <= gen1_n9_ccnot2_n846 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n852_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n853_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n854_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n855_o <= n853_o & n854_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n856 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n855_o,
    o => gen1_n9_cnot2_o);
  n859_o <= gen1_n9_cnot2_n856 (1);
  n860_o <= gen1_n9_cnot2_n856 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n861_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n862_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1220_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1221_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1222_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n863_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n864_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n865_o <= n863_o & n864_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n866_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n867_o <= n865_o & n866_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n868 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n867_o,
    o => gen1_n10_ccnot1_o);
  n871_o <= gen1_n10_ccnot1_n868 (2);
  n872_o <= gen1_n10_ccnot1_n868 (1);
  n873_o <= gen1_n10_ccnot1_n868 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n874_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n875_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n876_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n877_o <= n875_o & n876_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n878 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n877_o,
    o => gen1_n10_cnot1_o);
  n881_o <= gen1_n10_cnot1_n878 (1);
  n882_o <= gen1_n10_cnot1_n878 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n883_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n884_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n885_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n886_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n887_o <= n885_o & n886_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n888_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n889_o <= n887_o & n888_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n890 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n889_o,
    o => gen1_n10_ccnot2_o);
  n893_o <= gen1_n10_ccnot2_n890 (2);
  n894_o <= gen1_n10_ccnot2_n890 (1);
  n895_o <= gen1_n10_ccnot2_n890 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n896_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n897_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n898_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n899_o <= n897_o & n898_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n900 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n899_o,
    o => gen1_n10_cnot2_o);
  n903_o <= gen1_n10_cnot2_n900 (1);
  n904_o <= gen1_n10_cnot2_n900 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n905_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n906_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1223_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1224_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1225_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n907_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n908_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n909_o <= n907_o & n908_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n910_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n911_o <= n909_o & n910_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n912 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n911_o,
    o => gen1_n11_ccnot1_o);
  n915_o <= gen1_n11_ccnot1_n912 (2);
  n916_o <= gen1_n11_ccnot1_n912 (1);
  n917_o <= gen1_n11_ccnot1_n912 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n918_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n919_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n920_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n921_o <= n919_o & n920_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n922 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n921_o,
    o => gen1_n11_cnot1_o);
  n925_o <= gen1_n11_cnot1_n922 (1);
  n926_o <= gen1_n11_cnot1_n922 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n927_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n928_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n929_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n930_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n931_o <= n929_o & n930_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n932_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n933_o <= n931_o & n932_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n934 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n933_o,
    o => gen1_n11_ccnot2_o);
  n937_o <= gen1_n11_ccnot2_n934 (2);
  n938_o <= gen1_n11_ccnot2_n934 (1);
  n939_o <= gen1_n11_ccnot2_n934 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n940_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n941_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n942_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n943_o <= n941_o & n942_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n944 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n943_o,
    o => gen1_n11_cnot2_o);
  n947_o <= gen1_n11_cnot2_n944 (1);
  n948_o <= gen1_n11_cnot2_n944 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n949_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n950_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1226_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1227_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1228_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n951_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n952_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n953_o <= n951_o & n952_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n954_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n955_o <= n953_o & n954_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n956 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n955_o,
    o => gen1_n12_ccnot1_o);
  n959_o <= gen1_n12_ccnot1_n956 (2);
  n960_o <= gen1_n12_ccnot1_n956 (1);
  n961_o <= gen1_n12_ccnot1_n956 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n962_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n963_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n964_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n965_o <= n963_o & n964_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n966 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n965_o,
    o => gen1_n12_cnot1_o);
  n969_o <= gen1_n12_cnot1_n966 (1);
  n970_o <= gen1_n12_cnot1_n966 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n971_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n972_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n973_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n974_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n975_o <= n973_o & n974_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n976_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n977_o <= n975_o & n976_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n978 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n977_o,
    o => gen1_n12_ccnot2_o);
  n981_o <= gen1_n12_ccnot2_n978 (2);
  n982_o <= gen1_n12_ccnot2_n978 (1);
  n983_o <= gen1_n12_ccnot2_n978 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n984_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n985_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n986_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n987_o <= n985_o & n986_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n988 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n987_o,
    o => gen1_n12_cnot2_o);
  n991_o <= gen1_n12_cnot2_n988 (1);
  n992_o <= gen1_n12_cnot2_n988 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n993_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n994_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1229_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1230_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1231_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n995_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n996_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n998_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n999_o <= n997_o & n998_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1000 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n999_o,
    o => gen1_n13_ccnot1_o);
  n1003_o <= gen1_n13_ccnot1_n1000 (2);
  n1004_o <= gen1_n13_ccnot1_n1000 (1);
  n1005_o <= gen1_n13_ccnot1_n1000 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1006_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1007_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1008_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1009_o <= n1007_o & n1008_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1010 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1009_o,
    o => gen1_n13_cnot1_o);
  n1013_o <= gen1_n13_cnot1_n1010 (1);
  n1014_o <= gen1_n13_cnot1_n1010 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1015_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1016_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1017_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1018_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1019_o <= n1017_o & n1018_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1020_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1021_o <= n1019_o & n1020_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1022 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1021_o,
    o => gen1_n13_ccnot2_o);
  n1025_o <= gen1_n13_ccnot2_n1022 (2);
  n1026_o <= gen1_n13_ccnot2_n1022 (1);
  n1027_o <= gen1_n13_ccnot2_n1022 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1028_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1029_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1030_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1031_o <= n1029_o & n1030_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1032 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1031_o,
    o => gen1_n13_cnot2_o);
  n1035_o <= gen1_n13_cnot2_n1032 (1);
  n1036_o <= gen1_n13_cnot2_n1032 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1037_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1038_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1232_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1233_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1234_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1039_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1040_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1041_o <= n1039_o & n1040_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1042_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1043_o <= n1041_o & n1042_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1044 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1043_o,
    o => gen1_n14_ccnot1_o);
  n1047_o <= gen1_n14_ccnot1_n1044 (2);
  n1048_o <= gen1_n14_ccnot1_n1044 (1);
  n1049_o <= gen1_n14_ccnot1_n1044 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1050_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1051_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1052_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1053_o <= n1051_o & n1052_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1054 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1053_o,
    o => gen1_n14_cnot1_o);
  n1057_o <= gen1_n14_cnot1_n1054 (1);
  n1058_o <= gen1_n14_cnot1_n1054 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1059_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1060_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1061_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1062_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1063_o <= n1061_o & n1062_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1064_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1065_o <= n1063_o & n1064_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1066 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1065_o,
    o => gen1_n14_ccnot2_o);
  n1069_o <= gen1_n14_ccnot2_n1066 (2);
  n1070_o <= gen1_n14_ccnot2_n1066 (1);
  n1071_o <= gen1_n14_ccnot2_n1066 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1072_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1073_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1074_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1075_o <= n1073_o & n1074_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1076 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1075_o,
    o => gen1_n14_cnot2_o);
  n1079_o <= gen1_n14_cnot2_n1076 (1);
  n1080_o <= gen1_n14_cnot2_n1076 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1081_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1082_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1235_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1236_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1237_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1083_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1084_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1085_o <= n1083_o & n1084_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1086_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1087_o <= n1085_o & n1086_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1088 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1087_o,
    o => gen1_n15_ccnot1_o);
  n1091_o <= gen1_n15_ccnot1_n1088 (2);
  n1092_o <= gen1_n15_ccnot1_n1088 (1);
  n1093_o <= gen1_n15_ccnot1_n1088 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1094_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1095_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1096_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1097_o <= n1095_o & n1096_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1098 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1097_o,
    o => gen1_n15_cnot1_o);
  n1101_o <= gen1_n15_cnot1_n1098 (1);
  n1102_o <= gen1_n15_cnot1_n1098 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1103_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1104_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1105_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1106_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1107_o <= n1105_o & n1106_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1108_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1109_o <= n1107_o & n1108_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1110 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1109_o,
    o => gen1_n15_ccnot2_o);
  n1113_o <= gen1_n15_ccnot2_n1110 (2);
  n1114_o <= gen1_n15_ccnot2_n1110 (1);
  n1115_o <= gen1_n15_ccnot2_n1110 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1116_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1117_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1118_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1119_o <= n1117_o & n1118_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1120 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1119_o,
    o => gen1_n15_cnot2_o);
  n1123_o <= gen1_n15_cnot2_n1120 (1);
  n1124_o <= gen1_n15_cnot2_n1120 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1125_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1126_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1238_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1239_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1240_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1127_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1128_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1129_o <= n1127_o & n1128_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1130_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1131_o <= n1129_o & n1130_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1132 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1131_o,
    o => gen1_n16_ccnot1_o);
  n1135_o <= gen1_n16_ccnot1_n1132 (2);
  n1136_o <= gen1_n16_ccnot1_n1132 (1);
  n1137_o <= gen1_n16_ccnot1_n1132 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1138_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1139_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1140_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1141_o <= n1139_o & n1140_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1142 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1141_o,
    o => gen1_n16_cnot1_o);
  n1145_o <= gen1_n16_cnot1_n1142 (1);
  n1146_o <= gen1_n16_cnot1_n1142 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1147_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1148_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1149_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1150_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1151_o <= n1149_o & n1150_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1152_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1153_o <= n1151_o & n1152_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1154 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1153_o,
    o => gen1_n16_ccnot2_o);
  n1157_o <= gen1_n16_ccnot2_n1154 (2);
  n1158_o <= gen1_n16_ccnot2_n1154 (1);
  n1159_o <= gen1_n16_ccnot2_n1154 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1160_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1161_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1162_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1163_o <= n1161_o & n1162_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1164 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1163_o,
    o => gen1_n16_cnot2_o);
  n1167_o <= gen1_n16_cnot2_n1164 (1);
  n1168_o <= gen1_n16_cnot2_n1164 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1169_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1170_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1171_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1172_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1173_o <= n1171_o & n1172_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1174 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1173_o,
    o => cnoteb_o);
  n1177_o <= cnoteb_n1174 (1);
  n1178_o <= cnoteb_n1174 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1179_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1180_o <= n1179_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1181 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1180_o,
    o => cnotea_o);
  n1184_o <= cnotea_n1181 (1);
  n1185_o <= cnotea_n1181 (0);
  n1186_o <= n1184_o & a_s;
  n1187_o <= n1177_o & b_s;
  n1188_o <= n1185_o & s_s;
  n1189_o <= n1167_o & n1123_o & n1079_o & n1035_o & n991_o & n947_o & n903_o & n859_o & n815_o & n771_o & n727_o & n683_o & n639_o & n595_o & n551_o & n507_o & n464_o;
  n1190_o <= n1169_o & n1125_o & n1081_o & n1037_o & n993_o & n949_o & n905_o & n861_o & n817_o & n773_o & n729_o & n685_o & n641_o & n597_o & n553_o & n509_o & n465_o;
  n1191_o <= n1168_o & n1124_o & n1080_o & n1036_o & n992_o & n948_o & n904_o & n860_o & n816_o & n772_o & n728_o & n684_o & n640_o & n596_o & n552_o & n508_o & n457_o;
  n1192_o <= n1170_o & n1126_o & n1082_o & n1038_o & n994_o & n950_o & n906_o & n862_o & n818_o & n774_o & n730_o & n686_o & n642_o & n598_o & n554_o & n510_o & n466_o;
  n1193_o <= n477_o & n476_o & n475_o & n478_o;
  n1194_o <= n488_o & n486_o & n485_o & n487_o;
  n1195_o <= n499_o & n498_o & n500_o & n497_o;
  n1196_o <= n521_o & n520_o & n519_o & n522_o;
  n1197_o <= n532_o & n530_o & n529_o & n531_o;
  n1198_o <= n543_o & n542_o & n544_o & n541_o;
  n1199_o <= n565_o & n564_o & n563_o & n566_o;
  n1200_o <= n576_o & n574_o & n573_o & n575_o;
  n1201_o <= n587_o & n586_o & n588_o & n585_o;
  n1202_o <= n609_o & n608_o & n607_o & n610_o;
  n1203_o <= n620_o & n618_o & n617_o & n619_o;
  n1204_o <= n631_o & n630_o & n632_o & n629_o;
  n1205_o <= n653_o & n652_o & n651_o & n654_o;
  n1206_o <= n664_o & n662_o & n661_o & n663_o;
  n1207_o <= n675_o & n674_o & n676_o & n673_o;
  n1208_o <= n697_o & n696_o & n695_o & n698_o;
  n1209_o <= n708_o & n706_o & n705_o & n707_o;
  n1210_o <= n719_o & n718_o & n720_o & n717_o;
  n1211_o <= n741_o & n740_o & n739_o & n742_o;
  n1212_o <= n752_o & n750_o & n749_o & n751_o;
  n1213_o <= n763_o & n762_o & n764_o & n761_o;
  n1214_o <= n785_o & n784_o & n783_o & n786_o;
  n1215_o <= n796_o & n794_o & n793_o & n795_o;
  n1216_o <= n807_o & n806_o & n808_o & n805_o;
  n1217_o <= n829_o & n828_o & n827_o & n830_o;
  n1218_o <= n840_o & n838_o & n837_o & n839_o;
  n1219_o <= n851_o & n850_o & n852_o & n849_o;
  n1220_o <= n873_o & n872_o & n871_o & n874_o;
  n1221_o <= n884_o & n882_o & n881_o & n883_o;
  n1222_o <= n895_o & n894_o & n896_o & n893_o;
  n1223_o <= n917_o & n916_o & n915_o & n918_o;
  n1224_o <= n928_o & n926_o & n925_o & n927_o;
  n1225_o <= n939_o & n938_o & n940_o & n937_o;
  n1226_o <= n961_o & n960_o & n959_o & n962_o;
  n1227_o <= n972_o & n970_o & n969_o & n971_o;
  n1228_o <= n983_o & n982_o & n984_o & n981_o;
  n1229_o <= n1005_o & n1004_o & n1003_o & n1006_o;
  n1230_o <= n1016_o & n1014_o & n1013_o & n1015_o;
  n1231_o <= n1027_o & n1026_o & n1028_o & n1025_o;
  n1232_o <= n1049_o & n1048_o & n1047_o & n1050_o;
  n1233_o <= n1060_o & n1058_o & n1057_o & n1059_o;
  n1234_o <= n1071_o & n1070_o & n1072_o & n1069_o;
  n1235_o <= n1093_o & n1092_o & n1091_o & n1094_o;
  n1236_o <= n1104_o & n1102_o & n1101_o & n1103_o;
  n1237_o <= n1115_o & n1114_o & n1116_o & n1113_o;
  n1238_o <= n1137_o & n1136_o & n1135_o & n1138_o;
  n1239_o <= n1148_o & n1146_o & n1145_o & n1147_o;
  n1240_o <= n1159_o & n1158_o & n1160_o & n1157_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n335_o : std_logic_vector (17 downto 0);
  signal add1_n336 : std_logic_vector (17 downto 0);
  signal add1_n337 : std_logic_vector (17 downto 0);
  signal add1_n338 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n345_o : std_logic;
  signal addsub_n346 : std_logic;
  signal addsub_n347 : std_logic_vector (17 downto 0);
  signal addsub_n348 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n355_o : std_logic;
  signal cnotr1_n356 : std_logic;
  signal cnotr1_n357 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n362_o : std_logic;
  signal cnotr2_n363 : std_logic;
  signal cnotr2_n364 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n369_o : std_logic;
  signal n370_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n371 : std_logic;
  signal gen0_cnotr3_n372 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n377_o : std_logic_vector (13 downto 0);
  signal n378_o : std_logic;
  signal n379_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n380 : std_logic;
  signal gen0_cnotr4_n381 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n386_o : std_logic_vector (13 downto 0);
  signal n387_o : std_logic_vector (2 downto 0);
  signal n388_o : std_logic_vector (16 downto 0);
  signal n389_o : std_logic;
  signal gen0_cnotr5_n390 : std_logic;
  signal gen0_cnotr5_n391 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n396_o : std_logic_vector (13 downto 0);
  signal n397_o : std_logic_vector (2 downto 0);
  signal n398_o : std_logic;
  signal n399_o : std_logic_vector (15 downto 0);
  signal n400_o : std_logic_vector (16 downto 0);
  signal add2_n401 : std_logic_vector (16 downto 0);
  signal add2_n402 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal n409_o : std_logic;
  signal n410_o : std_logic;
  signal n411_o : std_logic;
  signal cnotr6_n412 : std_logic;
  signal cnotr6_n413 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n418_o : std_logic;
  signal n419_o : std_logic_vector (15 downto 0);
  signal cnotr7_n420 : std_logic;
  signal cnotr7_n421 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n426_o : std_logic;
  signal alut1_n427 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n430 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n433_o : std_logic_vector (21 downto 0);
  signal n434_o : std_logic_vector (16 downto 0);
  signal n435_o : std_logic_vector (17 downto 0);
  signal n436_o : std_logic_vector (17 downto 0);
  signal n437_o : std_logic_vector (17 downto 0);
  signal n438_o : std_logic_vector (5 downto 0);
begin
  g <= n433_o;
  a_out <= add2_n402;
  c_out <= n434_o;
  x_out <= add1_n338;
  y_out <= addsub_n348;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n336; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n435_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n436_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n357; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n337; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n364; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n437_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n438_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n427; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n413; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n401; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n430; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n381; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n400_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n335_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n336 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n337 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n338 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n335_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n345_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n346 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n347 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n348 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n345_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n355_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n356 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n357 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n355_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n362_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n363 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n364 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n362_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n369_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n370_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n371 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n372 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n369_o,
    i => n370_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n377_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n378_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n379_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n380 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n381 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n378_o,
    i => n379_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n386_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n387_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n388_o <= n386_o & n387_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n389_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n390 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n391 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n389_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n396_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n397_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n398_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n399_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n400_o <= n398_o & n399_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n401 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n402 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n407_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n408_o <= not n407_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n409_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n410_o <= not n409_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n411_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n412 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n413 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n411_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n418_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n419_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n420 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n421 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n418_o,
    i => n419_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n426_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n427 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n430 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n433_o <= n397_o & addsub_n347 & cnotr7_n420;
  n434_o <= cnotr7_n421 & n426_o;
  n435_o <= gen0_cnotr5_n391 & gen0_cnotr5_n390 & n396_o;
  n436_o <= gen0_cnotr3_n372 & gen0_cnotr3_n371 & n377_o;
  n437_o <= gen0_cnotr4_n380 & n388_o;
  n438_o <= n410_o & addsub_n346 & cnotr6_n412 & cnotr2_n363 & cnotr1_n356 & n408_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n225_o : std_logic_vector (17 downto 0);
  signal add1_n226 : std_logic_vector (17 downto 0);
  signal add1_n227 : std_logic_vector (17 downto 0);
  signal add1_n228 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n235_o : std_logic;
  signal addsub_n236 : std_logic;
  signal addsub_n237 : std_logic_vector (17 downto 0);
  signal addsub_n238 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n245_o : std_logic;
  signal cnotr1_n246 : std_logic;
  signal cnotr1_n247 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n252_o : std_logic;
  signal cnotr2_n253 : std_logic;
  signal cnotr2_n254 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n259_o : std_logic;
  signal n260_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n261 : std_logic;
  signal gen0_cnotr3_n262 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n267_o : std_logic_vector (14 downto 0);
  signal n268_o : std_logic;
  signal n269_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n270 : std_logic;
  signal gen0_cnotr4_n271 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n276_o : std_logic_vector (14 downto 0);
  signal n277_o : std_logic_vector (1 downto 0);
  signal n278_o : std_logic_vector (16 downto 0);
  signal n279_o : std_logic;
  signal gen0_cnotr5_n280 : std_logic;
  signal gen0_cnotr5_n281 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n286_o : std_logic_vector (14 downto 0);
  signal n287_o : std_logic_vector (1 downto 0);
  signal n288_o : std_logic;
  signal n289_o : std_logic_vector (15 downto 0);
  signal n290_o : std_logic_vector (16 downto 0);
  signal add2_n291 : std_logic_vector (16 downto 0);
  signal add2_n292 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n297_o : std_logic;
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal cnotr6_n302 : std_logic;
  signal cnotr6_n303 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n308_o : std_logic;
  signal n309_o : std_logic_vector (15 downto 0);
  signal cnotr7_n310 : std_logic;
  signal cnotr7_n311 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n316_o : std_logic;
  signal alut1_n317 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n320 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n323_o : std_logic_vector (20 downto 0);
  signal n324_o : std_logic_vector (16 downto 0);
  signal n325_o : std_logic_vector (17 downto 0);
  signal n326_o : std_logic_vector (17 downto 0);
  signal n327_o : std_logic_vector (17 downto 0);
  signal n328_o : std_logic_vector (5 downto 0);
begin
  g <= n323_o;
  a_out <= add2_n292;
  c_out <= n324_o;
  x_out <= add1_n228;
  y_out <= addsub_n238;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n226; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n325_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n326_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n247; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n227; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n254; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n327_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n328_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n317; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n303; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n291; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n320; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n271; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n290_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n225_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n226 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n227 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n228 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n225_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n235_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n236 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n237 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n238 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n235_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n245_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n246 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n247 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n245_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n252_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n253 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n254 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n252_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n259_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n260_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n261 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n262 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n259_o,
    i => n260_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n267_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n268_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n269_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n270 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n271 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n268_o,
    i => n269_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n276_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n277_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n278_o <= n276_o & n277_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n279_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n280 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n281 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n279_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n286_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n287_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n288_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n289_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n290_o <= n288_o & n289_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n291 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n292 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n297_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n298_o <= not n297_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n299_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n300_o <= not n299_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n301_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n302 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n303 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n301_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n308_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n309_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n310 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n311 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n308_o,
    i => n309_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n316_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n317 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n320 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n323_o <= n287_o & addsub_n237 & cnotr7_n310;
  n324_o <= cnotr7_n311 & n316_o;
  n325_o <= gen0_cnotr5_n281 & gen0_cnotr5_n280 & n286_o;
  n326_o <= gen0_cnotr3_n262 & gen0_cnotr3_n261 & n267_o;
  n327_o <= gen0_cnotr4_n270 & n278_o;
  n328_o <= n300_o & addsub_n236 & cnotr6_n302 & cnotr2_n253 & cnotr1_n246 & n298_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n115_o : std_logic_vector (17 downto 0);
  signal add1_n116 : std_logic_vector (17 downto 0);
  signal add1_n117 : std_logic_vector (17 downto 0);
  signal add1_n118 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n125_o : std_logic;
  signal addsub_n126 : std_logic;
  signal addsub_n127 : std_logic_vector (17 downto 0);
  signal addsub_n128 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n135_o : std_logic;
  signal cnotr1_n136 : std_logic;
  signal cnotr1_n137 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n142_o : std_logic;
  signal cnotr2_n143 : std_logic;
  signal cnotr2_n144 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal gen0_cnotr3_n151 : std_logic;
  signal gen0_cnotr3_n152 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n157_o : std_logic_vector (15 downto 0);
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal gen0_cnotr4_n160 : std_logic;
  signal gen0_cnotr4_n161 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n166_o : std_logic_vector (15 downto 0);
  signal n167_o : std_logic;
  signal n168_o : std_logic_vector (16 downto 0);
  signal n169_o : std_logic;
  signal gen0_cnotr5_n170 : std_logic;
  signal gen0_cnotr5_n171 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n176_o : std_logic_vector (15 downto 0);
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic_vector (15 downto 0);
  signal n180_o : std_logic_vector (16 downto 0);
  signal add2_n181 : std_logic_vector (16 downto 0);
  signal add2_n182 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal cnotr6_n192 : std_logic;
  signal cnotr6_n193 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n198_o : std_logic;
  signal n199_o : std_logic_vector (15 downto 0);
  signal cnotr7_n200 : std_logic;
  signal cnotr7_n201 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n206_o : std_logic;
  signal alut1_n207 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n210 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n213_o : std_logic_vector (19 downto 0);
  signal n214_o : std_logic_vector (16 downto 0);
  signal n215_o : std_logic_vector (17 downto 0);
  signal n216_o : std_logic_vector (17 downto 0);
  signal n217_o : std_logic_vector (17 downto 0);
  signal n218_o : std_logic_vector (5 downto 0);
begin
  g <= n213_o;
  a_out <= add2_n182;
  c_out <= n214_o;
  x_out <= add1_n118;
  y_out <= addsub_n128;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n116; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n215_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n216_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n137; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n117; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n144; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n217_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n218_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n207; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n193; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n181; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n210; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n161; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n180_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n115_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n116 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n117 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n118 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n115_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n125_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n126 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n127 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n128 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n125_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n135_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n136 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n137 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n135_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n142_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n143 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n144 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n142_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n149_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n150_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n151 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n152 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n149_o,
    i => n150_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n157_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n158_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n159_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n160 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n161 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n158_o,
    i => n159_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n166_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n167_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n168_o <= n166_o & n167_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n169_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n170 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n171 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n169_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n176_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n177_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n178_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n179_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n180_o <= n178_o & n179_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n181 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n182 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n187_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n188_o <= not n187_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n189_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n190_o <= not n189_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n191_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n192 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n193 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n191_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n198_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n199_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n200 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n201 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n198_o,
    i => n199_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n206_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n207 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n210 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n213_o <= n177_o & addsub_n127 & cnotr7_n200;
  n214_o <= cnotr7_n201 & n206_o;
  n215_o <= gen0_cnotr5_n171 & gen0_cnotr5_n170 & n176_o;
  n216_o <= gen0_cnotr3_n152 & gen0_cnotr3_n151 & n157_o;
  n217_o <= gen0_cnotr4_n160 & n168_o;
  n218_o <= n190_o & addsub_n126 & cnotr6_n192 & cnotr2_n143 & cnotr1_n136 & n188_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_3;

architecture rtl of inith_lookup_17_3 is
  signal n82_o : std_logic;
  signal n83_o : std_logic;
  signal n84_o : std_logic;
  signal n85_o : std_logic;
  signal n86_o : std_logic;
  signal n87_o : std_logic;
  signal n88_o : std_logic;
  signal n89_o : std_logic;
  signal n90_o : std_logic;
  signal n91_o : std_logic;
  signal n92_o : std_logic;
  signal n93_o : std_logic;
  signal n94_o : std_logic;
  signal n95_o : std_logic;
  signal n96_o : std_logic;
  signal n97_o : std_logic;
  signal n98_o : std_logic;
  signal n99_o : std_logic;
  signal n100_o : std_logic;
  signal n101_o : std_logic;
  signal n102_o : std_logic;
  signal n103_o : std_logic;
  signal n104_o : std_logic;
  signal n105_o : std_logic;
  signal n106_o : std_logic;
  signal n107_o : std_logic;
  signal n108_o : std_logic;
  signal n109_o : std_logic_vector (16 downto 0);
begin
  o <= n109_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n82_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n83_o <= not n82_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n84_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n85_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n86_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n87_o <= not n86_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n88_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n89_o <= not n88_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n90_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n91_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n92_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n93_o <= not n92_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n94_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n95_o <= not n94_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n96_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n97_o <= not n96_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n98_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n99_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n100_o <= not n99_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n101_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n102_o <= not n101_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n103_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n104_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n105_o <= not n104_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n106_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n107_o <= not n106_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n108_o <= i (0);
  n109_o <= n83_o & n84_o & n85_o & n87_o & n89_o & n90_o & n91_o & n93_o & n95_o & n97_o & n98_o & n100_o & n102_o & n103_o & n105_o & n107_o & n108_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (82 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (82 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (67 downto 0);
  signal as : std_logic_vector (67 downto 0);
  signal xs : std_logic_vector (71 downto 0);
  signal ys : std_logic_vector (71 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n76_o : std_logic_vector (82 downto 0);
  signal n77_o : std_logic_vector (67 downto 0);
  signal n78_o : std_logic_vector (67 downto 0);
  signal n79_o : std_logic_vector (71 downto 0);
  signal n80_o : std_logic_vector (71 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n76_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n77_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n78_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n79_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n80_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_3 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  n76_o <= (19 downto 0 => 'Z') & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n77_o <= gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n78_o <= gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n79_o <= gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n80_o <= gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
