Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (lin64) Build 1957588 Wed Aug  9 16:32:10 MDT 2017
| Date         : Mon Dec  3 16:55:29 2018
| Host         : ccblincad18.ece.gatech.edu running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Wrapper_timing_summary_routed.rpt -rpx Wrapper_timing_summary_routed.rpx
| Design       : Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.459        0.000                      0                 1382        0.130        0.000                      0                 1382        4.500        0.000                       0                   679  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           0.459        0.000                      0                 1382        0.130        0.000                      0                 1382        4.500        0.000                       0                   679  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 3.654ns (38.748%)  route 5.776ns (61.252%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.394    10.451    Add/shifter21_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  Add/small_significand_shifted[26]_i_35/O
                         net (fo=3, routed)           0.676    11.251    Add/small_significand_shifted[26]_i_35_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.152    11.403 f  Add/small_significand_shifted[26]_i_26/O
                         net (fo=21, routed)          0.883    12.286    Add/small_significand_shifted[26]_i_26_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I3_O)        0.326    12.612 f  Add/small_significand_shifted[26]_i_14/O
                         net (fo=2, routed)           0.582    13.193    Add/small_significand_shifted[26]_i_14_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124    13.317 r  Add/small_significand_shifted[22]_i_4/O
                         net (fo=1, routed)           0.624    13.942    Add/small_significand_shifted[22]_i_4_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I2_O)        0.124    14.066 r  Add/small_significand_shifted[22]_i_1/O
                         net (fo=1, routed)           0.000    14.066    Add/small_significand_shifted[22]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  Add/small_significand_shifted_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.452    14.210    Add/clk_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  Add/small_significand_shifted_reg[22]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)        0.029    14.525    Add/small_significand_shifted_reg[22]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 3.654ns (38.755%)  route 5.774ns (61.245%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.394    10.451    Add/shifter21_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  Add/small_significand_shifted[26]_i_35/O
                         net (fo=3, routed)           0.676    11.251    Add/small_significand_shifted[26]_i_35_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.152    11.403 f  Add/small_significand_shifted[26]_i_26/O
                         net (fo=21, routed)          0.744    12.146    Add/small_significand_shifted[26]_i_26_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I1_O)        0.326    12.472 r  Add/small_significand_shifted[25]_i_13/O
                         net (fo=2, routed)           1.000    13.473    Add/small_significand_shifted[25]_i_13_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.597 f  Add/small_significand_shifted[21]_i_3/O
                         net (fo=1, routed)           0.343    13.940    Add/small_significand_shifted[21]_i_3_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I1_O)        0.124    14.064 r  Add/small_significand_shifted[21]_i_1/O
                         net (fo=1, routed)           0.000    14.064    Add/small_significand_shifted[21]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  Add/small_significand_shifted_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.453    14.211    Add/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  Add/small_significand_shifted_reg[21]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.029    14.526    Add/small_significand_shifted_reg[21]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 3.654ns (38.608%)  route 5.810ns (61.392%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.394    10.451    Add/shifter21_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  Add/small_significand_shifted[26]_i_35/O
                         net (fo=3, routed)           0.676    11.251    Add/small_significand_shifted[26]_i_35_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.152    11.403 f  Add/small_significand_shifted[26]_i_26/O
                         net (fo=21, routed)          0.788    12.190    Add/small_significand_shifted[26]_i_26_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.326    12.516 r  Add/small_significand_shifted[26]_i_8/O
                         net (fo=3, routed)           0.640    13.156    Add/small_significand_shifted[26]_i_8_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.280 r  Add/small_significand_shifted[26]_i_2/O
                         net (fo=1, routed)           0.696    13.976    Add/small_significand_shifted[26]_i_2_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    14.100 r  Add/small_significand_shifted[26]_i_1/O
                         net (fo=1, routed)           0.000    14.100    Add/small_significand_shifted[26]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  Add/small_significand_shifted_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.519    14.277    Add/clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  Add/small_significand_shifted_reg[26]/C
                         clock pessimism              0.335    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.031    14.607    Add/small_significand_shifted_reg[26]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 3.654ns (39.046%)  route 5.704ns (60.954%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.394    10.451    Add/shifter21_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  Add/small_significand_shifted[26]_i_35/O
                         net (fo=3, routed)           0.676    11.251    Add/small_significand_shifted[26]_i_35_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.152    11.403 f  Add/small_significand_shifted[26]_i_26/O
                         net (fo=21, routed)          0.606    12.009    Add/small_significand_shifted[26]_i_26_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I2_O)        0.326    12.335 r  Add/small_significand_shifted[25]_i_11/O
                         net (fo=3, routed)           0.818    13.153    Add/small_significand_shifted[25]_i_11_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.277 r  Add/small_significand_shifted[25]_i_4/O
                         net (fo=1, routed)           0.593    13.870    Add/small_significand_shifted[25]_i_4_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.994 r  Add/small_significand_shifted[25]_i_1/O
                         net (fo=1, routed)           0.000    13.994    Add/small_significand_shifted[25]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  Add/small_significand_shifted_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.453    14.211    Add/clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  Add/small_significand_shifted_reg[25]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.077    14.574    Add/small_significand_shifted_reg[25]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 3.654ns (39.162%)  route 5.676ns (60.838%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.394    10.451    Add/shifter21_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  Add/small_significand_shifted[26]_i_35/O
                         net (fo=3, routed)           0.676    11.251    Add/small_significand_shifted[26]_i_35_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.152    11.403 f  Add/small_significand_shifted[26]_i_26/O
                         net (fo=21, routed)          0.603    12.006    Add/small_significand_shifted[26]_i_26_n_0
    SLICE_X13Y43         LUT5 (Prop_lut5_I2_O)        0.326    12.332 r  Add/small_significand_shifted[23]_i_6/O
                         net (fo=2, routed)           0.529    12.861    Add/small_significand_shifted[23]_i_6_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.985 r  Add/small_significand_shifted[23]_i_2/O
                         net (fo=1, routed)           0.857    13.842    Add/small_significand_shifted[23]_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.966 r  Add/small_significand_shifted[23]_i_1/O
                         net (fo=1, routed)           0.000    13.966    Add/small_significand_shifted[23]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  Add/small_significand_shifted_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.520    14.278    Add/clk_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  Add/small_significand_shifted_reg[23]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.029    14.606    Add/small_significand_shifted_reg[23]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 3.424ns (37.116%)  route 5.801ns (62.884%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.026    10.083    Add/shifter21_in
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.207 f  Add/small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.502    10.709    Add/small_significand_shifted[26]_i_51_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  Add/small_significand_shifted[26]_i_27/O
                         net (fo=23, routed)          1.207    12.039    Add/small_significand_shifted[26]_i_27_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I0_O)        0.124    12.163 r  Add/small_significand_shifted[26]_i_18/O
                         net (fo=24, routed)          0.714    12.877    Add/small_significand_shifted[26]_i_18_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.001 r  Add/small_significand_shifted[15]_i_3/O
                         net (fo=2, routed)           0.735    13.737    Add/small_significand_shifted[15]_i_3_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    13.861 r  Add/small_significand_shifted[15]_i_1/O
                         net (fo=1, routed)           0.000    13.861    Add/small_significand_shifted[15]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  Add/small_significand_shifted_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.452    14.210    Add/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  Add/small_significand_shifted_reg[15]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.029    14.525    Add/small_significand_shifted_reg[15]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 3.654ns (39.266%)  route 5.652ns (60.734%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.394    10.451    Add/shifter21_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  Add/small_significand_shifted[26]_i_35/O
                         net (fo=3, routed)           0.676    11.251    Add/small_significand_shifted[26]_i_35_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.152    11.403 f  Add/small_significand_shifted[26]_i_26/O
                         net (fo=21, routed)          0.788    12.190    Add/small_significand_shifted[26]_i_26_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.326    12.516 r  Add/small_significand_shifted[26]_i_8/O
                         net (fo=3, routed)           0.468    12.984    Add/small_significand_shifted[26]_i_8_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.108 f  Add/small_significand_shifted[18]_i_2/O
                         net (fo=2, routed)           0.709    13.817    Add/small_significand_shifted[18]_i_2_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.124    13.941 r  Add/small_significand_shifted[18]_i_1/O
                         net (fo=1, routed)           0.000    13.941    Add/small_significand_shifted[18]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  Add/small_significand_shifted_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.519    14.277    Add/clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  Add/small_significand_shifted_reg[18]/C
                         clock pessimism              0.335    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.031    14.607    Add/small_significand_shifted_reg[18]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 3.654ns (39.795%)  route 5.528ns (60.205%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.394    10.451    Add/shifter21_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  Add/small_significand_shifted[26]_i_35/O
                         net (fo=3, routed)           0.676    11.251    Add/small_significand_shifted[26]_i_35_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.152    11.403 f  Add/small_significand_shifted[26]_i_26/O
                         net (fo=21, routed)          0.813    12.216    Add/small_significand_shifted[26]_i_26_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I3_O)        0.326    12.542 r  Add/small_significand_shifted[23]_i_10/O
                         net (fo=2, routed)           0.584    13.126    Add/small_significand_shifted[23]_i_10_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.250 f  Add/small_significand_shifted[19]_i_3/O
                         net (fo=1, routed)           0.443    13.694    Add/small_significand_shifted[19]_i_3_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.818 r  Add/small_significand_shifted[19]_i_1/O
                         net (fo=1, routed)           0.000    13.818    Add/small_significand_shifted[19]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  Add/small_significand_shifted_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.453    14.211    Add/clk_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  Add/small_significand_shifted_reg[19]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.029    14.526    Add/small_significand_shifted_reg[19]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 3.654ns (39.559%)  route 5.583ns (60.441%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 r  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.394    10.451    Add/shifter21_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.575 f  Add/small_significand_shifted[26]_i_35/O
                         net (fo=3, routed)           0.676    11.251    Add/small_significand_shifted[26]_i_35_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.152    11.403 f  Add/small_significand_shifted[26]_i_26/O
                         net (fo=21, routed)          0.771    12.173    Add/small_significand_shifted[26]_i_26_n_0
    SLICE_X13Y42         LUT5 (Prop_lut5_I2_O)        0.326    12.499 f  Add/small_significand_shifted[24]_i_6/O
                         net (fo=1, routed)           0.407    12.906    Add/small_significand_shifted[24]_i_6_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.030 r  Add/small_significand_shifted[24]_i_2/O
                         net (fo=1, routed)           0.718    13.748    Add/small_significand_shifted[24]_i_2_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Add/small_significand_shifted[24]_i_1/O
                         net (fo=1, routed)           0.000    13.872    Add/small_significand_shifted[24]_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  Add/small_significand_shifted_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.520    14.278    Add/clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  Add/small_significand_shifted_reg[24]/C
                         clock pessimism              0.335    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X5Y43          FDRE (Setup_fdre_C_D)        0.029    14.606    Add/small_significand_shifted_reg[24]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 Add/shift_right_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/small_significand_shifted_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 3.424ns (37.440%)  route 5.721ns (62.560%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.635     4.635    Add/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Add/shift_right_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.419     5.054 f  Add/shift_right_pos_reg[2]/Q
                         net (fo=71, routed)          0.662     5.717    Add/shift_right_pos_reg_n_0_[2]
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.299     6.016 r  Add/small_significand_shifted[2]_i_11/O
                         net (fo=1, routed)           0.000     6.016    Add/small_significand_shifted[2]_i_11_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.566 r  Add/small_significand_shifted_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.566    Add/small_significand_shifted_reg[2]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  Add/small_significand_shifted_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.680    Add/small_significand_shifted_reg[6]_i_10_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.951 r  Add/small_significand_shifted_reg[10]_i_31/CO[0]
                         net (fo=55, routed)          0.955     7.906    Add/small_significand_shifted_reg[10]_i_31_n_3
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923     8.829 r  Add/small_significand_shifted_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.829    Add/small_significand_shifted_reg[10]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.943 r  Add/small_significand_shifted_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.943    Add/small_significand_shifted_reg[10]_i_10_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  Add/small_significand_shifted_reg[10]_i_3/CO[3]
                         net (fo=41, routed)          1.026    10.083    Add/shifter21_in
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.207 f  Add/small_significand_shifted[26]_i_51/O
                         net (fo=1, routed)           0.502    10.709    Add/small_significand_shifted[26]_i_51_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.833 r  Add/small_significand_shifted[26]_i_27/O
                         net (fo=23, routed)          1.207    12.039    Add/small_significand_shifted[26]_i_27_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I0_O)        0.124    12.163 r  Add/small_significand_shifted[26]_i_18/O
                         net (fo=24, routed)          0.728    12.891    Add/small_significand_shifted[26]_i_18_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.015 f  Add/small_significand_shifted[14]_i_4/O
                         net (fo=1, routed)           0.641    13.657    Add/small_significand_shifted[14]_i_4_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.781 r  Add/small_significand_shifted[14]_i_1/O
                         net (fo=1, routed)           0.000    13.781    Add/small_significand_shifted[14]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  Add/small_significand_shifted_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.666    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.757 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         1.452    14.210    Add/clk_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  Add/small_significand_shifted_reg[14]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.077    14.573    Add/small_significand_shifted_reg[14]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  0.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Mult/ans_man_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Norm/data_reg_1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.562     1.385    Mult/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  Mult/ans_man_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  Mult/ans_man_2_reg[24]/Q
                         net (fo=4, routed)           0.078     1.605    Mult/Q[24]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.650 r  Mult/data_reg_1[23]_i_1/O
                         net (fo=1, routed)           0.000     1.650    Norm/D[23]
    SLICE_X8Y17          FDRE                                         r  Norm/data_reg_1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.830     1.899    Norm/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  Norm/data_reg_1_reg[23]/C
                         clock pessimism             -0.500     1.398    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.121     1.519    Norm/data_reg_1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Mult/ans_man_2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Norm/data_reg_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.750%)  route 0.081ns (30.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.562     1.385    Mult/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  Mult/ans_man_2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  Mult/ans_man_2_reg[25]/Q
                         net (fo=4, routed)           0.081     1.607    Mult/Q[25]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.652 r  Mult/data_reg_1[22]_i_1/O
                         net (fo=1, routed)           0.000     1.652    Norm/D[22]
    SLICE_X8Y17          FDRE                                         r  Norm/data_reg_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.830     1.899    Norm/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  Norm/data_reg_1_reg[22]/C
                         clock pessimism             -0.500     1.398    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.121     1.519    Norm/data_reg_1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Add/sum_shifted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/fraction_final_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.531%)  route 0.353ns (65.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.563     1.386    Add/clk_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  Add/sum_shifted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.527 r  Add/sum_shifted_reg[0]/Q
                         net (fo=3, routed)           0.353     1.880    Add/sum_shifted_reg_n_0_[0]
    SLICE_X8Y48          LUT5 (Prop_lut5_I1_O)        0.045     1.925 r  Add/fraction_final[0]_i_1/O
                         net (fo=1, routed)           0.000     1.925    Add/fraction_final[0]
    SLICE_X8Y48          FDRE                                         r  Add/fraction_final_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.839     1.908    Add/clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  Add/fraction_final_reg[0]/C
                         clock pessimism             -0.245     1.662    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120     1.782    Add/fraction_final_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Mult/ans_exp_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mult/ans_exp_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.556     1.379    Mult/clk_IBUF_BUFG
    SLICE_X15Y26         FDSE                                         r  Mult/ans_exp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDSE (Prop_fdse_C_Q)         0.141     1.520 r  Mult/ans_exp_reg[6]/Q
                         net (fo=4, routed)           0.098     1.619    Mult/ans_exp_reg_n_0_[6]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.048     1.667 r  Mult/ans_exp_2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.667    Mult/ans_exp_20_in[7]
    SLICE_X14Y26         FDRE                                         r  Mult/ans_exp_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.823     1.892    Mult/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  Mult/ans_exp_2_reg[7]/C
                         clock pessimism             -0.499     1.392    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.131     1.523    Mult/ans_exp_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Mult/ans_exp_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mult/ans_exp_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.556     1.379    Mult/clk_IBUF_BUFG
    SLICE_X15Y26         FDSE                                         r  Mult/ans_exp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDSE (Prop_fdse_C_Q)         0.141     1.520 r  Mult/ans_exp_reg[6]/Q
                         net (fo=4, routed)           0.102     1.623    Mult/ans_exp_reg_n_0_[6]
    SLICE_X14Y26         LUT5 (Prop_lut5_I3_O)        0.048     1.671 r  Mult/ans_exp_2[9]_i_1/O
                         net (fo=1, routed)           0.000     1.671    Mult/ans_exp_20_in[9]
    SLICE_X14Y26         FDRE                                         r  Mult/ans_exp_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.823     1.892    Mult/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  Mult/ans_exp_2_reg[9]/C
                         clock pessimism             -0.499     1.392    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.131     1.523    Mult/ans_exp_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Add/initial_sum_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add/sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.243%)  route 0.298ns (58.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.595     1.418    Add/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  Add/initial_sum_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  Add/initial_sum_reg[25]/Q
                         net (fo=6, routed)           0.298     1.880    Add/p_24_in
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.925 r  Add/sum[25]_i_1/O
                         net (fo=1, routed)           0.000     1.925    Add/sum[25]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  Add/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.861     1.929    Add/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  Add/sum_reg[25]/C
                         clock pessimism             -0.245     1.684    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     1.775    Add/sum_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Mult/ans_exp_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mult/ans_exp_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.556     1.379    Mult/clk_IBUF_BUFG
    SLICE_X15Y26         FDSE                                         r  Mult/ans_exp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDSE (Prop_fdse_C_Q)         0.141     1.520 r  Mult/ans_exp_reg[6]/Q
                         net (fo=4, routed)           0.098     1.619    Mult/ans_exp_reg_n_0_[6]
    SLICE_X14Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.664 r  Mult/ans_exp_2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.664    Mult/ans_exp_20_in[6]
    SLICE_X14Y26         FDRE                                         r  Mult/ans_exp_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.823     1.892    Mult/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  Mult/ans_exp_2_reg[6]/C
                         clock pessimism             -0.499     1.392    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.120     1.512    Mult/ans_exp_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Mult/ans_man_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mult/ans_man_2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.562     1.385    Mult/clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  Mult/ans_man_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  Mult/ans_man_reg[26]/Q
                         net (fo=1, routed)           0.117     1.643    Mult/ans_man_reg_n_0_[26]
    SLICE_X9Y17          FDRE                                         r  Mult/ans_man_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.830     1.899    Mult/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  Mult/ans_man_2_reg[26]/C
                         clock pessimism             -0.479     1.419    
    SLICE_X9Y17          FDRE (Hold_fdre_C_D)         0.072     1.491    Mult/ans_man_2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Mult/ans_man_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mult/ans_man_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.561     1.384    Mult/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  Mult/ans_man_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  Mult/ans_man_reg[15]/Q
                         net (fo=1, routed)           0.116     1.641    Mult/ans_man_reg_n_0_[15]
    SLICE_X9Y18          FDRE                                         r  Mult/ans_man_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.829     1.898    Mult/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  Mult/ans_man_2_reg[15]/C
                         clock pessimism             -0.479     1.418    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.070     1.488    Mult/ans_man_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Mult/ans_exp_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mult/ans_exp_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.556     1.379    Mult/clk_IBUF_BUFG
    SLICE_X15Y26         FDSE                                         r  Mult/ans_exp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDSE (Prop_fdse_C_Q)         0.141     1.520 r  Mult/ans_exp_reg[6]/Q
                         net (fo=4, routed)           0.102     1.623    Mult/ans_exp_reg_n_0_[6]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.668 r  Mult/ans_exp_2[8]_i_1/O
                         net (fo=1, routed)           0.000     1.668    Mult/ans_exp_20_in[8]
    SLICE_X14Y26         FDRE                                         r  Mult/ans_exp_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=679, routed)         0.823     1.892    Mult/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  Mult/ans_exp_2_reg[8]/C
                         clock pessimism             -0.499     1.392    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.121     1.513    Mult/ans_exp_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y44     Add/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y44    Add/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y44    Add/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y44    Add/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38     Add/addsub_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25    Norm/mant_reg_3_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y19    Norm/mant_reg_3_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25    Norm/mant_reg_3_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y26    Norm/mant_reg_3_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19     Mult/ans_man_2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19     Mult/ans_man_2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19     Mult/ans_man_2_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18     Mult/ans_man_2_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18     Mult/data1_man_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     Mult/data1_man_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18     Mult/data1_man_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     Mult/data1_man_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19     Mult/data1_man_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     Mult/data1_man_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y19    Norm/mant_reg_3_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21    Mult/ans_man_2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y19    Norm/mant_reg_3_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21    Mult/ans_man_2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y19    Norm/mant_reg_3_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     Add/decider_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21    Mult/ans_man_2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y20    Norm/mant_reg_3_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y20    Norm/mant_reg_3_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     Add/decider_reg[21]/C



