// Seed: 1505530641
module module_0 (
    output uwire id_0
    , id_16,
    output tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    output wire id_4,
    input wor id_5,
    input supply1 id_6,
    output wor id_7,
    input wor id_8,
    input wire id_9,
    output wor id_10,
    output wand id_11,
    output tri1 id_12,
    output tri id_13,
    input wire id_14
);
  wire id_17;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd7
) (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 _id_3,
    output tri1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    output wor id_7,
    output tri0 id_8
);
  logic [-1 : id_3] id_10;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_8,
      id_4,
      id_2,
      id_5,
      id_6,
      id_2,
      id_5,
      id_8,
      id_0,
      id_7,
      id_6,
      id_2
  );
endmodule
