setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/zmir/.synopsys_dv_prefs.tcl
dc_shell> set_top_design fifo1_srama
Error: unknown command 'set_top_design' (CMD-005)
dc_shell> set top_design fifo1_srama
fifo1_srama
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_srama.sv }. (AUTOREAD-303)
Compiling source file /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
Information: Building the design 'SRAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'SRAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_srama.add_ios.tcl" (CMD-015)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.7
1.7
set rclk_period 1.7
1.7
set wclk2x_period [ expr $wclk_period / 2 ]
0.85
create_clock -name "wclk" -period $wclk_period  wclk
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
create_clock -name "rclk" -period $rclk_period rclk
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Current design is 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 68 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Information: Building the design 'SRAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'SRAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'SRAMLP2RW128x8' in 'fifomem_DATASIZE8_ADDRSIZE10'. (LINK-5)
Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_srama'
  Processing 'sync_w2r'
  Processing 'sync_r2w'
Information: Building the design 'SRAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'SRAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'SRAMLP2RW128x8' in 'fifomem_DATASIZE8_ADDRSIZE10'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:33    1289.5      0.00       0.0       0.0                           92636448.0000
    0:04:33    1289.5      0.00       0.0       0.0                           92636448.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:04:34    1199.3      0.00       0.0       0.0                           68681616.0000
    0:04:34    1199.3      0.00       0.0       0.0                           68681616.0000
    0:04:34    1199.3      0.00       0.0       0.0                           68681616.0000
    0:04:34    1199.3      0.00       0.0       0.0                           68681616.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:04:34    1186.6      0.00       0.0       0.0                           68574328.0000
    0:04:34    1186.6      0.00       0.0       0.0                           68574328.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:04:34    1185.3      0.00       0.0       0.0                           68548288.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68548288.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68548288.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:34    1185.3      0.00       0.0       0.0                           68327312.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
    0:04:34    1185.3      0.00       0.0       0.0                           67111976.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'SRAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'SRAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'SRAMLP2RW128x8' in 'fifomem_DATASIZE8_ADDRSIZE10'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'SRAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'SRAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'SRAMLP2RW128x8' in 'fifomem_DATASIZE8_ADDRSIZE10'. (LINK-5)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:18:00 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U31/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U36/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U37/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       0.80 r
  rptr_empty/U39/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U21/Y (INVX0_RVT)                            0.04       0.89 r
  rptr_empty/U40/Y (AND2X1_RVT)                           0.05       0.94 r
  rptr_empty/U41/SO (HADDX1_RVT)                          0.10       1.05 f
  rptr_empty/U9/Y (INVX0_RVT)                             0.04       1.09 r
  rptr_empty/U57/Y (OA22X1_RVT)                           0.07       1.16 r
  rptr_empty/U73/Y (OAI22X1_RVT)                          0.08       1.24 f
  rptr_empty/U74/Y (AO221X1_RVT)                          0.05       1.30 f
  rptr_empty/U75/Y (NOR4X1_RVT)                           0.09       1.39 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.39 r
  data arrival time                                                  1.39

  clock rclk (rise edge)                                  1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       1.70 r
  library setup time                                     -0.13       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U30/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.62 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U36/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U37/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U20/Y (INVX0_RVT)                             0.04       0.82 r
  wptr_full/U38/Y (NAND2X0_RVT)                           0.04       0.86 f
  wptr_full/U21/Y (INVX0_RVT)                             0.04       0.90 r
  wptr_full/U39/Y (AND2X1_RVT)                            0.05       0.96 r
  wptr_full/U40/SO (HADDX1_RVT)                           0.11       1.07 f
  wptr_full/U51/Y (AO22X1_RVT)                            0.07       1.14 f
  wptr_full/U71/Y (OAI22X1_RVT)                           0.10       1.23 r
  wptr_full/U72/Y (AO221X1_RVT)                           0.07       1.30 r
  wptr_full/U73/Y (NOR4X1_RVT)                            0.09       1.39 f
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.39 f
  data arrival time                                                  1.39

  clock wclk (rise edge)                                  1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.70 r
  library setup time                                     -0.12       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


1
dc_shell> man get_ports
2.  Synopsys Commands                                        Command Reference
                                   get_ports

NAME
       get_ports
              Creates a collection of ports from the current design that match
              the specified criteria.

SYNTAX
       collection get_ports
               [-quiet]
               [-regexp | -exact]
               [-nocase]
               [-filter expression]
               [-hierarchical]
               [patterns | -of_objects objects]

   Data Types
       expression     string
       patterns       list
       objects        collection

ARGUMENTS
       -quiet Suppresses warning and error messages if no objects match.  Syn-
              tax error messages are not suppressed.

       -regexp
              Views  the patterns argument as a regular expression rather than
              a simple wildcard pattern.

              This option also modifies the behavior of the =~ and  !~  filter
              operators to use regular expressions rather than simple wildcard
              patterns.

              The regular expression matching is similar  to  the  Tcl  regexp
              command.   When  using  the  -regexp  option, be careful how you
              quote the patterns argument and filter expression.  Using  rigid
              quoting  with  curly braces around regular expressions is recom-
              mended. Note that regular expressions are always anchored;  that
              is, the expression is assumed to begin matching at the beginning
              of an object name and end matching at the end of an object name.
              You  can widen the search by adding ".*" to the beginning or end
              of the expressions, as needed.

              The -regexp and -exact options are mutually exclusive;  you  can
              use only one.

       -exact Considers  wildcards to be plain characters, and does not inter-
              pret their meaning as wildcards.

              The -regexp and -exact options are mutually exclusive;  you  can
              use only one.

       -nocase
              Makes  matches  case-insensitive, both for the patterns argument
              and for the ==, =~, and !~ filter operators.

       -filter expression
              Filters the collection with the specified expression.  For  each
              port in the collection, the expression is evaluated based on the
              port's attributes. If the expression evaluates to true, the port
              is included in the result.

              To  see  the  list  of  port  attributes that you can use in the
              expression, use the  list_attributes  -application  -class  port
              command.

              For  more  information  about how to use the -filter option, see
              the filter_collection man page.

       -hierarchical
              Searches for  ports  level-by-level,  relative  to  the  current
              instance.   The  full  name  of the object at a particular level
              must match the patterns.  The search is similar to that  of  the
              UNIX  find  command.   For  example,  if  there  is a port named
              block1/adder/D[0], a  hierarchical  search  finds  it  by  using
              adder/D[0].

              The  -hierarchical  option  is  mutually  exclusive with use the
              -of_objects option; you can use only one.

       patterns
              Creates a collection of ports whose names  match  the  specified
              patterns.  Patterns can include the * (asterisk) and ? (question
              mark) wildcard characters. For more information about using  and
              escaping  wildcards, see the wildcards man page.  Pattern match-
              ing is case sensitive unless you use the -nocase option.

              The patterns and -of_objects arguments are  mutually  exclusive;
              you  can  specify  only one.  If you do not specify any of these
              arguments, the command uses * (asterisk) as the default pattern.

       -of_objects objects
              Creates  a  collection  of  ports  connected  to  the  specified
              objects.  Each object can be a  net,  terminal,  bound,  or  via
              region.

              The  patterns  and -of_objects arguments are mutually exclusive;
              you can specify only one.  If you do not specify  any  of  these
              arguments, the command uses * (asterisk) as the default pattern.

DESCRIPTION
       This command creates a collection of ports by selecting ports from  the
       current design that match the specified criteria.

       The  command  returns a collection if any ports match the criteria.  If
       no objects match the criteria, the command returns an empty string.

       You can use this command at the command prompt or you can nest it as an
       argument  to  another command, such as query_objects.  In addition, you
       can assign the result to a variable.

       When issued from the command prompt, the command behaves as though  you
       have called the query_objects command to report the objects in the col-
       lection.  By default, it displays a maximum of 100  objects.   You  can
       change  this maximum by using the collection_result_display_limit vari-
       able.

       For information about collections and the querying of objects, see  the
       collections man page.

       In  addition, see the man pages for the all_inputs and all_outputs com-
       mands, which also create collections of ports.

   Multicorner-Multimode Support
       This command has no dependency on scenario-specific information.

EXAMPLES
       The following example queries all input ports  beginning  with  "mode".
       Although the output looks like a list, it is only a display.

         prompt> get_ports mode* -filter {@port_direction == in}
         {mode[0] mode[1] mode[2]}

       The  following  example  sets the driving cell for ports beginning with
       "in" to an FD2 library cell.

         prompt> set_driving_cell -lib_cell FD2 -library my_lib \
            [get_ports in*]

       The following example reports ports connected to nets  that  match  the
       pattern "bidir*".

         prompt> report_port [get_ports -of_objects [get_nets bidir*]]

       The  following  example get the ports connected to terminals that match
       the pattern "CC*".

         prompt> get_ports -of_objects [get_terminals CC*]]
         {CC CCEN}

       The following example shows you can get bus ports by their  base  name.
       A[0],  A[1], and A[2] are bus ports with the base name A; A[3] is not a
       bus port.

         prompt> get_ports A
         {A[0] A[1] A[2]}

         prompt> get_ports A[3]
         {A[3]}

SEE ALSO
       all_inputs(2)
       all_outputs(2)
       collections(2)
       filter_collection(2)
       list_attributes(2)
       query_objects(2)
       collection_result_display_limit(3)
       find_allow_only_non_hier_ports(3)
       wildcards(3)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> list_attributes
 
****************************************
Report : attribute definition
Design :
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:20:39 2023
****************************************

1
dc_shell> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> get_ports -filter "direction==in&&full_name!~*clk*"
{wdata_in[7] wdata_in[6] wdata_in[5] wdata_in[4] wdata_in[3] wdata_in[2] wdata_in[1] wdata_in[0] winc wrst_n rinc rrst_n}
dc_shell> get_ports -filter "direction==in&&full_name"
dc_shell> get_ports -filter "direction==in"
{wdata_in[7] wdata_in[6] wdata_in[5] wdata_in[4] wdata_in[3] wdata_in[2] wdata_in[1] wdata_in[0] winc wclk wclk2x wrst_n rinc rclk rrst_n}
dc_shell> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> get_ports -filter "direction==in&&full_name!~*clk*"
{wdata_in[7] wdata_in[6] wdata_in[5] wdata_in[4] wdata_in[3] wdata_in[2] wdata_in[1] wdata_in[0] winc wrst_n rinc rrst_n}
dc_shell> get_ports -filter "direction==in"
{wdata_in[7] wdata_in[6] wdata_in[5] wdata_in[4] wdata_in[3] wdata_in[2] wdata_in[1] wdata_in[0] winc wclk wclk2x wrst_n rinc rclk rrst_n}
dc_shell> get_ports -filter "direction==in&&full_name!~*clk*"
{wdata_in[7] wdata_in[6] wdata_in[5] wdata_in[4] wdata_in[3] wdata_in[2] wdata_in[1] wdata_in[0] winc wrst_n rinc rrst_n}
dc_shell> report_timing -from wdata_in[7]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:33:57 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[7]
              (input port)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wdata_in[7] (in)                         0.00       0.00 r
  wdata_reg_7_/D (SDFFARX1_RVT)            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from wdata_in[6]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:34:44 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[6]
              (input port)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wdata_in[6] (in)                         0.00       0.00 r
  wdata_reg_6_/D (SDFFARX1_RVT)            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from wdata_in[5]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:34:55 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[5]
              (input port)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wdata_in[5] (in)                         0.00       0.00 r
  wdata_reg_5_/D (SDFFARX1_RVT)            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from wdata_in[4]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:35:02 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[4]
              (input port)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wdata_in[4] (in)                         0.00       0.00 r
  wdata_reg_4_/D (SDFFARX1_RVT)            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from wdata_in[3]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:35:07 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[3]
              (input port)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wdata_in[3] (in)                         0.00       0.00 r
  wdata_reg_3_/D (SDFFARX1_RVT)            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from wdata_in[2]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:35:11 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[2]
              (input port)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wdata_in[2] (in)                         0.00       0.00 r
  wdata_reg_2_/D (SDFFARX1_RVT)            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from wdata_in[1]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:35:18 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[1]
              (input port)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wdata_in[1] (in)                         0.00       0.00 r
  wdata_reg_1_/D (SDFFARX1_RVT)            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from winc
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:35:51 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.00 r
  wptr_full/U30/Y (NAND3X0_RVT)                           0.05       0.05 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.09 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.14 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.17 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.22 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.25 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.29 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.33 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.37 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.41 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.45 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.48 r
  wptr_full/U36/Y (NAND2X0_RVT)                           0.04       0.52 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.56 r
  wptr_full/U37/Y (NAND2X0_RVT)                           0.04       0.60 f
  wptr_full/U20/Y (INVX0_RVT)                             0.04       0.64 r
  wptr_full/U38/Y (NAND2X0_RVT)                           0.04       0.68 f
  wptr_full/U21/Y (INVX0_RVT)                             0.04       0.72 r
  wptr_full/U39/Y (AND2X1_RVT)                            0.05       0.78 r
  wptr_full/U40/SO (HADDX1_RVT)                           0.11       0.89 f
  wptr_full/U51/Y (AO22X1_RVT)                            0.07       0.96 f
  wptr_full/U71/Y (OAI22X1_RVT)                           0.10       1.05 r
  wptr_full/U72/Y (AO221X1_RVT)                           0.07       1.12 r
  wptr_full/U73/Y (NOR4X1_RVT)                            0.09       1.22 f
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.22 f
  data arrival time                                                  1.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from wrst_n
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:37:17 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.00 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_RVT)             0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from wdata_in[7]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:40:38 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[7]
              (input port)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wdata_in[7] (in)                         0.00       0.00 r
  wdata_reg_7_/D (SDFFARX1_RVT)            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> get_ports -filter "direction==in&&full_name!~*clk*"
{wdata_in[7] wdata_in[6] wdata_in[5] wdata_in[4] wdata_in[3] wdata_in[2] wdata_in[1] wdata_in[0] winc wrst_n rinc rrst_n}
dc_shell> report_timing -from wdata_in[7]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:42:17 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[7]
              (input port)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wdata_in[7] (in)                         0.00       0.00 r
  wdata_reg_7_/D (SDFFARX1_RVT)            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> 
dc_shell> set_input_delay -clock wclk2x 0.875 [get_ports {wdata_in[7]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 0.875 [get_ports {wdata_in[6]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 0.875 [get_ports {wdata_in[5]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 1.7 [get_ports {wdata_in[7]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 1.7 [get_ports {wdata_in[6]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 1.7 [get_ports {wdata_in[5]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 1.7 [get_ports {wdata_in[4]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 1.7 [get_ports {wdata_in[3]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 1.7 [get_ports {wdata_in[2]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 1.7 [get_ports {wdata_in[1]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay -clock wclk2x 1.7 [get_ports {wdata_in[0]}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> get_ports -filter "direction==in&&full_name!~*clk*"
{wdata_in[7] wdata_in[6] wdata_in[5] wdata_in[4] wdata_in[3] wdata_in[2] wdata_in[1] wdata_in[0] winc wrst_n rinc rrst_n}
dc_shell> report_timing -from winc
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 18:57:02 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.00 r
  wptr_full/U30/Y (NAND3X0_RVT)                           0.05       0.05 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.09 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.14 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.17 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.22 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.25 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.29 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.33 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.37 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.41 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.45 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.48 r
  wptr_full/U36/Y (NAND2X0_RVT)                           0.04       0.52 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.56 r
  wptr_full/U37/Y (NAND2X0_RVT)                           0.04       0.60 f
  wptr_full/U20/Y (INVX0_RVT)                             0.04       0.64 r
  wptr_full/U38/Y (NAND2X0_RVT)                           0.04       0.68 f
  wptr_full/U21/Y (INVX0_RVT)                             0.04       0.72 r
  wptr_full/U39/Y (AND2X1_RVT)                            0.05       0.78 r
  wptr_full/U40/SO (HADDX1_RVT)                           0.11       0.89 f
  wptr_full/U51/Y (AO22X1_RVT)                            0.07       0.96 f
  wptr_full/U71/Y (OAI22X1_RVT)                           0.10       1.05 r
  wptr_full/U72/Y (AO221X1_RVT)                           0.07       1.12 r
  wptr_full/U73/Y (NOR4X1_RVT)                            0.09       1.22 f
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.22 f
  data arrival time                                                  1.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> set_input_delay -clock wclk 0.875 [get_ports {winc}]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_input_delay [get_ports {wrst_n}]
Error: value '_sel30' for option 'delay_value' not of type 'float' (CMD-009)
Error: Required argument 'port_pin_list' was not found (CMD-007)
dc_shell> set_driving_cell -lib_cell NBUFFX2_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> get_ports -filter "direction=out"
dc_shell> get_ports -filter "direction=out"
dc_shell> get_ports -filter "direction==out"
{rdata[7] rdata[6] rdata[5] rdata[4] rdata[3] rdata[2] rdata[1] rdata[0] wfull rempty}
dc_shell> report_timing -rdata[7]
Error: unknown option '-rdata[7]' (CMD-010)
dc_shell> report_timing -to rdata[7]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:39:13 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[7] (internal pin)
  Endpoint: rdata[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[7] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[7] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to rdata[6]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:39:22 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[6] (internal pin)
  Endpoint: rdata[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[6] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[6] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to rdata[5]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:39:26 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[5] (internal pin)
  Endpoint: rdata[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[5] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[5] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to rdata[4]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:39:28 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[4] (internal pin)
  Endpoint: rdata[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[4] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[4] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to rdata[3]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:39:30 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[3] (internal pin)
  Endpoint: rdata[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[3] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[3] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to rdata[2]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:39:33 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[2] (internal pin)
  Endpoint: rdata[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[2] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[2] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to rdata[1]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:39:35 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[1] (internal pin)
  Endpoint: rdata[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[1] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[1] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to rdata[0]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:39:37 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[0] (internal pin)
  Endpoint: rdata[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[0] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[0] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to wfull
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:40:14 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       0.00 r
  wptr_full/wfull_reg/Q (SDFFARX1_RVT)                    0.16       0.16 r
  wptr_full/wfull (wptr_full_ADDRSIZE10)                  0.00       0.16 r
  wfull (out)                                             0.00       0.16 r
  data arrival time                                                  0.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to rdata[7]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:47:24 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[7] (internal pin)
  Endpoint: rdata[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[7] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[7] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> get_ports -filter "direction==out"
{rdata[7] rdata[6] rdata[5] rdata[4] rdata[3] rdata[2] rdata[1] rdata[0] wfull rempty}
dc_shell> report_timing -to rdata[7]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:47:54 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[7] (internal pin)
  Endpoint: rdata[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[7] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[7] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 19:53:48 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wclk2x (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.70       1.70 r
  wdata_in[0] (in)                         0.00       1.70 r
  wdata_reg_0_/D (SDFFARX1_RVT)            0.00       1.70 r
  data arrival time                                   1.70

  clock wclk2x (rise edge)                 0.85       0.85
  clock network delay (ideal)              0.00       0.85
  wdata_reg_0_/CLK (SDFFARX1_RVT)          0.00       0.85 r
  library setup time                      -0.13       0.72
  data required time                                  0.72
  -----------------------------------------------------------
  data required time                                  0.72
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.98


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U31/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U36/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U37/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       0.80 r
  rptr_empty/U39/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U21/Y (INVX0_RVT)                            0.04       0.89 r
  rptr_empty/U40/Y (AND2X1_RVT)                           0.05       0.94 r
  rptr_empty/U41/SO (HADDX1_RVT)                          0.10       1.05 f
  rptr_empty/U9/Y (INVX0_RVT)                             0.04       1.09 r
  rptr_empty/U57/Y (OA22X1_RVT)                           0.07       1.16 r
  rptr_empty/U73/Y (OAI22X1_RVT)                          0.08       1.24 f
  rptr_empty/U74/Y (AO221X1_RVT)                          0.05       1.30 f
  rptr_empty/U75/Y (NOR4X1_RVT)                           0.09       1.39 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.39 r
  data arrival time                                                  1.39

  clock rclk (rise edge)                                  1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       1.70 r
  library setup time                                     -0.13       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U30/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.62 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U36/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U37/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U20/Y (INVX0_RVT)                             0.04       0.82 r
  wptr_full/U38/Y (NAND2X0_RVT)                           0.04       0.86 f
  wptr_full/U21/Y (INVX0_RVT)                             0.04       0.90 r
  wptr_full/U39/Y (AND2X1_RVT)                            0.05       0.96 r
  wptr_full/U40/SO (HADDX1_RVT)                           0.11       1.07 f
  wptr_full/U51/Y (AO22X1_RVT)                            0.07       1.14 f
  wptr_full/U71/Y (OAI22X1_RVT)                           0.10       1.23 r
  wptr_full/U72/Y (AO221X1_RVT)                           0.07       1.30 r
  wptr_full/U73/Y (NOR4X1_RVT)                            0.09       1.39 f
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.39 f
  data arrival time                                                  1.39

  clock wclk (rise edge)                                  1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.70 r
  library setup time                                     -0.12       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


1
dc_shell> report_timing -to rdata[7]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 20:06:01 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[7] (internal pin)
  Endpoint: rdata[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[7] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[7] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -from wdata_in[7]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 20:12:10 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wclk2x (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.70       1.70 r
  wdata_in[7] (in)                         0.00       1.70 r
  wdata_reg_7_/D (SDFFARX1_RVT)            0.00       1.70 r
  data arrival time                                   1.70

  clock wclk2x (rise edge)                 0.85       0.85
  clock network delay (ideal)              0.00       0.85
  wdata_reg_7_/CLK (SDFFARX1_RVT)          0.00       0.85 r
  library setup time                      -0.13       0.72
  data required time                                  0.72
  -----------------------------------------------------------
  data required time                                  0.72
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.98


1
dc_shell> report_constraint -all_violators
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : constraint
        -all_violators
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 20:18:55 2023
****************************************


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   wdata_reg_0_/D               0.72           1.70 r        -0.98  (VIOLATED)
   wdata_reg_1_/D               0.72           1.70 r        -0.98  (VIOLATED)
   wdata_reg_2_/D               0.72           1.70 r        -0.98  (VIOLATED)
   wdata_reg_3_/D               0.72           1.70 r        -0.98  (VIOLATED)
   wdata_reg_4_/D               0.72           1.70 r        -0.98  (VIOLATED)
   wdata_reg_5_/D               0.72           1.70 r        -0.98  (VIOLATED)
   wdata_reg_6_/D               0.72           1.70 r        -0.98  (VIOLATED)
   wdata_reg_7_/D               0.72           1.70 r        -0.98  (VIOLATED)
   wptr_full/wfull_reg/D        1.58           2.10 f        -0.52  (VIOLATED)
   wptr_full/wptr_reg_8_/D      1.58           1.87 f        -0.29  (VIOLATED)
   wptr_full/wptr_reg_9_/D      1.58           1.84 f        -0.26  (VIOLATED)
   wptr_full/wptr_reg_7_/D      1.58           1.79 f        -0.20  (VIOLATED)
   wptr_full/wbin_reg_10_/D     1.58           1.78 f        -0.20  (VIOLATED)
   wptr_full/wbin_reg_9_/D      1.58           1.72 f        -0.14  (VIOLATED)
   wptr_full/wptr_reg_6_/D      1.58           1.69 f        -0.11  (VIOLATED)
   wptr_full/wbin_reg_8_/D      1.58           1.64 f        -0.06  (VIOLATED)
   wptr_full/wptr_reg_5_/D      1.58           1.61 f        -0.02  (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   wrst_n                       0.20           0.27          -0.07  (VIOLATED)
       PORT :  wrst_n           0.20           0.27          -0.07  (VIOLATED)
   rrst_n                       0.20           0.23          -0.03  (VIOLATED)
       PORT :  rrst_n           0.20           0.23          -0.03  (VIOLATED)

   -----------------------------------------------------------------
   Total                      2                  -0.10  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   wrst_n                      16.00          51.21         -35.21  (VIOLATED)
   rrst_n                      16.00          43.34         -27.34  (VIOLATED)

   -----------------------------------------------------------------
   Total                      2                 -62.54  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   fifo1_srama                  0.00       73960720.00    -73960720.00
                                                                    (VIOLATED)


1
dc_shell> gui_start
Current design is 'fifo1_srama'.
4.1
Current design is 'fifo1_srama'.
dc_shell> 
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/generic.sdb'
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> report_timing -to rdata[7]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 24 20:53:34 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_0__U/O2[7] (internal pin)
  Endpoint: rdata[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fifomem/genblk1_0__U/O2[7] (SRAMLP2RW128x8)             0.00       0.00 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.00 r
  rdata[7] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> exit

Memory usage for this session 220 Mbytes.
Memory usage for this session including child processes 220 Mbytes.
CPU usage for this session 20 seconds ( 0.01 hours ).
Elapsed time for this session 9657 seconds ( 2.68 hours ).

Thank you...

