{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575558134066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575558134066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 12:02:13 2019 " "Processing started: Thu Dec 05 12:02:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575558134066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575558134066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575558134066 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575558134290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-projeto " "Found design unit 1: mux32to1-projeto" {  } { { "../Elementos/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux32to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134747 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "../Elementos/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux32to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/unidadedememoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/unidadedememoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadedememoria-SYN " "Found design unit 1: unidadedememoria-SYN" {  } { { "../Elementos/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134750 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeMemoria " "Found entity 1: UnidadeDeMemoria" {  } { { "../Elementos/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/ri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/ri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RI-hardware " "Found design unit 1: RI-hardware" {  } { { "../Elementos/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/RI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134754 ""} { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "../Elementos/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/RI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-projeto " "Found design unit 1: regfile-projeto" {  } { { "../Elementos/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134757 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Elementos/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-hardware " "Found design unit 1: PC-hardware" {  } { { "../Elementos/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134761 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Elementos/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-hardware " "Found design unit 1: mux3-hardware" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134763 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-hardware " "Found design unit 1: mux2-hardware" {  } { { "../Elementos/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134767 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Elementos/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-hardware " "Found design unit 1: mux1-hardware" {  } { { "../Elementos/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134770 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "../Elementos/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux0-hardware " "Found design unit 1: mux0-hardware" {  } { { "../Elementos/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134773 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux0 " "Found entity 1: mux0" {  } { { "../Elementos/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-hardware " "Found design unit 1: memoria-hardware" {  } { { "../Elementos/memoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/memoria.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134777 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "../Elementos/memoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/memoria.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-hardware " "Found design unit 1: datapath-hardware" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134781 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-hardware " "Found design unit 1: branch-hardware" {  } { { "../Elementos/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/branch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134783 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../Elementos/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/alu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-hardware " "Found design unit 1: alu1-hardware" {  } { { "../Elementos/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/alu1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134786 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "../Elementos/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/alu1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575558134833 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataOUT datapath.vhd(13) " "VHDL Signal Declaration warning at datapath.vhd(13): used implicit default value for signal \"dataOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575558134835 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "branchOUT datapath.vhd(14) " "VHDL Signal Declaration warning at datapath.vhd(14): used implicit default value for signal \"branchOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575558134835 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outMemProg datapath.vhd(20) " "VHDL Signal Declaration warning at datapath.vhd(20): used implicit default value for signal \"outMemProg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575558134835 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outMemDados datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"outMemDados\" assigned a value but never read" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575558134835 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPC datapath.vhd(22) " "Verilog HDL or VHDL warning at datapath.vhd(22): object \"outPC\" assigned a value but never read" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575558134835 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outMux0 datapath.vhd(25) " "VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal \"outMux0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575558134835 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outRS2 datapath.vhd(26) " "Verilog HDL or VHDL warning at datapath.vhd(26): object \"outRS2\" assigned a value but never read" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575558134835 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outALU datapath.vhd(27) " "VHDL Signal Declaration warning at datapath.vhd(27): used implicit default value for signal \"outALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575558134835 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:macroMemoria " "Elaborating entity \"memoria\" for hierarchy \"memoria:macroMemoria\"" {  } { { "../Elementos/datapath.vhd" "macroMemoria" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeMemoria memoria:macroMemoria\|UnidadeDeMemoria:UM0 " "Elaborating entity \"UnidadeDeMemoria\" for hierarchy \"memoria:macroMemoria\|UnidadeDeMemoria:UM0\"" {  } { { "../Elementos/memoria.vhd" "UM0" { Text "D:/jygos/Projeto Risc V/Elementos/memoria.vhd" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoria:macroMemoria\|UnidadeDeMemoria:UM0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoria:macroMemoria\|UnidadeDeMemoria:UM0\|altsyncram:altsyncram_component\"" {  } { { "../Elementos/UnidadeDeMemoria.vhd" "altsyncram_component" { Text "D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria:macroMemoria\|UnidadeDeMemoria:UM0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoria:macroMemoria\|UnidadeDeMemoria:UM0\|altsyncram:altsyncram_component\"" {  } { { "../Elementos/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria:macroMemoria\|UnidadeDeMemoria:UM0\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoria:macroMemoria\|UnidadeDeMemoria:UM0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134886 ""}  } { { "../Elementos/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575558134886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7a1 " "Found entity 1: altsyncram_m7a1" {  } { { "db/altsyncram_m7a1.tdf" "" { Text "D:/jygos/Projeto Risc V/Datapath/db/altsyncram_m7a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575558134968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575558134968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7a1 memoria:macroMemoria\|UnidadeDeMemoria:UM0\|altsyncram:altsyncram_component\|altsyncram_m7a1:auto_generated " "Elaborating entity \"altsyncram_m7a1\" for hierarchy \"memoria:macroMemoria\|UnidadeDeMemoria:UM0\|altsyncram:altsyncram_component\|altsyncram_m7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558134969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RI RI:RI1 " "Elaborating entity \"RI\" for hierarchy \"RI:RI1\"" {  } { { "../Elementos/datapath.vhd" "RI1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile1\"" {  } { { "../Elementos/datapath.vhd" "regfile1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 regfile:regfile1\|mux32to1:Mux_rs1 " "Elaborating entity \"mux32to1\" for hierarchy \"regfile:regfile1\|mux32to1:Mux_rs1\"" {  } { { "../Elementos/regfile.vhd" "Mux_rs1" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "../Elementos/datapath.vhd" "PC1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3_1 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3_1\"" {  } { { "../Elementos/datapath.vhd" "mux3_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135350 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] mux3.vhd(21) " "Inferred latch for \"S\[0\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] mux3.vhd(21) " "Inferred latch for \"S\[1\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] mux3.vhd(21) " "Inferred latch for \"S\[2\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] mux3.vhd(21) " "Inferred latch for \"S\[3\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] mux3.vhd(21) " "Inferred latch for \"S\[4\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] mux3.vhd(21) " "Inferred latch for \"S\[5\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] mux3.vhd(21) " "Inferred latch for \"S\[6\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] mux3.vhd(21) " "Inferred latch for \"S\[7\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] mux3.vhd(21) " "Inferred latch for \"S\[8\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] mux3.vhd(21) " "Inferred latch for \"S\[9\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] mux3.vhd(21) " "Inferred latch for \"S\[10\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] mux3.vhd(21) " "Inferred latch for \"S\[11\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] mux3.vhd(21) " "Inferred latch for \"S\[12\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] mux3.vhd(21) " "Inferred latch for \"S\[13\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] mux3.vhd(21) " "Inferred latch for \"S\[14\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] mux3.vhd(21) " "Inferred latch for \"S\[15\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] mux3.vhd(21) " "Inferred latch for \"S\[16\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135351 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] mux3.vhd(21) " "Inferred latch for \"S\[17\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] mux3.vhd(21) " "Inferred latch for \"S\[18\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] mux3.vhd(21) " "Inferred latch for \"S\[19\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] mux3.vhd(21) " "Inferred latch for \"S\[20\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] mux3.vhd(21) " "Inferred latch for \"S\[21\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] mux3.vhd(21) " "Inferred latch for \"S\[22\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] mux3.vhd(21) " "Inferred latch for \"S\[23\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] mux3.vhd(21) " "Inferred latch for \"S\[24\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] mux3.vhd(21) " "Inferred latch for \"S\[25\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] mux3.vhd(21) " "Inferred latch for \"S\[26\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] mux3.vhd(21) " "Inferred latch for \"S\[27\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] mux3.vhd(21) " "Inferred latch for \"S\[28\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] mux3.vhd(21) " "Inferred latch for \"S\[29\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] mux3.vhd(21) " "Inferred latch for \"S\[30\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] mux3.vhd(21) " "Inferred latch for \"S\[31\]\" at mux3.vhd(21)" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575558135352 "|datapath|mux3:mux3_1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX0 reg32 " "Node instance \"RegX0\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX0" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 39 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX1 reg32 " "Node instance \"RegX1\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX1" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX2 reg32 " "Node instance \"RegX2\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX2" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 41 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX3 reg32 " "Node instance \"RegX3\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX3" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 42 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX4 reg32 " "Node instance \"RegX4\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX4" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 43 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX5 reg32 " "Node instance \"RegX5\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX5" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX6 reg32 " "Node instance \"RegX6\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX6" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX7 reg32 " "Node instance \"RegX7\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX7" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 46 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX8 reg32 " "Node instance \"RegX8\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX8" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX9 reg32 " "Node instance \"RegX9\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX9" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 48 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX10 reg32 " "Node instance \"RegX10\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX10" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX11 reg32 " "Node instance \"RegX11\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX11" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 50 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX12 reg32 " "Node instance \"RegX12\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX12" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX13 reg32 " "Node instance \"RegX13\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX13" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX14 reg32 " "Node instance \"RegX14\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX14" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 53 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX15 reg32 " "Node instance \"RegX15\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX15" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX16 reg32 " "Node instance \"RegX16\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX16" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX17 reg32 " "Node instance \"RegX17\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX17" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 56 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX18 reg32 " "Node instance \"RegX18\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX18" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX19 reg32 " "Node instance \"RegX19\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX19" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX20 reg32 " "Node instance \"RegX20\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX20" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 59 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX21 reg32 " "Node instance \"RegX21\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX21" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX22 reg32 " "Node instance \"RegX22\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX22" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX23 reg32 " "Node instance \"RegX23\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX23" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX24 reg32 " "Node instance \"RegX24\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX24" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX25 reg32 " "Node instance \"RegX25\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX25" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX26 reg32 " "Node instance \"RegX26\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX26" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX27 reg32 " "Node instance \"RegX27\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX27" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX28 reg32 " "Node instance \"RegX28\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX28" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX29 reg32 " "Node instance \"RegX29\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX29" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX30 reg32 " "Node instance \"RegX30\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX30" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RegX31 reg32 " "Node instance \"RegX31\" instantiates undefined entity \"reg32\"" {  } { { "../Elementos/regfile.vhd" "RegX31" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 70 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575558135354 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 32 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 32 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575558135561 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 05 12:02:15 2019 " "Processing ended: Thu Dec 05 12:02:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575558135561 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575558135561 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575558135561 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575558135561 ""}
