-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity jpeg2bmp_decode_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    outputVector_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    outputVector_ce0 : OUT STD_LOGIC;
    outputVector_we0 : OUT STD_LOGIC;
    outputVector_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_jpeg_data : IN STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_NumMCU : IN STD_LOGIC_VECTOR (31 downto 0);
    p_jinfo_image_width : IN STD_LOGIC_VECTOR (15 downto 0);
    p_jinfo_image_height : IN STD_LOGIC_VECTOR (15 downto 0);
    p_jinfo_MCUWidth : IN STD_LOGIC_VECTOR (16 downto 0);
    p_jinfo_dc_dhuff_tbl_ml_0 : IN STD_LOGIC_VECTOR (6 downto 0);
    p_jinfo_dc_dhuff_tbl_maxcode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_jinfo_dc_dhuff_tbl_maxcode_ce0 : OUT STD_LOGIC;
    p_jinfo_dc_dhuff_tbl_maxcode_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_jinfo_dc_dhuff_tbl_valptr_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_jinfo_dc_dhuff_tbl_valptr_ce0 : OUT STD_LOGIC;
    p_jinfo_dc_dhuff_tbl_valptr_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_jinfo_dc_dhuff_tbl_mincode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_jinfo_dc_dhuff_tbl_mincode_ce0 : OUT STD_LOGIC;
    p_jinfo_dc_dhuff_tbl_mincode_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_jinfo_ac_xhuff_tbl_huffval_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_jinfo_ac_xhuff_tbl_huffval_ce0 : OUT STD_LOGIC;
    p_jinfo_ac_xhuff_tbl_huffval_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_ac_dhuff_tbl_ml_0 : IN STD_LOGIC_VECTOR (6 downto 0);
    p_jinfo_ac_dhuff_tbl_maxcode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_jinfo_ac_dhuff_tbl_maxcode_ce0 : OUT STD_LOGIC;
    p_jinfo_ac_dhuff_tbl_maxcode_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_jinfo_ac_dhuff_tbl_valptr_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_jinfo_ac_dhuff_tbl_valptr_ce0 : OUT STD_LOGIC;
    p_jinfo_ac_dhuff_tbl_valptr_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_jinfo_ac_dhuff_tbl_mincode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_jinfo_ac_dhuff_tbl_mincode_ce0 : OUT STD_LOGIC;
    p_jinfo_ac_dhuff_tbl_mincode_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_jinfo_quant_tbl_quantval_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_quant_tbl_quantval_ce0 : OUT STD_LOGIC;
    p_jinfo_quant_tbl_quantval_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of jpeg2bmp_decode_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal CurHuffReadBuf : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal rgb_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal rgb_buf_ce0 : STD_LOGIC;
    signal rgb_buf_we0 : STD_LOGIC;
    signal rgb_buf_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_buf_ce1 : STD_LOGIC;
    signal rgb_buf_we1 : STD_LOGIC;
    signal CurrentMCU_2_fu_341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal CurrentMCU_2_reg_649 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln825_fu_353_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln825_reg_657 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal shl_ln_fu_359_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_reg_662 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln413_fu_376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln413_reg_670 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal sext_ln832_fu_384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln832_reg_675 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln410_fu_394_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln410_reg_683 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_s_fu_400_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_688 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln833_fu_424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal voffs_fu_437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal hoffs_fu_456_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal hoffs_reg_703 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_i_i_fu_464_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_i_i_reg_708 : STD_LOGIC_VECTOR (31 downto 0);
    signal add3_i_i_fu_470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add3_i_i_reg_713 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln376_fu_494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln376_reg_724 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal add_ln379_fu_571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal HuffBuff_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal HuffBuff_ce0 : STD_LOGIC;
    signal HuffBuff_we0 : STD_LOGIC;
    signal HuffBuff_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal HuffBuff_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal IDCTBuff_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal IDCTBuff_ce0 : STD_LOGIC;
    signal IDCTBuff_we0 : STD_LOGIC;
    signal IDCTBuff_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal IDCTBuff_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal IDCTBuff_ce1 : STD_LOGIC;
    signal IDCTBuff_we1 : STD_LOGIC;
    signal IDCTBuff_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_done : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_idle : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_ready : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_ce0 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_we0 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_done : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_idle : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_ready : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out_ap_vld : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out_ap_vld : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out_ap_vld : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out_ap_vld : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out_ap_vld : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out_ap_vld : STD_LOGIC;
    signal grp_decode_block_1_fu_230_ap_start : STD_LOGIC;
    signal grp_decode_block_1_fu_230_ap_done : STD_LOGIC;
    signal grp_decode_block_1_fu_230_ap_idle : STD_LOGIC;
    signal grp_decode_block_1_fu_230_ap_ready : STD_LOGIC;
    signal grp_decode_block_1_fu_230_IDCTBuff_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_decode_block_1_fu_230_IDCTBuff_ce0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_IDCTBuff_we0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_IDCTBuff_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_block_1_fu_230_IDCTBuff_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_decode_block_1_fu_230_IDCTBuff_ce1 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_IDCTBuff_we1 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_IDCTBuff_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_block_1_fu_230_HuffBuff_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_block_1_fu_230_HuffBuff_ce0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_HuffBuff_we0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_HuffBuff_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_block_1_fu_230_CurHuffReadBuf_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_block_1_fu_230_CurHuffReadBuf_o_ap_vld : STD_LOGIC;
    signal grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_ce0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_ce0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_ce0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_ce0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_ce0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_ce0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_ce0 : STD_LOGIC;
    signal grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_ce0 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_idle : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_ready : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce0 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce1 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce0 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we0 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce1 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we1 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_idle : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_ready : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_ce0 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_we0 : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out_ap_vld : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out_ap_vld : STD_LOGIC;
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_ce0 : STD_LOGIC;
    signal i_5_reg_160 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln824_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_171 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln380_fu_489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln379_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_9_reg_183 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln832_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal store_assign_1_reg_193 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_store_assign_3_phi_fu_207_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln385_fu_564_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg : STD_LOGIC := '0';
    signal out_data_comp_vpos_0_loc_fu_148 : STD_LOGIC_VECTOR (28 downto 0);
    signal out_data_comp_vpos12_0_loc_fu_144 : STD_LOGIC_VECTOR (28 downto 0);
    signal out_data_comp_vpos2_0_loc_fu_140 : STD_LOGIC_VECTOR (28 downto 0);
    signal out_data_comp_hpos_0_loc_fu_136 : STD_LOGIC_VECTOR (28 downto 0);
    signal out_data_comp_hpos3_2_fu_124 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_data_comp_hpos4_2_fu_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_decode_block_1_fu_230_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln825_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg : STD_LOGIC := '0';
    signal grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg : STD_LOGIC := '0';
    signal idx_loc_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln376_loc_fu_128 : STD_LOGIC_VECTOR (63 downto 0);
    signal CurrentMCU_fu_116 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln416_1_fu_527_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln413_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_fu_519_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal store_assign_fu_416_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_428_p5 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_2_fu_445_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_2_fu_445_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_2_fu_445_p5 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln376_fu_494_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln413_1_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln413_fu_506_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1_fu_552_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln385_fu_560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_805_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        HuffBuff_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        HuffBuff_ce0 : OUT STD_LOGIC;
        HuffBuff_we0 : OUT STD_LOGIC;
        HuffBuff_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_814_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_data_comp_vpos_0_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        out_data_comp_vpos_0_out_ap_vld : OUT STD_LOGIC;
        out_data_comp_vpos12_0_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        out_data_comp_vpos12_0_out_ap_vld : OUT STD_LOGIC;
        out_data_comp_vpos2_0_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        out_data_comp_vpos2_0_out_ap_vld : OUT STD_LOGIC;
        out_data_comp_hpos_0_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        out_data_comp_hpos_0_out_ap_vld : OUT STD_LOGIC;
        out_data_comp_hpos3_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_data_comp_hpos3_0_out_ap_vld : OUT STD_LOGIC;
        out_data_comp_hpos4_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_data_comp_hpos4_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component jpeg2bmp_decode_block_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IDCTBuff_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        IDCTBuff_ce0 : OUT STD_LOGIC;
        IDCTBuff_we0 : OUT STD_LOGIC;
        IDCTBuff_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        IDCTBuff_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        IDCTBuff_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        IDCTBuff_ce1 : OUT STD_LOGIC;
        IDCTBuff_we1 : OUT STD_LOGIC;
        IDCTBuff_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        IDCTBuff_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_buf : IN STD_LOGIC_VECTOR (9 downto 0);
        HuffBuff_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        HuffBuff_ce0 : OUT STD_LOGIC;
        HuffBuff_we0 : OUT STD_LOGIC;
        HuffBuff_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        HuffBuff_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_jinfo_dc_dhuff_tbl_ml_0 : IN STD_LOGIC_VECTOR (6 downto 0);
        CurHuffReadBuf_i : IN STD_LOGIC_VECTOR (7 downto 0);
        CurHuffReadBuf_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        CurHuffReadBuf_o_ap_vld : OUT STD_LOGIC;
        p_jinfo_dc_dhuff_tbl_maxcode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_jinfo_dc_dhuff_tbl_maxcode_ce0 : OUT STD_LOGIC;
        p_jinfo_dc_dhuff_tbl_maxcode_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_jinfo_dc_dhuff_tbl_valptr_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_jinfo_dc_dhuff_tbl_valptr_ce0 : OUT STD_LOGIC;
        p_jinfo_dc_dhuff_tbl_valptr_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        p_jinfo_dc_dhuff_tbl_mincode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_jinfo_dc_dhuff_tbl_mincode_ce0 : OUT STD_LOGIC;
        p_jinfo_dc_dhuff_tbl_mincode_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        p_jinfo_ac_xhuff_tbl_huffval_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p_jinfo_ac_xhuff_tbl_huffval_ce0 : OUT STD_LOGIC;
        p_jinfo_ac_xhuff_tbl_huffval_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_jinfo_ac_dhuff_tbl_ml_0 : IN STD_LOGIC_VECTOR (6 downto 0);
        p_jinfo_ac_dhuff_tbl_maxcode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_jinfo_ac_dhuff_tbl_maxcode_ce0 : OUT STD_LOGIC;
        p_jinfo_ac_dhuff_tbl_maxcode_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_jinfo_ac_dhuff_tbl_valptr_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_jinfo_ac_dhuff_tbl_valptr_ce0 : OUT STD_LOGIC;
        p_jinfo_ac_dhuff_tbl_valptr_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        p_jinfo_ac_dhuff_tbl_mincode_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_jinfo_ac_dhuff_tbl_mincode_ce0 : OUT STD_LOGIC;
        p_jinfo_ac_dhuff_tbl_mincode_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        p_jinfo_quant_tbl_quantval_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_jinfo_quant_tbl_quantval_ce0 : OUT STD_LOGIC;
        p_jinfo_quant_tbl_quantval_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_482_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IDCTBuff_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        IDCTBuff_ce0 : OUT STD_LOGIC;
        IDCTBuff_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        IDCTBuff_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        IDCTBuff_ce1 : OUT STD_LOGIC;
        IDCTBuff_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rgb_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        rgb_buf_ce0 : OUT STD_LOGIC;
        rgb_buf_we0 : OUT STD_LOGIC;
        rgb_buf_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rgb_buf_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        rgb_buf_ce1 : OUT STD_LOGIC;
        rgb_buf_we1 : OUT STD_LOGIC;
        rgb_buf_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_383_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hoffs : IN STD_LOGIC_VECTOR (31 downto 0);
        add3_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln376 : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln385_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        outputVector_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        outputVector_ce0 : OUT STD_LOGIC;
        outputVector_we0 : OUT STD_LOGIC;
        outputVector_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        store_assign_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        sext_ln379 : IN STD_LOGIC_VECTOR (15 downto 0);
        idx_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_out_ap_vld : OUT STD_LOGIC;
        add_ln376_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add_ln376_out_ap_vld : OUT STD_LOGIC;
        rgb_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        rgb_buf_ce0 : OUT STD_LOGIC;
        rgb_buf_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component jpeg2bmp_mux_3_2_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (28 downto 0);
        din1 : IN STD_LOGIC_VECTOR (28 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component jpeg2bmp_mul_16s_16s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component jpeg2bmp_decode_1_rgb_buf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component jpeg2bmp_decode_1_HuffBuff_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component jpeg2bmp_decode_1_IDCTBuff_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    rgb_buf_U : component jpeg2bmp_decode_1_rgb_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rgb_buf_address0,
        ce0 => rgb_buf_ce0,
        we0 => rgb_buf_we0,
        d0 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d0,
        q0 => rgb_buf_q0,
        address1 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address1,
        ce1 => rgb_buf_ce1,
        we1 => rgb_buf_we1,
        d1 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d1);

    HuffBuff_U : component jpeg2bmp_decode_1_HuffBuff_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => HuffBuff_address0,
        ce0 => HuffBuff_ce0,
        we0 => HuffBuff_we0,
        d0 => HuffBuff_d0,
        q0 => HuffBuff_q0);

    IDCTBuff_U : component jpeg2bmp_decode_1_IDCTBuff_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => IDCTBuff_address0,
        ce0 => IDCTBuff_ce0,
        we0 => IDCTBuff_we0,
        d0 => grp_decode_block_1_fu_230_IDCTBuff_d0,
        q0 => IDCTBuff_q0,
        address1 => IDCTBuff_address1,
        ce1 => IDCTBuff_ce1,
        we1 => IDCTBuff_we1,
        d1 => grp_decode_block_1_fu_230_IDCTBuff_d1,
        q1 => IDCTBuff_q1);

    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214 : component jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_805_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start,
        ap_done => grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_done,
        ap_idle => grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_idle,
        ap_ready => grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_ready,
        HuffBuff_address0 => grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_address0,
        HuffBuff_ce0 => grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_ce0,
        HuffBuff_we0 => grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_we0,
        HuffBuff_d0 => grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_d0);

    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220 : component jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_814_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start,
        ap_done => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_done,
        ap_idle => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_idle,
        ap_ready => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_ready,
        out_data_comp_vpos_0_out => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out,
        out_data_comp_vpos_0_out_ap_vld => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out_ap_vld,
        out_data_comp_vpos12_0_out => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out,
        out_data_comp_vpos12_0_out_ap_vld => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out_ap_vld,
        out_data_comp_vpos2_0_out => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out,
        out_data_comp_vpos2_0_out_ap_vld => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out_ap_vld,
        out_data_comp_hpos_0_out => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out,
        out_data_comp_hpos_0_out_ap_vld => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out_ap_vld,
        out_data_comp_hpos3_0_out => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out,
        out_data_comp_hpos3_0_out_ap_vld => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out_ap_vld,
        out_data_comp_hpos4_0_out => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out,
        out_data_comp_hpos4_0_out_ap_vld => grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out_ap_vld);

    grp_decode_block_1_fu_230 : component jpeg2bmp_decode_block_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decode_block_1_fu_230_ap_start,
        ap_done => grp_decode_block_1_fu_230_ap_done,
        ap_idle => grp_decode_block_1_fu_230_ap_idle,
        ap_ready => grp_decode_block_1_fu_230_ap_ready,
        IDCTBuff_address0 => grp_decode_block_1_fu_230_IDCTBuff_address0,
        IDCTBuff_ce0 => grp_decode_block_1_fu_230_IDCTBuff_ce0,
        IDCTBuff_we0 => grp_decode_block_1_fu_230_IDCTBuff_we0,
        IDCTBuff_d0 => grp_decode_block_1_fu_230_IDCTBuff_d0,
        IDCTBuff_q0 => IDCTBuff_q0,
        IDCTBuff_address1 => grp_decode_block_1_fu_230_IDCTBuff_address1,
        IDCTBuff_ce1 => grp_decode_block_1_fu_230_IDCTBuff_ce1,
        IDCTBuff_we1 => grp_decode_block_1_fu_230_IDCTBuff_we1,
        IDCTBuff_d1 => grp_decode_block_1_fu_230_IDCTBuff_d1,
        IDCTBuff_q1 => IDCTBuff_q1,
        out_buf => shl_ln_reg_662,
        HuffBuff_address0 => grp_decode_block_1_fu_230_HuffBuff_address0,
        HuffBuff_ce0 => grp_decode_block_1_fu_230_HuffBuff_ce0,
        HuffBuff_we0 => grp_decode_block_1_fu_230_HuffBuff_we0,
        HuffBuff_d0 => grp_decode_block_1_fu_230_HuffBuff_d0,
        HuffBuff_q0 => HuffBuff_q0,
        p_jinfo_dc_dhuff_tbl_ml_0 => p_jinfo_dc_dhuff_tbl_ml_0,
        CurHuffReadBuf_i => CurHuffReadBuf,
        CurHuffReadBuf_o => grp_decode_block_1_fu_230_CurHuffReadBuf_o,
        CurHuffReadBuf_o_ap_vld => grp_decode_block_1_fu_230_CurHuffReadBuf_o_ap_vld,
        p_jinfo_dc_dhuff_tbl_maxcode_address0 => grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_address0,
        p_jinfo_dc_dhuff_tbl_maxcode_ce0 => grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_ce0,
        p_jinfo_dc_dhuff_tbl_maxcode_q0 => p_jinfo_dc_dhuff_tbl_maxcode_q0,
        p_jinfo_dc_dhuff_tbl_valptr_address0 => grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_address0,
        p_jinfo_dc_dhuff_tbl_valptr_ce0 => grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_ce0,
        p_jinfo_dc_dhuff_tbl_valptr_q0 => p_jinfo_dc_dhuff_tbl_valptr_q0,
        p_jinfo_dc_dhuff_tbl_mincode_address0 => grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_address0,
        p_jinfo_dc_dhuff_tbl_mincode_ce0 => grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_ce0,
        p_jinfo_dc_dhuff_tbl_mincode_q0 => p_jinfo_dc_dhuff_tbl_mincode_q0,
        p_jinfo_ac_xhuff_tbl_huffval_address0 => grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_address0,
        p_jinfo_ac_xhuff_tbl_huffval_ce0 => grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_ce0,
        p_jinfo_ac_xhuff_tbl_huffval_q0 => p_jinfo_ac_xhuff_tbl_huffval_q0,
        p_jinfo_ac_dhuff_tbl_ml_0 => p_jinfo_ac_dhuff_tbl_ml_0,
        p_jinfo_ac_dhuff_tbl_maxcode_address0 => grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_address0,
        p_jinfo_ac_dhuff_tbl_maxcode_ce0 => grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_ce0,
        p_jinfo_ac_dhuff_tbl_maxcode_q0 => p_jinfo_ac_dhuff_tbl_maxcode_q0,
        p_jinfo_ac_dhuff_tbl_valptr_address0 => grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_address0,
        p_jinfo_ac_dhuff_tbl_valptr_ce0 => grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_ce0,
        p_jinfo_ac_dhuff_tbl_valptr_q0 => p_jinfo_ac_dhuff_tbl_valptr_q0,
        p_jinfo_ac_dhuff_tbl_mincode_address0 => grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_address0,
        p_jinfo_ac_dhuff_tbl_mincode_ce0 => grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_ce0,
        p_jinfo_ac_dhuff_tbl_mincode_q0 => p_jinfo_ac_dhuff_tbl_mincode_q0,
        p_jinfo_quant_tbl_quantval_address0 => grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_address0,
        p_jinfo_quant_tbl_quantval_ce0 => grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_ce0,
        p_jinfo_quant_tbl_quantval_q0 => p_jinfo_quant_tbl_quantval_q0);

    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271 : component jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_482_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start,
        ap_done => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done,
        ap_idle => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_idle,
        ap_ready => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_ready,
        IDCTBuff_address0 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address0,
        IDCTBuff_ce0 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce0,
        IDCTBuff_q0 => IDCTBuff_q0,
        IDCTBuff_address1 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address1,
        IDCTBuff_ce1 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce1,
        IDCTBuff_q1 => IDCTBuff_q1,
        rgb_buf_address0 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address0,
        rgb_buf_ce0 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce0,
        rgb_buf_we0 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we0,
        rgb_buf_d0 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d0,
        rgb_buf_address1 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address1,
        rgb_buf_ce1 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce1,
        rgb_buf_we1 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we1,
        rgb_buf_d1 => grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_d1);

    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278 : component jpeg2bmp_decode_1_Pipeline_VITIS_LOOP_383_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start,
        ap_done => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done,
        ap_idle => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_idle,
        ap_ready => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_ready,
        hoffs => hoffs_reg_703,
        add3_i_i => add3_i_i_reg_713,
        mul_ln376 => mul_ln376_reg_724,
        zext_ln385_3 => tmp_s_reg_688,
        outputVector_address0 => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_address0,
        outputVector_ce0 => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_ce0,
        outputVector_we0 => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_we0,
        outputVector_d0 => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_d0,
        store_assign_1 => store_assign_1_reg_193,
        sext_ln379 => p_jinfo_image_width,
        idx_out => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out,
        idx_out_ap_vld => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out_ap_vld,
        add_ln376_out => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out,
        add_ln376_out_ap_vld => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out_ap_vld,
        rgb_buf_address0 => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_address0,
        rgb_buf_ce0 => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_ce0,
        rgb_buf_q0 => rgb_buf_q0,
        ap_return => grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_return);

    mux_3_2_29_1_1_U210 : component jpeg2bmp_mux_3_2_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 29,
        din1_WIDTH => 29,
        din2_WIDTH => 29,
        din3_WIDTH => 2,
        dout_WIDTH => 29)
    port map (
        din0 => out_data_comp_vpos_0_loc_fu_148,
        din1 => out_data_comp_vpos12_0_loc_fu_144,
        din2 => out_data_comp_vpos2_0_loc_fu_140,
        din3 => i_reg_171,
        dout => tmp_fu_428_p5);

    mux_3_2_29_1_1_U211 : component jpeg2bmp_mux_3_2_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 29,
        din1_WIDTH => 29,
        din2_WIDTH => 29,
        din3_WIDTH => 2,
        dout_WIDTH => 29)
    port map (
        din0 => out_data_comp_hpos_0_loc_fu_136,
        din1 => tmp_2_fu_445_p2,
        din2 => tmp_2_fu_445_p3,
        din3 => i_reg_171,
        dout => tmp_2_fu_445_p5);

    mul_16s_16s_16_1_1_U212 : component jpeg2bmp_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln376_fu_494_p0,
        din1 => p_jinfo_image_width,
        dout => mul_ln376_fu_494_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln379_fu_480_p2 = ap_const_lv1_1) and (icmp_ln380_fu_489_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_ready = ap_const_logic_1)) then 
                    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln825_fu_347_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_ready = ap_const_logic_1)) then 
                    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_ready = ap_const_logic_1)) then 
                    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_ready = ap_const_logic_1)) then 
                    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decode_block_1_fu_230_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decode_block_1_fu_230_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln825_fu_347_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_decode_block_1_fu_230_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decode_block_1_fu_230_ap_ready = ap_const_logic_1)) then 
                    grp_decode_block_1_fu_230_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    CurHuffReadBuf_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                CurHuffReadBuf <= p_jinfo_jpeg_data;
            elsif (((grp_decode_block_1_fu_230_CurHuffReadBuf_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                CurHuffReadBuf <= grp_decode_block_1_fu_230_CurHuffReadBuf_o;
            end if; 
        end if;
    end process;

    CurrentMCU_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                CurrentMCU_fu_116 <= ap_const_lv32_0;
            elsif (((icmp_ln832_fu_388_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                CurrentMCU_fu_116 <= CurrentMCU_2_reg_649;
            end if; 
        end if;
    end process;

    i_5_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_fu_335_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_5_reg_160 <= ap_const_lv2_0;
            elsif (((grp_decode_block_1_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_5_reg_160 <= add_ln825_reg_657;
            end if; 
        end if;
    end process;

    i_9_reg_183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i_9_reg_183 <= add_ln379_fu_571_p2;
            elsif (((icmp_ln832_fu_388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_9_reg_183 <= voffs_fu_437_p3;
            end if; 
        end if;
    end process;

    i_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln379_fu_480_p2 = ap_const_lv1_0) or (icmp_ln380_fu_489_p2 = ap_const_lv1_0)))) then 
                i_reg_171 <= add_ln410_reg_683;
            elsif (((grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_reg_171 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    out_data_comp_hpos3_2_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (((icmp_ln413_fu_514_p2 = ap_const_lv1_0) and (icmp_ln379_fu_480_p2 = ap_const_lv1_0)) or ((icmp_ln413_fu_514_p2 = ap_const_lv1_0) and (icmp_ln380_fu_489_p2 = ap_const_lv1_0))))) then 
                out_data_comp_hpos3_2_fu_124 <= select_ln416_fu_519_p3;
            elsif (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_data_comp_hpos3_2_fu_124 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos3_0_out;
            end if; 
        end if;
    end process;

    out_data_comp_hpos4_2_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (((icmp_ln413_fu_514_p2 = ap_const_lv1_0) and (icmp_ln379_fu_480_p2 = ap_const_lv1_0)) or ((icmp_ln413_fu_514_p2 = ap_const_lv1_0) and (icmp_ln380_fu_489_p2 = ap_const_lv1_0))))) then 
                out_data_comp_hpos4_2_fu_120 <= select_ln416_1_fu_527_p3;
            elsif (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_data_comp_hpos4_2_fu_120 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos4_0_out;
            end if; 
        end if;
    end process;

    store_assign_1_reg_193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                store_assign_1_reg_193 <= ap_phi_mux_store_assign_3_phi_fu_207_p4;
            elsif (((icmp_ln832_fu_388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                store_assign_1_reg_193 <= zext_ln833_fu_424_p1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                CurrentMCU_2_reg_649 <= CurrentMCU_2_fu_341_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    add3_i_i_reg_713(31 downto 3) <= add3_i_i_fu_470_p2(31 downto 3);
                    add_i_i_reg_708(31 downto 3) <= add_i_i_fu_464_p2(31 downto 3);
                add_ln410_reg_683 <= add_ln410_fu_394_p2;
                    hoffs_reg_703(31 downto 3) <= hoffs_fu_456_p3(31 downto 3);
                    tmp_s_reg_688(15 downto 14) <= tmp_s_fu_400_p3(15 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                add_ln376_loc_fu_128 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_add_ln376_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln825_reg_657 <= add_ln825_fu_353_p2;
                    shl_ln_reg_662(9 downto 8) <= shl_ln_fu_359_p3(9 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                idx_loc_fu_132 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_idx_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                mul_ln376_reg_724 <= mul_ln376_fu_494_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                out_data_comp_hpos_0_loc_fu_136 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_hpos_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                out_data_comp_vpos12_0_loc_fu_144 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos12_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                out_data_comp_vpos2_0_loc_fu_140 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos2_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                out_data_comp_vpos_0_loc_fu_148 <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_out_data_comp_vpos_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                sext_ln413_reg_670 <= sext_ln413_fu_376_p1;
                sext_ln832_reg_675 <= sext_ln832_fu_384_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                targetBlock_reg_732 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_return;
            end if;
        end if;
    end process;
    shl_ln_reg_662(7 downto 0) <= "00000000";
    tmp_s_reg_688(13 downto 0) <= "00000000000000";
    hoffs_reg_703(2 downto 0) <= "000";
    add_i_i_reg_708(2 downto 0) <= "000";
    add3_i_i_reg_713(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, grp_decode_block_1_fu_230_ap_done, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done, grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done, ap_CS_fsm_state6, icmp_ln824_fu_335_p2, icmp_ln380_fu_489_p2, icmp_ln379_fu_480_p2, icmp_ln832_fu_388_p2, ap_CS_fsm_state2, icmp_ln825_fu_347_p2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln824_fu_335_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln825_fu_347_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_decode_block_1_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln832_fu_388_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln379_fu_480_p2 = ap_const_lv1_0) or (icmp_ln380_fu_489_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    CurrentMCU_2_fu_341_p2 <= std_logic_vector(unsigned(CurrentMCU_fu_116) + unsigned(ap_const_lv32_1));

    HuffBuff_address0_assign_proc : process(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_address0, grp_decode_block_1_fu_230_HuffBuff_address0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            HuffBuff_address0 <= grp_decode_block_1_fu_230_HuffBuff_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            HuffBuff_address0 <= grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_address0;
        else 
            HuffBuff_address0 <= "XXXXXXXX";
        end if; 
    end process;


    HuffBuff_ce0_assign_proc : process(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_ce0, grp_decode_block_1_fu_230_HuffBuff_ce0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            HuffBuff_ce0 <= grp_decode_block_1_fu_230_HuffBuff_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            HuffBuff_ce0 <= grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_ce0;
        else 
            HuffBuff_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    HuffBuff_d0_assign_proc : process(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_d0, grp_decode_block_1_fu_230_HuffBuff_d0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            HuffBuff_d0 <= grp_decode_block_1_fu_230_HuffBuff_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            HuffBuff_d0 <= grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_d0;
        else 
            HuffBuff_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    HuffBuff_we0_assign_proc : process(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_we0, grp_decode_block_1_fu_230_HuffBuff_we0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            HuffBuff_we0 <= grp_decode_block_1_fu_230_HuffBuff_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            HuffBuff_we0 <= grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_HuffBuff_we0;
        else 
            HuffBuff_we0 <= ap_const_logic_0;
        end if; 
    end process;


    IDCTBuff_address0_assign_proc : process(ap_CS_fsm_state7, grp_decode_block_1_fu_230_IDCTBuff_address0, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            IDCTBuff_address0 <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_address0 <= grp_decode_block_1_fu_230_IDCTBuff_address0;
        else 
            IDCTBuff_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    IDCTBuff_address1_assign_proc : process(ap_CS_fsm_state7, grp_decode_block_1_fu_230_IDCTBuff_address1, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            IDCTBuff_address1 <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_address1 <= grp_decode_block_1_fu_230_IDCTBuff_address1;
        else 
            IDCTBuff_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    IDCTBuff_ce0_assign_proc : process(ap_CS_fsm_state7, grp_decode_block_1_fu_230_IDCTBuff_ce0, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            IDCTBuff_ce0 <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_ce0 <= grp_decode_block_1_fu_230_IDCTBuff_ce0;
        else 
            IDCTBuff_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    IDCTBuff_ce1_assign_proc : process(ap_CS_fsm_state7, grp_decode_block_1_fu_230_IDCTBuff_ce1, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            IDCTBuff_ce1 <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_IDCTBuff_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_ce1 <= grp_decode_block_1_fu_230_IDCTBuff_ce1;
        else 
            IDCTBuff_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    IDCTBuff_we0_assign_proc : process(grp_decode_block_1_fu_230_IDCTBuff_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_we0 <= grp_decode_block_1_fu_230_IDCTBuff_we0;
        else 
            IDCTBuff_we0 <= ap_const_logic_0;
        end if; 
    end process;


    IDCTBuff_we1_assign_proc : process(grp_decode_block_1_fu_230_IDCTBuff_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_we1 <= grp_decode_block_1_fu_230_IDCTBuff_we1;
        else 
            IDCTBuff_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add3_i_i_fu_470_p2 <= std_logic_vector(unsigned(hoffs_fu_456_p3) + unsigned(ap_const_lv32_8));
    add_i_i_fu_464_p2 <= std_logic_vector(unsigned(voffs_fu_437_p3) + unsigned(ap_const_lv32_8));
    add_ln379_fu_571_p2 <= std_logic_vector(unsigned(i_9_reg_183) + unsigned(ap_const_lv32_1));
    add_ln385_fu_564_p2 <= std_logic_vector(unsigned(zext_ln385_fu_560_p1) + unsigned(store_assign_1_reg_193));
    add_ln410_fu_394_p2 <= std_logic_vector(unsigned(i_reg_171) + unsigned(ap_const_lv2_1));
    add_ln825_fu_353_p2 <= std_logic_vector(unsigned(i_5_reg_160) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done)
    begin
        if ((grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_decode_block_1_fu_230_ap_done)
    begin
        if ((grp_decode_block_1_fu_230_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done)
    begin
        if ((grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_done, grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_done = ap_const_logic_0) or (grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln824_fu_335_p2)
    begin
        if ((((icmp_ln824_fu_335_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_store_assign_3_phi_fu_207_p4_assign_proc : process(targetBlock_reg_732, ap_CS_fsm_state11, add_ln385_fu_564_p2, add_ln376_loc_fu_128)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
            if ((targetBlock_reg_732 = ap_const_lv1_0)) then 
                ap_phi_mux_store_assign_3_phi_fu_207_p4 <= add_ln376_loc_fu_128;
            elsif ((targetBlock_reg_732 = ap_const_lv1_1)) then 
                ap_phi_mux_store_assign_3_phi_fu_207_p4 <= add_ln385_fu_564_p2;
            else 
                ap_phi_mux_store_assign_3_phi_fu_207_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_store_assign_3_phi_fu_207_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, icmp_ln824_fu_335_p2)
    begin
        if (((icmp_ln824_fu_335_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg;
    grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg;
    grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start <= grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg;
    grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start <= grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg;
    grp_decode_block_1_fu_230_ap_start <= grp_decode_block_1_fu_230_ap_start_reg;
    hoffs_fu_456_p3 <= (tmp_2_fu_445_p5 & ap_const_lv3_0);
    icmp_ln379_fu_480_p2 <= "1" when (signed(i_9_reg_183) < signed(add_i_i_reg_708)) else "0";
    icmp_ln380_fu_489_p2 <= "1" when (signed(i_9_reg_183) < signed(sext_ln413_reg_670)) else "0";
    icmp_ln413_1_fu_500_p2 <= "1" when (i_reg_171 = ap_const_lv2_0) else "0";
    icmp_ln413_fu_514_p2 <= "1" when (signed(select_ln413_fu_506_p3) < signed(sext_ln832_reg_675)) else "0";
    icmp_ln824_fu_335_p2 <= "1" when (signed(CurrentMCU_fu_116) < signed(p_jinfo_NumMCU)) else "0";
    icmp_ln825_fu_347_p2 <= "1" when (i_5_reg_160 = ap_const_lv2_3) else "0";
    icmp_ln832_fu_388_p2 <= "1" when (i_reg_171 = ap_const_lv2_3) else "0";
    mul_ln376_fu_494_p0 <= i_9_reg_183(16 - 1 downto 0);
    outputVector_address0 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_address0;
    outputVector_ce0 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_ce0;
    outputVector_d0 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_d0;
    outputVector_we0 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_outputVector_we0;
    p_jinfo_ac_dhuff_tbl_maxcode_address0 <= grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_address0;
    p_jinfo_ac_dhuff_tbl_maxcode_ce0 <= grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_maxcode_ce0;
    p_jinfo_ac_dhuff_tbl_mincode_address0 <= grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_address0;
    p_jinfo_ac_dhuff_tbl_mincode_ce0 <= grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_mincode_ce0;
    p_jinfo_ac_dhuff_tbl_valptr_address0 <= grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_address0;
    p_jinfo_ac_dhuff_tbl_valptr_ce0 <= grp_decode_block_1_fu_230_p_jinfo_ac_dhuff_tbl_valptr_ce0;
    p_jinfo_ac_xhuff_tbl_huffval_address0 <= grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_address0;
    p_jinfo_ac_xhuff_tbl_huffval_ce0 <= grp_decode_block_1_fu_230_p_jinfo_ac_xhuff_tbl_huffval_ce0;
    p_jinfo_dc_dhuff_tbl_maxcode_address0 <= grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_address0;
    p_jinfo_dc_dhuff_tbl_maxcode_ce0 <= grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_maxcode_ce0;
    p_jinfo_dc_dhuff_tbl_mincode_address0 <= grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_address0;
    p_jinfo_dc_dhuff_tbl_mincode_ce0 <= grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_mincode_ce0;
    p_jinfo_dc_dhuff_tbl_valptr_address0 <= grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_address0;
    p_jinfo_dc_dhuff_tbl_valptr_ce0 <= grp_decode_block_1_fu_230_p_jinfo_dc_dhuff_tbl_valptr_ce0;
    p_jinfo_quant_tbl_quantval_address0 <= grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_address0;
    p_jinfo_quant_tbl_quantval_ce0 <= grp_decode_block_1_fu_230_p_jinfo_quant_tbl_quantval_ce0;

    rgb_buf_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state10, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address0, grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rgb_buf_address0 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rgb_buf_address0 <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_address0;
        else 
            rgb_buf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    rgb_buf_ce0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state10, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce0, grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rgb_buf_ce0 <= grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_rgb_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rgb_buf_ce0 <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce0;
        else 
            rgb_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rgb_buf_ce1_assign_proc : process(ap_CS_fsm_state7, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rgb_buf_ce1 <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_ce1;
        else 
            rgb_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rgb_buf_we0_assign_proc : process(ap_CS_fsm_state7, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rgb_buf_we0 <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we0;
        else 
            rgb_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rgb_buf_we1_assign_proc : process(ap_CS_fsm_state7, grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rgb_buf_we1 <= grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_rgb_buf_we1;
        else 
            rgb_buf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln413_fu_506_p3 <= 
        out_data_comp_hpos3_2_fu_124 when (icmp_ln413_1_fu_500_p2(0) = '1') else 
        out_data_comp_hpos4_2_fu_120;
    select_ln416_1_fu_527_p3 <= 
        out_data_comp_hpos4_2_fu_120 when (icmp_ln413_1_fu_500_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln416_fu_519_p3 <= 
        ap_const_lv32_0 when (icmp_ln413_1_fu_500_p2(0) = '1') else 
        out_data_comp_hpos3_2_fu_124;
        sext_ln413_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_jinfo_image_height),32));

        sext_ln832_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_jinfo_MCUWidth),32));

    shl_ln1_fu_552_p3 <= (idx_loc_fu_132 & ap_const_lv2_0);
    shl_ln_fu_359_p3 <= (i_5_reg_160 & ap_const_lv8_0);
    store_assign_fu_416_p3 <= (i_reg_171 & ap_const_lv8_0);
    tmp_2_fu_445_p2 <= out_data_comp_hpos3_2_fu_124(29 - 1 downto 0);
    tmp_2_fu_445_p3 <= out_data_comp_hpos4_2_fu_120(29 - 1 downto 0);
    tmp_s_fu_400_p3 <= (i_reg_171 & ap_const_lv14_0);
    voffs_fu_437_p3 <= (tmp_fu_428_p5 & ap_const_lv3_0);
    zext_ln385_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_552_p3),64));
    zext_ln833_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(store_assign_fu_416_p3),64));
end behav;
