!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.5.4	//
!_TAG_REVISION_NAME	MCHPTags	//
!_TAG_REVISION_VERSION	6.0.1	//
A	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	47;"	q	line:47
ABDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	881;"	q	line:881
ABDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	747;"	m	line:747
ABDOVF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	886;"	q	line:886
ABDOVF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	754;"	m	line:754
ACCESS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	48;"	q	line:48
ACCESS::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1199;"	d	line:1199
ACKDT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	962;"	q	line:962
ACKDT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	851;"	m	line:851
ACKEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	961;"	q	line:961
ACKEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	850;"	m	line:850
ACKSTAT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	963;"	q	line:963
ACKSTAT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	852;"	m	line:852
ACQT0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	926;"	q	line:926
ACQT0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	803;"	m	line:803
ACQT1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	927;"	q	line:927
ACQT1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	804;"	m	line:804
ACQT2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	928;"	q	line:928
ACQT2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	805;"	m	line:805
ACTVIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	264;"	q	line:264
ACTVIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	56;"	m	line:56
ACTVIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	254;"	q	line:254
ACTVIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	46;"	m	line:46
ADCON0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	157;"	q	line:157
ADCON1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	156;"	q	line:156
ADCON2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	155;"	q	line:155
ADCS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	923;"	q	line:923
ADCS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	800;"	m	line:800
ADCS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	924;"	q	line:924
ADCS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	801;"	m	line:801
ADCS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	925;"	q	line:925
ADCS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	802;"	m	line:802
ADDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	785;"	q	line:785
ADDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	630;"	m	line:630
ADDR0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	237;"	q	line:237
ADDR0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	308;"	q	line:308
ADDR0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	104;"	m	line:104
ADDR0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	25;"	m	line:25
ADDR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	238;"	q	line:238
ADDR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	309;"	q	line:309
ADDR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	105;"	m	line:105
ADDR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	26;"	m	line:26
ADDR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	239;"	q	line:239
ADDR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	310;"	q	line:310
ADDR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	106;"	m	line:106
ADDR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	27;"	m	line:27
ADDR3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	240;"	q	line:240
ADDR3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	311;"	q	line:311
ADDR3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	107;"	m	line:107
ADDR3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	28;"	m	line:28
ADDR4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	312;"	q	line:312
ADDR4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	108;"	m	line:108
ADDR5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	313;"	q	line:313
ADDR5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	109;"	m	line:109
ADDR6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	314;"	q	line:314
ADDR6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	110;"	m	line:110
ADEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	791;"	q	line:791
ADEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	638;"	m	line:638
ADFM	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	929;"	q	line:929
ADFM	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	807;"	m	line:807
ADIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	706;"	q	line:706
ADIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	534;"	m	line:534
ADIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	717;"	q	line:717
ADIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	545;"	m	line:545
ADIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	728;"	q	line:728
ADIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	556;"	m	line:556
ADON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	942;"	q	line:942
ADON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	821;"	m	line:821
ADRES	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	158;"	q	line:158
ADRESH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	160;"	q	line:160
ADRESL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	159;"	q	line:159
AN0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	464;"	q	line:464
AN0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	263;"	m	line:263
AN1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	465;"	q	line:465
AN1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	264;"	m	line:264
AN2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	466;"	q	line:466
AN2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	265;"	m	line:265
AN3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	467;"	q	line:467
AN3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	266;"	m	line:266
AN4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	469;"	q	line:469
AN4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	268;"	m	line:268
APP_SIGNATURE_ADDRESS::0x1006	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\boot.h	19;"	d	line:19
APP_SIGNATURE_VALUE::0x600D	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\boot.h	20;"	d	line:20
APP_VERSION::0x0100	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\boot.h	22;"	d	line:22
APP_VERSION_ADDRESS::0x1016	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\boot.h	21;"	d	line:21
ASSERT_H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\assert.h	9;"	d	line:9
ArbFlags1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	8;"	v	line:8
ArbFlags2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	9;"	v	line:9
B0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	71;"	m	line:71
B1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	71;"	m	line:71
B2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	71;"	m	line:71
BANKED	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	49;"	q	line:49
BANKED::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1200;"	d	line:1200
BAUDCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	145;"	q	line:145
BCLIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	736;"	q	line:736
BCLIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	565;"	m	line:565
BCLIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	749;"	q	line:749
BCLIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	582;"	m	line:582
BCLIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	762;"	q	line:762
BCLIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	599;"	m	line:599
BF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	979;"	q	line:979
BF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	869;"	m	line:869
BGST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1064;"	q	line:1064
BGST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1088;"	q	line:1088
BGST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1022;"	m	line:1022
BGST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	990;"	m	line:990
BOOL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	152;"	t	line:152
BOOTLOADER_ABSOLUTE_ENTRY_ADDRESS::0x001C	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\boot.h	17;"	d	line:17
BOOT_MAIN::0xC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\boot.h	24;"	d	line:24
BOR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1038;"	q	line:1038
BOR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	956;"	m	line:956
BRG16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	883;"	q	line:883
BRG16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	750;"	m	line:750
BRGH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	797;"	q	line:797
BRGH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	645;"	m	line:645
BSR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	188;"	q	line:188
BTN_IN_BIT::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	286;"	d	line:286
BTN_IN_LAT::LATE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	289;"	d	line:289
BTN_IN_LAT_BIT::LATEbits.LATE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	288;"	d	line:288
BTN_IN_PIN::PORTEbits.RE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	287;"	d	line:287
BTN_IN_PORT::PORTE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	291;"	d	line:291
BTN_IN_TRIS_BIT::TRISEbits.TRISE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	290;"	d	line:290
BTN_PRESET_1_BIT::4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	110;"	d	line:110
BTN_PRESET_1_LAT::LATB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	113;"	d	line:113
BTN_PRESET_1_LAT_BIT::LATBbits.LATB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	112;"	d	line:112
BTN_PRESET_1_PIN::PORTBbits.RB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	111;"	d	line:111
BTN_PRESET_1_PORT::PORTB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	115;"	d	line:115
BTN_PRESET_1_TRIS_BIT::TRISBbits.TRISB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	114;"	d	line:114
BTN_S0_BIT::4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	50;"	d	line:50
BTN_S0_LAT::LATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	53;"	d	line:53
BTN_S0_LAT_BIT::LATAbits.LATA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	52;"	d	line:52
BTN_S0_PIN::PORTAbits.RA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	51;"	d	line:51
BTN_S0_PORT::PORTA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	55;"	d	line:55
BTN_S0_TRIS_BIT::TRISAbits.TRISA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	54;"	d	line:54
BTN_S1_BIT::5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	59;"	d	line:59
BTN_S1_LAT::LATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	62;"	d	line:62
BTN_S1_LAT_BIT::LATAbits.LATA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	61;"	d	line:61
BTN_S1_PIN::PORTAbits.RA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	60;"	d	line:60
BTN_S1_PORT::PORTA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	64;"	d	line:64
BTN_S1_TRIS_BIT::TRISAbits.TRISA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	63;"	d	line:63
BTN_S2_BIT::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	277;"	d	line:277
BTN_S2_LAT::LATE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	280;"	d	line:280
BTN_S2_LAT_BIT::LATEbits.LATE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	279;"	d	line:279
BTN_S2_PIN::PORTEbits.RE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	278;"	d	line:278
BTN_S2_PORT::PORTE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	282;"	d	line:282
BTN_S2_TRIS_BIT::TRISEbits.TRISE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	281;"	d	line:281
BTN_S3_BIT::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	14;"	d	line:14
BTN_S3_LAT::LATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	17;"	d	line:17
BTN_S3_LAT_BIT::LATAbits.LATA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	16;"	d	line:16
BTN_S3_PIN::PORTAbits.RA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	15;"	d	line:15
BTN_S3_PORT::PORTA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	19;"	d	line:19
BTN_S3_TRIS_BIT::TRISAbits.TRISA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	18;"	d	line:18
BTN_SAMPLE_DELAY::5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	54;"	d	line:54
BTOEE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	285;"	q	line:285
BTOEE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	78;"	m	line:78
BTOEF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	276;"	q	line:276
BTOEF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	68;"	m	line:68
BTSEE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	286;"	q	line:286
BTSEE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	80;"	m	line:80
BTSEF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	277;"	q	line:277
BTSEF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	70;"	m	line:70
BYTE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	60;"	t	line:60
BitField	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	54;"	t	line:54
BootMain	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\BootUserStartup.c	27;"	p	line:27	file:	signature:(void)
BtnAddress	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	61;"	l	line:61
ButtonStateBot	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	20;"	v	line:20
ButtonStateTop	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	19;"	v	line:19
ButtonsSvc::ArbFlags1.bit2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	19;"	d	line:19
Byte0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	105;"	m	line:105	struct:_DWORD::<anonymous>
Byte0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	72;"	m	line:72	struct:_WORD::<anonymous>
Byte1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	106;"	m	line:106	struct:_DWORD::<anonymous>
Byte1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	73;"	m	line:73	struct:_WORD::<anonymous>
Byte2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	107;"	m	line:107	struct:_DWORD::<anonymous>
Byte3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	108;"	m	line:108	struct:_DWORD::<anonymous>
C	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1125;"	q	line:1125
C	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1070;"	m	line:1070
C1INV	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	825;"	q	line:825
C1INV	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	685;"	m	line:685
C1OUT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	827;"	q	line:827
C1OUT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	687;"	m	line:687
C2INV	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	826;"	q	line:826
C2INV	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	686;"	m	line:686
C2OUT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	828;"	q	line:828
C2OUT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	688;"	m	line:688
CCP1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	509;"	q	line:509
CCP1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	322;"	m	line:322
CCP1AS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	141;"	q	line:141
CCP1CON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	150;"	q	line:150
CCP1DEL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	143;"	q	line:143
CCP1IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	702;"	q	line:702
CCP1IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	530;"	m	line:530
CCP1IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	713;"	q	line:713
CCP1IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	541;"	m	line:541
CCP1IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	724;"	q	line:724
CCP1IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	552;"	m	line:552
CCP1M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	901;"	q	line:901
CCP1M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	912;"	q	line:912
CCP1M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	775;"	m	line:775
CCP1M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	786;"	m	line:786
CCP1M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	902;"	q	line:902
CCP1M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	913;"	q	line:913
CCP1M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	776;"	m	line:776
CCP1M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	787;"	m	line:787
CCP1M2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	903;"	q	line:903
CCP1M2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	914;"	q	line:914
CCP1M2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	777;"	m	line:777
CCP1M2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	788;"	m	line:788
CCP1M3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	904;"	q	line:904
CCP1M3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	915;"	q	line:915
CCP1M3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	778;"	m	line:778
CCP1M3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	789;"	m	line:789
CCP2CON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	146;"	q	line:146
CCP2IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	733;"	q	line:733
CCP2IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	562;"	m	line:562
CCP2IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	746;"	q	line:746
CCP2IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	579;"	m	line:579
CCP2IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	759;"	q	line:759
CCP2IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	596;"	m	line:596
CCP2M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	892;"	q	line:892
CCP2M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	763;"	m	line:763
CCP2M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	893;"	q	line:893
CCP2M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	764;"	m	line:764
CCP2M2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	894;"	q	line:894
CCP2M2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	765;"	m	line:765
CCP2M3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	895;"	q	line:895
CCP2M3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	766;"	m	line:766
CCPR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	152;"	q	line:152
CCPR1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	154;"	q	line:154
CCPR1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	153;"	q	line:153
CCPR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	147;"	q	line:147
CCPR2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	149;"	q	line:149
CCPR2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	148;"	q	line:148
CFGS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	777;"	q	line:777
CFGS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	618;"	m	line:618
CHS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	944;"	q	line:944
CHS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	823;"	m	line:823
CHS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	945;"	q	line:945
CHS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	824;"	m	line:824
CHS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	946;"	q	line:946
CHS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	825;"	m	line:825
CHS3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	947;"	q	line:947
CHS3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	826;"	m	line:826
CIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	824;"	q	line:824
CIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	684;"	m	line:684
CK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	515;"	q	line:515
CK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	332;"	m	line:332
CK1SPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	547;"	q	line:547
CK1SPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	370;"	m	line:370
CK2SPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	548;"	q	line:548
CK2SPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	371;"	m	line:371
CKE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	985;"	q	line:985
CKE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	875;"	m	line:875
CKP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	972;"	q	line:972
CKP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	861;"	m	line:861
CLEAR_RAM	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	27;"	p	line:27	signature:(void)
CLEAR_RAM	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\config.asm	48;"	l	line:48
CLK1EN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	230;"	q	line:230
CLK1EN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	18;"	m	line:18
CLKCFG0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	232;"	q	line:232
CLKCFG0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	20;"	m	line:20
CLKCFG1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	233;"	q	line:233
CLKCFG1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	21;"	m	line:21
CLRWDT::(x)_asmCLRWDT_endasm	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	36;"	d	line:36
CM0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	821;"	q	line:821
CM0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	681;"	m	line:681
CM1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	822;"	q	line:822
CM1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	682;"	m	line:682
CM2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	823;"	q	line:823
CM2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	683;"	m	line:683
CMCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	139;"	q	line:139
CMIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	739;"	q	line:739
CMIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	568;"	m	line:568
CMIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	752;"	q	line:752
CMIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	585;"	m	line:585
CMIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	765;"	q	line:765
CMIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	602;"	m	line:602
COMPILE_ASSERT2::(cond,line)STATIC_ASSERT(cond,	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	5;"	d	line:5
COMPILE_ASSERT::(cond)COMPILE_ASSERT2(cond,__L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	6;"	d	line:6
CRC16EE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	283;"	q	line:283
CRC16EE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	76;"	m	line:76
CRC16EF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	274;"	q	line:274
CRC16EF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	66;"	m	line:66
CRC5EE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	282;"	q	line:282
CRC5EE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	75;"	m	line:75
CRC5EF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	273;"	q	line:273
CRC5EF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	65;"	m	line:65
CREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	786;"	q	line:786
CREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	631;"	m	line:631
CSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	231;"	q	line:231
CSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	19;"	m	line:19
CSRC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	802;"	q	line:802
CSRC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	650;"	m	line:650
CVR0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	832;"	q	line:832
CVR0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	693;"	m	line:693
CVR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	833;"	q	line:833
CVR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	694;"	m	line:694
CVR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	834;"	q	line:834
CVR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	695;"	m	line:695
CVR3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	835;"	q	line:835
CVR3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	696;"	m	line:696
CVRCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	140;"	q	line:140
CVREF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	836;"	q	line:836
CVREF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	697;"	m	line:697
CVREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	839;"	q	line:839
CVREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	700;"	m	line:700
CVROE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	838;"	q	line:838
CVROE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	699;"	m	line:699
CVRR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	837;"	q	line:837
CVRR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	698;"	m	line:698
CVRSS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	841;"	q	line:841
CVRSS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	704;"	m	line:704
CheckButtons::ArbFlags2.bit0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	27;"	d	line:27
ClrWdt::{_asmclrwdt_endasm}	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1206;"	d	line:1206
CommFlags1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	7;"	v	line:7
ControllerTiming::ArbFlags2.bit1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	28;"	d	line:28
D	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1003;"	q	line:1003
D	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	907;"	m	line:907
DATA_ADDRESS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1000;"	q	line:1000
DATA_ADDRESS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	901;"	m	line:901
DC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1126;"	q	line:1126
DC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1071;"	m	line:1071
DC1B0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	905;"	q	line:905
DC1B0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	916;"	q	line:916
DC1B0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	779;"	m	line:779
DC1B0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	790;"	m	line:790
DC1B1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	906;"	q	line:906
DC1B1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	917;"	q	line:917
DC1B1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	780;"	m	line:780
DC1B1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	791;"	m	line:791
DC2B0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	896;"	q	line:896
DC2B0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	767;"	m	line:767
DC2B1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	897;"	q	line:897
DC2B1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	768;"	m	line:768
DDRA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	109;"	q	line:109
DDRB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	111;"	q	line:111
DDRC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	113;"	q	line:113
DDRD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	115;"	q	line:115
DDRE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	117;"	q	line:117
DEBUG_LOG0::(fmt)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	16;"	d	line:16
DEBUG_LOG0::(fmt)debug_log(fmt)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	22;"	d	line:22
DEBUG_LOG1::(fmt,a1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	17;"	d	line:17
DEBUG_LOG1::(fmt,a1)debug_log(fmt,a1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	23;"	d	line:23
DEBUG_LOG2::(fmt,a1,a2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	18;"	d	line:18
DEBUG_LOG2::(fmt,a1,a2)debug_log(fmt,a1,a2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	24;"	d	line:24
DEBUG_LOG3::(fmt,a1,a2,a3)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	19;"	d	line:19
DEBUG_LOG3::(fmt,a1,a2,a3)debug_log(fmt,a1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	25;"	d	line:25
DFN8EE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	284;"	q	line:284
DFN8EE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	77;"	m	line:77
DFN8EF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	275;"	q	line:275
DFN8EF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	67;"	m	line:67
DIR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	291;"	q	line:291
DIR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	86;"	m	line:86
DISABLE_ALL_INTERRUPTS::	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	19;"	d	line:19
DISABLE_ALL_INTERRUPTS::	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	23;"	d	line:23
DISP_COM0_BIT::5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	119;"	d	line:119
DISP_COM0_LAT::LATB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	122;"	d	line:122
DISP_COM0_LAT_BIT::LATBbits.LATB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	121;"	d	line:121
DISP_COM0_PIN::PORTBbits.RB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	120;"	d	line:120
DISP_COM0_PORT::PORTB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	124;"	d	line:124
DISP_COM0_TRIS_BIT::TRISBbits.TRISB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	123;"	d	line:123
DISP_COM2_BIT::3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	101;"	d	line:101
DISP_COM2_LAT::LATB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	104;"	d	line:104
DISP_COM2_LAT_BIT::LATBbits.LATB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	103;"	d	line:103
DISP_COM2_PIN::PORTBbits.RB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	102;"	d	line:102
DISP_COM2_PORT::PORTB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	106;"	d	line:106
DISP_COM2_TRIS_BIT::TRISBbits.TRISB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	105;"	d	line:105
DISP_COM3_BIT::2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	92;"	d	line:92
DISP_COM3_LAT::LATB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	95;"	d	line:95
DISP_COM3_LAT_BIT::LATBbits.LATB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	94;"	d	line:94
DISP_COM3_PIN::PORTBbits.RB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	93;"	d	line:93
DISP_COM3_PORT::PORTB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	97;"	d	line:97
DISP_COM3_TRIS_BIT::TRISBbits.TRISB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	96;"	d	line:96
DISP_COM4_BIT::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	83;"	d	line:83
DISP_COM4_LAT::LATB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	86;"	d	line:86
DISP_COM4_LAT_BIT::LATBbits.LATB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	85;"	d	line:85
DISP_COM4_PIN::PORTBbits.RB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	84;"	d	line:84
DISP_COM4_PORT::PORTB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	88;"	d	line:88
DISP_COM4_TRIS_BIT::TRISBbits.TRISB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	87;"	d	line:87
DISP_SEG2_BIT::6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	253;"	d	line:253
DISP_SEG2_LAT::LATD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	256;"	d	line:256
DISP_SEG2_LAT_BIT::LATDbits.LATD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	255;"	d	line:255
DISP_SEG2_PIN::PORTDbits.RD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	254;"	d	line:254
DISP_SEG2_PORT::PORTD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	258;"	d	line:258
DISP_SEG2_TRIS_BIT::TRISDbits.TRISD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	257;"	d	line:257
DISP_SEG3_BIT::5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	244;"	d	line:244
DISP_SEG3_LAT::LATD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	247;"	d	line:247
DISP_SEG3_LAT_BIT::LATDbits.LATD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	246;"	d	line:246
DISP_SEG3_PIN::PORTDbits.RD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	245;"	d	line:245
DISP_SEG3_PORT::PORTD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	249;"	d	line:249
DISP_SEG3_TRIS_BIT::TRISDbits.TRISD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	248;"	d	line:248
DISP_SEG4_BIT::4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	235;"	d	line:235
DISP_SEG4_LAT::LATD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	238;"	d	line:238
DISP_SEG4_LAT_BIT::LATDbits.LATD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	237;"	d	line:237
DISP_SEG4_PIN::PORTDbits.RD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	236;"	d	line:236
DISP_SEG4_PORT::PORTD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	240;"	d	line:240
DISP_SEG4_TRIS_BIT::TRISDbits.TRISD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	239;"	d	line:239
DISP_SEG6_BIT::3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	226;"	d	line:226
DISP_SEG6_LAT::LATD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	229;"	d	line:229
DISP_SEG6_LAT_BIT::LATDbits.LATD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	228;"	d	line:228
DISP_SEG6_PIN::PORTDbits.RD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	227;"	d	line:227
DISP_SEG6_PORT::PORTD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	231;"	d	line:231
DISP_SEG6_TRIS_BIT::TRISDbits.TRISD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	230;"	d	line:230
DISP_SEG7_BIT::2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	217;"	d	line:217
DISP_SEG7_LAT::LATD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	220;"	d	line:220
DISP_SEG7_LAT_BIT::LATDbits.LATD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	219;"	d	line:219
DISP_SEG7_PIN::PORTDbits.RD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	218;"	d	line:218
DISP_SEG7_PORT::PORTD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	222;"	d	line:222
DISP_SEG7_TRIS_BIT::TRISDbits.TRISD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	221;"	d	line:221
DONE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	949;"	q	line:949
DONE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	830;"	m	line:830
DT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	333;"	m	line:333
DWORD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	119;"	t	line:119
D_A	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	984;"	q	line:984
D_A	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	874;"	m	line:874
DataCounter	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	18;"	l	line:18
ECCP1AS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	142;"	q	line:142
ECCP1CON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	151;"	q	line:151
ECCP1DEL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	144;"	q	line:144
ECCPAS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	847;"	q	line:847
ECCPAS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	858;"	q	line:858
ECCPAS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	712;"	m	line:712
ECCPAS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	723;"	m	line:723
ECCPAS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	848;"	q	line:848
ECCPAS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	859;"	q	line:859
ECCPAS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	713;"	m	line:713
ECCPAS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	724;"	m	line:724
ECCPAS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	849;"	q	line:849
ECCPAS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	860;"	q	line:860
ECCPAS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	714;"	m	line:714
ECCPAS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	725;"	m	line:725
ECCPASE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	850;"	q	line:850
ECCPASE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	861;"	q	line:861
ECCPASE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	715;"	m	line:715
ECCPASE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	726;"	m	line:726
EEADR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	129;"	q	line:129
EECON1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	126;"	q	line:126
EECON2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	127;"	q	line:127
EEDATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	128;"	q	line:128
EEIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	737;"	q	line:737
EEIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	566;"	m	line:566
EEIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	750;"	q	line:750
EEIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	583;"	m	line:583
EEIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	763;"	q	line:763
EEIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	600;"	m	line:600
EEPGD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	778;"	q	line:778
EEPGD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	619;"	m	line:619
ENABLE_ALL_INTERRUPTS::	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	15;"	d	line:15
ENABLE_ALL_INTERRUPTS::	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	19;"	d	line:19
ENABLE_FLASH_SIGNATURE_VERIFICATION	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\BootUserStartup.c	38;"	d	line:38	file:
ENDP0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	292;"	q	line:292
ENDP0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	87;"	m	line:87
ENDP1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	293;"	q	line:293
ENDP1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	88;"	m	line:88
ENDP2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	294;"	q	line:294
ENDP2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	89;"	m	line:89
ENDP3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	295;"	q	line:295
ENDP3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	90;"	m	line:90
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	331;"	q	line:331
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	339;"	q	line:339
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	347;"	q	line:347
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	355;"	q	line:355
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	363;"	q	line:363
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	371;"	q	line:371
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	379;"	q	line:379
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	387;"	q	line:387
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	395;"	q	line:395
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	403;"	q	line:403
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	411;"	q	line:411
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	419;"	q	line:419
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	427;"	q	line:427
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	435;"	q	line:435
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	443;"	q	line:443
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	451;"	q	line:451
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	128;"	m	line:128
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	136;"	m	line:136
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	144;"	m	line:144
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	152;"	m	line:152
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	160;"	m	line:160
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	168;"	m	line:168
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	176;"	m	line:176
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	184;"	m	line:184
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	192;"	m	line:192
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	200;"	m	line:200
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	208;"	m	line:208
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	216;"	m	line:216
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	224;"	m	line:224
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	232;"	m	line:232
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	240;"	m	line:240
EPCONDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	248;"	m	line:248
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	332;"	q	line:332
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	340;"	q	line:340
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	348;"	q	line:348
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	356;"	q	line:356
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	364;"	q	line:364
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	372;"	q	line:372
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	380;"	q	line:380
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	388;"	q	line:388
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	396;"	q	line:396
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	404;"	q	line:404
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	412;"	q	line:412
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	420;"	q	line:420
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	428;"	q	line:428
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	436;"	q	line:436
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	444;"	q	line:444
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	452;"	q	line:452
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	129;"	m	line:129
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	137;"	m	line:137
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	145;"	m	line:145
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	153;"	m	line:153
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	161;"	m	line:161
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	169;"	m	line:169
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	177;"	m	line:177
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	185;"	m	line:185
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	193;"	m	line:193
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	201;"	m	line:201
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	209;"	m	line:209
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	217;"	m	line:217
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	225;"	m	line:225
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	233;"	m	line:233
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	241;"	m	line:241
EPHSHK	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	249;"	m	line:249
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	329;"	q	line:329
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	337;"	q	line:337
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	345;"	q	line:345
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	353;"	q	line:353
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	361;"	q	line:361
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	369;"	q	line:369
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	377;"	q	line:377
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	385;"	q	line:385
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	393;"	q	line:393
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	401;"	q	line:401
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	409;"	q	line:409
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	417;"	q	line:417
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	425;"	q	line:425
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	433;"	q	line:433
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	441;"	q	line:441
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	449;"	q	line:449
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	126;"	m	line:126
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	134;"	m	line:134
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	142;"	m	line:142
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	150;"	m	line:150
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	158;"	m	line:158
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	166;"	m	line:166
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	174;"	m	line:174
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	182;"	m	line:182
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	190;"	m	line:190
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	198;"	m	line:198
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	206;"	m	line:206
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	214;"	m	line:214
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	222;"	m	line:222
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	230;"	m	line:230
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	238;"	m	line:238
EPINEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	246;"	m	line:246
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	330;"	q	line:330
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	338;"	q	line:338
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	346;"	q	line:346
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	354;"	q	line:354
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	362;"	q	line:362
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	370;"	q	line:370
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	378;"	q	line:378
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	386;"	q	line:386
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	394;"	q	line:394
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	402;"	q	line:402
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	410;"	q	line:410
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	418;"	q	line:418
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	426;"	q	line:426
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	434;"	q	line:434
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	442;"	q	line:442
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	450;"	q	line:450
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	127;"	m	line:127
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	135;"	m	line:135
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	143;"	m	line:143
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	151;"	m	line:151
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	159;"	m	line:159
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	167;"	m	line:167
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	175;"	m	line:175
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	183;"	m	line:183
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	191;"	m	line:191
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	199;"	m	line:199
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	207;"	m	line:207
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	215;"	m	line:215
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	223;"	m	line:223
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	231;"	m	line:231
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	239;"	m	line:239
EPOUTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	247;"	m	line:247
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	328;"	q	line:328
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	336;"	q	line:336
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	344;"	q	line:344
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	352;"	q	line:352
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	360;"	q	line:360
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	368;"	q	line:368
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	376;"	q	line:376
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	384;"	q	line:384
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	392;"	q	line:392
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	400;"	q	line:400
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	408;"	q	line:408
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	416;"	q	line:416
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	424;"	q	line:424
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	432;"	q	line:432
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	440;"	q	line:440
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	448;"	q	line:448
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	125;"	m	line:125
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	133;"	m	line:133
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	141;"	m	line:141
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	149;"	m	line:149
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	157;"	m	line:157
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	165;"	m	line:165
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	173;"	m	line:173
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	181;"	m	line:181
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	189;"	m	line:189
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	197;"	m	line:197
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	205;"	m	line:205
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	213;"	m	line:213
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	221;"	m	line:221
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	229;"	m	line:229
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	237;"	m	line:237
EPSTALL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	245;"	m	line:245
EraseProgMem	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	30;"	p	line:30	signature:(void)
EraseProgMem	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\writeprogmem.c	50;"	f	line:50	signature:(void)
FAIL::FALSE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	155;"	d	line:155
FALSE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	152;"	e	line:152	enum:_BOOL
FAST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	44;"	q	line:44
FEAT_LCD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	12;"	d	line:12
FERR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	784;"	q	line:784
FERR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	629;"	m	line:629
FLTS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1110;"	q	line:1110
FLTS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1052;"	m	line:1052
FREE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	776;"	q	line:776
FREE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	616;"	m	line:616
FSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	320;"	q	line:320
FSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	116;"	m	line:116
FSR0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	40;"	q	line:40
FSR0H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	198;"	q	line:198
FSR0L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	197;"	q	line:197
FSR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	41;"	q	line:41
FSR1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	190;"	q	line:190
FSR1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	189;"	q	line:189
FSR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	42;"	q	line:42
FSR2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	182;"	q	line:182
FSR2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	181;"	q	line:181
FourBytes	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	87;"	t	line:87
GCEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	964;"	q	line:964
GCEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	853;"	m	line:853
GIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1168;"	q	line:1168
GIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1154;"	m	line:1154
GIEH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1175;"	q	line:1175
GIEH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1164;"	m	line:1164
GIEL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1174;"	q	line:1174
GIEL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1163;"	m	line:1163
GO	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	951;"	q	line:951
GO	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	834;"	m	line:834
GO_DONE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	943;"	q	line:943
GO_DONE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	822;"	m	line:822
HLVDCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	174;"	q	line:174
HLVDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1070;"	q	line:1070
HLVDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1094;"	q	line:1094
HLVDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1029;"	m	line:1029
HLVDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	997;"	m	line:997
HLVDIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	742;"	q	line:742
HLVDIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	573;"	m	line:573
HLVDIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	755;"	q	line:755
HLVDIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	590;"	m	line:590
HLVDIN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	476;"	q	line:476
HLVDIN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	280;"	m	line:280
HLVDIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	768;"	q	line:768
HLVDIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	607;"	m	line:607
HLVDL0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1066;"	q	line:1066
HLVDL0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1090;"	q	line:1090
HLVDL0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1025;"	m	line:1025
HLVDL0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	993;"	m	line:993
HLVDL1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1067;"	q	line:1067
HLVDL1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1091;"	q	line:1091
HLVDL1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1026;"	m	line:1026
HLVDL1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	994;"	m	line:994
HLVDL2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1068;"	q	line:1068
HLVDL2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1092;"	q	line:1092
HLVDL2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1027;"	m	line:1027
HLVDL2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	995;"	m	line:995
HLVDL3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1069;"	q	line:1069
HLVDL3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1093;"	q	line:1093
HLVDL3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1028;"	m	line:1028
HLVDL3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	996;"	m	line:996
HandleController::ArbFlags1.bit7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	24;"	d	line:24
HandleLCD::ArbFlags1.bit6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	23;"	d	line:23
HandleLeds::ArbFlags1.bit5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	22;"	d	line:22
HighB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	78;"	m	line:78	struct:_WORD::<anonymous>
I2C_DAT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	991;"	q	line:991
I2C_DAT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	883;"	m	line:883
I2C_READ	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	988;"	q	line:988
I2C_READ	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	880;"	m	line:880
I2C_START	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	989;"	q	line:989
I2C_START	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	881;"	m	line:881
I2C_STOP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	990;"	q	line:990
I2C_STOP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	882;"	m	line:882
IDLEIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	266;"	q	line:266
IDLEIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	58;"	m	line:58
IDLEIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	256;"	q	line:256
IDLEIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	48;"	m	line:48
IDLEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1108;"	q	line:1108
IDLEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1048;"	m	line:1048
INDF0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	203;"	q	line:203
INDF1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	195;"	q	line:195
INDF2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	187;"	q	line:187
INIT_ADCON0::0b01000000	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	21;"	d	line:21
INIT_ADCON1::0b00001110	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	22;"	d	line:22
INIT_ADCON2::0b00000110	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	23;"	d	line:23
INIT_INTCON2::0b10000000	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	34;"	d	line:34
INIT_INTCON::0b00100000	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	33;"	d	line:33
INIT_LATA::(LATAPIN0+LATAPIN1+LATAPIN2+LA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	69;"	d	line:69
INIT_LATB::(LATBPIN0+LATBPIN1+LATBPIN2+LA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	147;"	d	line:147
INIT_LATC::(LATCPIN3+LATCPIN4+LATCPIN5+LA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	194;"	d	line:194
INIT_LATD::(LATDPIN0+LATDPIN1+LATDPIN2+LA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	272;"	d	line:272
INIT_LATE::(LATEPIN0+LATEPIN1+LATEPIN2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	305;"	d	line:305
INIT_PIE1::0b00000011	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	44;"	d	line:44
INIT_PR2::0xF9	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	43;"	d	line:43
INIT_RCSTA::0x90	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	16;"	d	line:16
INIT_SPBRG::63	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	17;"	d	line:17
INIT_SPBRGH::0x00	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	18;"	d	line:18
INIT_T0CON::0b01000010	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	37;"	d	line:37
INIT_T1CON::0b00000000	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	39;"	d	line:39
INIT_T2CON::0x0D	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	41;"	d	line:41
INIT_TRISA::(TRISAPIN0+TRISAPIN1+TRISAPIN2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	68;"	d	line:68
INIT_TRISB::(TRISBPIN0+TRISBPIN1+TRISBPIN2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	146;"	d	line:146
INIT_TRISC::(TRISCPIN3+TRISCPIN4+TRISCPIN5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	193;"	d	line:193
INIT_TRISD::(TRISDPIN0+TRISDPIN1+TRISDPIN2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	271;"	d	line:271
INIT_TRISE::(TRISEPIN0+TRISEPIN1+TRISEPIN2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	304;"	d	line:304
INIT_TXSTA::0xA6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	15;"	d	line:15
INPUT::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	10;"	d	line:10
INT0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	489;"	q	line:489
INT0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	296;"	m	line:296
INT0E	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1172;"	q	line:1172
INT0E	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1161;"	m	line:1161
INT0F	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1170;"	q	line:1170
INT0F	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1158;"	m	line:1158
INT0IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1165;"	q	line:1165
INT0IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1151;"	m	line:1151
INT0IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1162;"	q	line:1162
INT0IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1148;"	m	line:1148
INT1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	490;"	q	line:490
INT1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	297;"	m	line:297
INT1E	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1142;"	q	line:1142
INT1E	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1118;"	m	line:1118
INT1F	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1140;"	q	line:1140
INT1F	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1115;"	m	line:1115
INT1IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1135;"	q	line:1135
INT1IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1108;"	m	line:1108
INT1IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1133;"	q	line:1133
INT1IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1105;"	m	line:1105
INT1IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1137;"	q	line:1137
INT1IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1111;"	m	line:1111
INT1P	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1144;"	q	line:1144
INT1P	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1121;"	m	line:1121
INT2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	491;"	q	line:491
INT2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	298;"	m	line:298
INT2E	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1143;"	q	line:1143
INT2E	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1119;"	m	line:1119
INT2F	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1141;"	q	line:1141
INT2F	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1116;"	m	line:1116
INT2IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1136;"	q	line:1136
INT2IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1109;"	m	line:1109
INT2IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1134;"	q	line:1134
INT2IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1106;"	m	line:1106
INT2IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1138;"	q	line:1138
INT2IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1112;"	m	line:1112
INT2P	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1145;"	q	line:1145
INT2P	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1122;"	m	line:1122
INTCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	206;"	q	line:206
INTCON2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	205;"	q	line:205
INTCON3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	204;"	q	line:204
INTEDG0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1153;"	q	line:1153
INTEDG0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1134;"	m	line:1134
INTEDG1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1152;"	q	line:1152
INTEDG1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1133;"	m	line:1133
INTEDG2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1151;"	q	line:1151
INTEDG2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1132;"	m	line:1132
INTSAVELOCS::TBLPTR,TABLAT,PROD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1220;"	d	line:1220
INTSRC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	696;"	q	line:696
INTSRC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	524;"	m	line:524
IOFS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1103;"	q	line:1103
IOFS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1043;"	m	line:1043
IPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1043;"	q	line:1043
IPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	962;"	m	line:962
IPR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	122;"	q	line:122
IPR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	125;"	q	line:125
IRCF0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1105;"	q	line:1105
IRCF0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1045;"	m	line:1045
IRCF1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1106;"	q	line:1106
IRCF1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1046;"	m	line:1046
IRCF2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1107;"	q	line:1107
IRCF2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1047;"	m	line:1047
IRVST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1058;"	q	line:1058
IRVST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1082;"	q	line:1082
IRVST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1014;"	m	line:1014
IRVST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	982;"	m	line:982
IVRST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1073;"	q	line:1073
IVRST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1097;"	q	line:1097
IVRST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1003;"	m	line:1003
IVRST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1035;"	m	line:1035
InterruptHandlerHigh	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	34;"	p	line:34	signature:()
InterruptHandlerHigh	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\intslct.c	29;"	f	line:29	signature:(void)
InterruptVectorHigh	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\intslct.c	16;"	f	line:16	signature:(void)
LATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	104;"	q	line:104
LATA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	553;"	q	line:553
LATA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	377;"	m	line:377
LATA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	554;"	q	line:554
LATA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	378;"	m	line:378
LATA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	555;"	q	line:555
LATA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	379;"	m	line:379
LATA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	556;"	q	line:556
LATA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	380;"	m	line:380
LATA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	557;"	q	line:557
LATA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	381;"	m	line:381
LATA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	558;"	q	line:558
LATA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	382;"	m	line:382
LATA6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	559;"	q	line:559
LATA6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	383;"	m	line:383
LATAPIN0::(false<<0)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	21;"	d	line:21
LATAPIN1::(false<<1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	30;"	d	line:30
LATAPIN2::(false<<2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	39;"	d	line:39
LATAPIN3::(false<<3)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	48;"	d	line:48
LATAPIN4::(false<<4)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	57;"	d	line:57
LATAPIN5::(false<<5)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	66;"	d	line:66
LATB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	105;"	q	line:105
LATB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	563;"	q	line:563
LATB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	387;"	m	line:387
LATB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	564;"	q	line:564
LATB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	388;"	m	line:388
LATB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	565;"	q	line:565
LATB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	389;"	m	line:389
LATB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	566;"	q	line:566
LATB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	390;"	m	line:390
LATB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	567;"	q	line:567
LATB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	391;"	m	line:391
LATB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	568;"	q	line:568
LATB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	392;"	m	line:392
LATB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	569;"	q	line:569
LATB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	393;"	m	line:393
LATB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	570;"	q	line:570
LATB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	394;"	m	line:394
LATBPIN0::(false<<0)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	81;"	d	line:81
LATBPIN1::(false<<1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	90;"	d	line:90
LATBPIN2::(false<<2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	99;"	d	line:99
LATBPIN3::(false<<3)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	108;"	d	line:108
LATBPIN4::(false<<4)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	117;"	d	line:117
LATBPIN5::(false<<5)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	126;"	d	line:126
LATBPIN6::(false<<6)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	135;"	d	line:135
LATBPIN7::(false<<7)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	144;"	d	line:144
LATC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	106;"	q	line:106
LATC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	574;"	q	line:574
LATC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	398;"	m	line:398
LATC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	575;"	q	line:575
LATC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	399;"	m	line:399
LATC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	576;"	q	line:576
LATC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	400;"	m	line:400
LATC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	577;"	q	line:577
LATC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	402;"	m	line:402
LATC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	578;"	q	line:578
LATC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	403;"	m	line:403
LATCH_STROBE_DELAY::16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	53;"	d	line:53
LATCPIN3::(false<<3)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	155;"	d	line:155
LATCPIN4::(false<<4)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	164;"	d	line:164
LATCPIN5::(false<<5)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	173;"	d	line:173
LATCPIN6::(false<<6)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	182;"	d	line:182
LATCPIN7::(false<<7)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	191;"	d	line:191
LATD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	107;"	q	line:107
LATD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	582;"	q	line:582
LATD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	407;"	m	line:407
LATD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	583;"	q	line:583
LATD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	408;"	m	line:408
LATD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	584;"	q	line:584
LATD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	409;"	m	line:409
LATD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	585;"	q	line:585
LATD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	410;"	m	line:410
LATD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	586;"	q	line:586
LATD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	411;"	m	line:411
LATD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	587;"	q	line:587
LATD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	412;"	m	line:412
LATD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	588;"	q	line:588
LATD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	413;"	m	line:413
LATD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	589;"	q	line:589
LATD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	414;"	m	line:414
LATDPIN0::(false<<0)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	206;"	d	line:206
LATDPIN1::(false<<1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	215;"	d	line:215
LATDPIN2::(false<<2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	224;"	d	line:224
LATDPIN3::(false<<3)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	233;"	d	line:233
LATDPIN4::(false<<4)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	242;"	d	line:242
LATDPIN5::(false<<5)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	251;"	d	line:251
LATDPIN6::(false<<6)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	260;"	d	line:260
LATDPIN7::(false<<7)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	269;"	d	line:269
LATE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	108;"	q	line:108
LATE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	593;"	q	line:593
LATE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	418;"	m	line:418
LATE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	594;"	q	line:594
LATE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	419;"	m	line:419
LATE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	595;"	q	line:595
LATE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	420;"	m	line:420
LATEPIN0::(false<<0)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	284;"	d	line:284
LATEPIN1::(false<<1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	293;"	d	line:293
LATEPIN2::(false<<2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	302;"	d	line:302
LCDRamMap	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	27;"	v	line:27
LCDUpdate::ArbFlags2.bit2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	29;"	d	line:29
LCDUpdateRequest::ArbFlags2.bit3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	30;"	d	line:30
LCDUpdateStage	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	23;"	v	line:23
LCD_COLS::20	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	51;"	d	line:51
LCD_ROWS::4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	52;"	d	line:52
LCD_TX_BIT::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	74;"	d	line:74
LCD_TX_LAT::LATB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	77;"	d	line:77
LCD_TX_LAT_BIT::LATBbits.LATB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	76;"	d	line:76
LCD_TX_PIN::PORTBbits.RB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	75;"	d	line:75
LCD_TX_PORT::PORTB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	79;"	d	line:79
LCD_TX_TRIS_BIT::TRISBbits.TRISB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	78;"	d	line:78
LOWER_LSB::(a)((a).v[0])	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	120;"	d	line:120
LOWER_MSB::(a)((a).v[1])	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	121;"	d	line:121
LSB::(a)((a).v[0])	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	85;"	d	line:85
LVDCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	175;"	q	line:175
LVDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1057;"	q	line:1057
LVDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1081;"	q	line:1081
LVDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1013;"	m	line:1013
LVDEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	981;"	m	line:981
LVDIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	735;"	q	line:735
LVDIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	564;"	m	line:564
LVDIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	748;"	q	line:748
LVDIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	581;"	m	line:581
LVDIN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	474;"	q	line:474
LVDIN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	276;"	m	line:276
LVDIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	761;"	q	line:761
LVDIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	598;"	m	line:598
LVDL0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1053;"	q	line:1053
LVDL0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1077;"	q	line:1077
LVDL0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1009;"	m	line:1009
LVDL0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	977;"	m	line:977
LVDL1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1054;"	q	line:1054
LVDL1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1078;"	q	line:1078
LVDL1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1010;"	m	line:1010
LVDL1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	978;"	m	line:978
LVDL2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1055;"	q	line:1055
LVDL2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1079;"	q	line:1079
LVDL2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1011;"	m	line:1011
LVDL2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	979;"	m	line:979
LVDL3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1056;"	q	line:1056
LVDL3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1080;"	q	line:1080
LVDL3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1012;"	m	line:1012
LVDL3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	980;"	m	line:980
LVV0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1060;"	q	line:1060
LVV0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1084;"	q	line:1084
LVV0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1017;"	m	line:1017
LVV0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	985;"	m	line:985
LVV1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1061;"	q	line:1061
LVV1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1085;"	q	line:1085
LVV1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1018;"	m	line:1018
LVV1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	986;"	m	line:986
LVV2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1062;"	q	line:1062
LVV2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1086;"	q	line:1086
LVV2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1019;"	m	line:1019
LVV2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	987;"	m	line:987
LVV3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1063;"	q	line:1063
LVV3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1087;"	q	line:1087
LVV3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1020;"	m	line:1020
LVV3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	988;"	m	line:988
LedStatesBot	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	18;"	v	line:18
LedStatesTop	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	17;"	v	line:17
LowB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	77;"	m	line:77	struct:_WORD::<anonymous>
MAX_LCD_TX_LENGTH::24	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	59;"	d	line:59
MAX_MIDI_TX_LENGTH::64	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	57;"	d	line:57
MIDITxBufOutPtr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_midi.c	14;"	v	line:14
MIDITxBufPtr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_midi.c	13;"	v	line:13
MIDITxBuffer	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_midi.c	12;"	v	line:12
MODE_LIVE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	150;"	e	line:150	file:
MODE_count	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	151;"	e	line:151	file:
MSB::(a)((a).v[1])	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	86;"	d	line:86
M_1::0x01U	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	30;"	d	line:30
M_2::0x02U	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	31;"	d	line:31
M_3::0x04U	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	32;"	d	line:32
M_4::0x08U	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	33;"	d	line:33
M_5::0x10U	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	34;"	d	line:34
M_6::0x20U	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	35;"	d	line:35
M_7::0x40U	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	36;"	d	line:36
M_8::0x80U	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	37;"	d	line:37
MiscFlags1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	10;"	v	line:10
N	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1129;"	q	line:1129
N	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1074;"	m	line:1074
NOT_A	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	994;"	q	line:994
NOT_A	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	889;"	m	line:889
NOT_ADDRESS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	997;"	q	line:997
NOT_ADDRESS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	895;"	m	line:895
NOT_BOR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1030;"	q	line:1030
NOT_BOR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	946;"	m	line:946
NOT_DONE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	953;"	q	line:953
NOT_DONE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	838;"	m	line:838
NOT_IPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1036;"	q	line:1036
NOT_IPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	953;"	m	line:953
NOT_PD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1032;"	q	line:1032
NOT_PD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	948;"	m	line:948
NOT_POR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1031;"	q	line:1031
NOT_POR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	947;"	m	line:947
NOT_RBPU	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1154;"	q	line:1154
NOT_RBPU	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1135;"	m	line:1135
NOT_RI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1034;"	q	line:1034
NOT_RI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	950;"	m	line:950
NOT_T1SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1026;"	q	line:1026
NOT_T1SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	938;"	m	line:938
NOT_T3SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	817;"	q	line:817
NOT_T3SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	674;"	m	line:674
NOT_TO	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1033;"	q	line:1033
NOT_TO	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	949;"	m	line:949
NOT_W	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	993;"	q	line:993
NOT_W	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	887;"	m	line:887
NOT_WRITE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	996;"	q	line:996
NOT_WRITE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	893;"	m	line:893
Nop::{_asmnop_endasm}	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1205;"	d	line:1205
OERR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	783;"	q	line:783
OERR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	628;"	m	line:628
OESPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	549;"	q	line:549
OESPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	372;"	m	line:372
OK::TRUE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	154;"	d	line:154
OSC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	470;"	q	line:470
OSC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	269;"	m	line:269
OSCCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	176;"	q	line:176
OSCFIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	740;"	q	line:740
OSCFIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	569;"	m	line:569
OSCFIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	753;"	q	line:753
OSCFIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	586;"	m	line:586
OSCFIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	766;"	q	line:766
OSCFIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	603;"	m	line:603
OSCTUNE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	119;"	q	line:119
OSTS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1104;"	q	line:1104
OSTS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1044;"	m	line:1044
OUTPUT::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	11;"	d	line:11
OV	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1128;"	q	line:1128
OV	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1073;"	m	line:1073
P	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	983;"	q	line:983
P	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	873;"	m	line:873
P1A	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	514;"	q	line:514
P1A	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	330;"	m	line:330
P1M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	907;"	q	line:907
P1M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	918;"	q	line:918
P1M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	781;"	m	line:781
P1M0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	792;"	m	line:792
P1M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	908;"	q	line:908
P1M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	919;"	q	line:919
P1M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	782;"	m	line:782
P1M1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	793;"	m	line:793
PC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	215;"	q	line:215
PCFG0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	933;"	q	line:933
PCFG0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	811;"	m	line:811
PCFG1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	934;"	q	line:934
PCFG1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	812;"	m	line:812
PCFG2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	935;"	q	line:935
PCFG2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	813;"	m	line:813
PCFG3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	936;"	q	line:936
PCFG3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	814;"	m	line:814
PCL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	216;"	q	line:216
PCLATH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	217;"	q	line:217
PCLATU	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	218;"	q	line:218
PD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1040;"	q	line:1040
PD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	958;"	m	line:958
PDC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	870;"	q	line:870
PDC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	735;"	m	line:735
PDC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	871;"	q	line:871
PDC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	736;"	m	line:736
PDC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	872;"	q	line:872
PDC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	737;"	m	line:737
PDC3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	873;"	q	line:873
PDC3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	738;"	m	line:738
PDC4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	874;"	q	line:874
PDC4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	739;"	m	line:739
PDC5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	875;"	q	line:875
PDC5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	740;"	m	line:740
PDC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	876;"	q	line:876
PDC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	741;"	m	line:741
PEIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1167;"	q	line:1167
PEIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1153;"	m	line:1153
PEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	959;"	q	line:959
PEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	848;"	m	line:848
PGC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	494;"	q	line:494
PGC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	303;"	m	line:303
PGD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	495;"	q	line:495
PGD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	304;"	m	line:304
PGM	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	493;"	q	line:493
PGM	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	302;"	m	line:302
PIDEE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	281;"	q	line:281
PIDEE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	74;"	m	line:74
PIDEF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	272;"	q	line:272
PIDEF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	64;"	m	line:64
PIE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	120;"	q	line:120
PIE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	123;"	q	line:123
PIR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	121;"	q	line:121
PIR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	124;"	q	line:124
PKTDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	302;"	q	line:302
PKTDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	98;"	m	line:98
PLUSW0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	199;"	q	line:199
PLUSW1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	191;"	q	line:191
PLUSW2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	183;"	q	line:183
POINTER	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	150;"	t	line:150
POR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1039;"	q	line:1039
POR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	957;"	m	line:957
PORTA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	99;"	q	line:99
PORTB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	100;"	q	line:100
PORTC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	101;"	q	line:101
PORTD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	102;"	q	line:102
PORTE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	103;"	q	line:103
POSTDEC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	201;"	q	line:201
POSTDEC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	193;"	q	line:193
POSTDEC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	185;"	q	line:185
POSTINC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	202;"	q	line:202
POSTINC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	194;"	q	line:194
POSTINC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	186;"	q	line:186
PPB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	318;"	q	line:318
PPB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	114;"	m	line:114
PPB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	319;"	q	line:319
PPB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	115;"	m	line:115
PPBI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	290;"	q	line:290
PPBI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	85;"	m	line:85
PPBRST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	304;"	q	line:304
PPBRST	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	100;"	m	line:100
PR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	167;"	q	line:167
PREINC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	200;"	q	line:200
PREINC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	192;"	q	line:192
PREINC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	184;"	q	line:184
PROD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	207;"	q	line:207
PRODH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	209;"	q	line:209
PRODL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	208;"	q	line:208
PRSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	866;"	q	line:866
PRSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	877;"	q	line:877
PRSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	731;"	m	line:731
PRSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	742;"	m	line:742
PSA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1117;"	q	line:1117
PSA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1060;"	m	line:1060
PSSAC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	845;"	q	line:845
PSSAC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	856;"	q	line:856
PSSAC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	710;"	m	line:710
PSSAC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	721;"	m	line:721
PSSAC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	846;"	q	line:846
PSSAC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	857;"	q	line:857
PSSAC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	711;"	m	line:711
PSSAC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	722;"	m	line:722
PSSBD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	854;"	q	line:854
PSSBD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	719;"	m	line:719
PSSBD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	855;"	q	line:855
PSSBD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	720;"	m	line:720
ProcessCommRequest::CommFlags1.bit0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	7;"	d	line:7
ProdTestCmdsAllowed::CommFlags1.bit6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	13;"	d	line:13
ProgMemAddr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	14;"	v	line:14
ProgmemBuffer	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	15;"	v	line:15
R	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1002;"	q	line:1002
R	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	905;"	m	line:905
RA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	456;"	q	line:456
RA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	599;"	q	line:599
RA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	254;"	m	line:254
RA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	424;"	m	line:424
RA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	457;"	q	line:457
RA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	600;"	q	line:600
RA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	255;"	m	line:255
RA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	425;"	m	line:425
RA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	458;"	q	line:458
RA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	601;"	q	line:601
RA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	256;"	m	line:256
RA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	426;"	m	line:426
RA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	459;"	q	line:459
RA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	602;"	q	line:602
RA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	257;"	m	line:257
RA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	427;"	m	line:427
RA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	460;"	q	line:460
RA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	603;"	q	line:603
RA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	258;"	m	line:258
RA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	428;"	m	line:428
RA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	461;"	q	line:461
RA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	604;"	q	line:604
RA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	259;"	m	line:259
RA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	429;"	m	line:429
RA6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	462;"	q	line:462
RA6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	605;"	q	line:605
RA6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	260;"	m	line:260
RA6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	430;"	m	line:430
RAMCLEAR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\config.asm	52;"	l	line:52
RB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	480;"	q	line:480
RB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	619;"	q	line:619
RB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	286;"	m	line:286
RB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	444;"	m	line:444
RB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	481;"	q	line:481
RB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	620;"	q	line:620
RB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	287;"	m	line:287
RB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	445;"	m	line:445
RB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	482;"	q	line:482
RB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	621;"	q	line:621
RB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	288;"	m	line:288
RB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	446;"	m	line:446
RB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	483;"	q	line:483
RB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	622;"	q	line:622
RB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	289;"	m	line:289
RB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	447;"	m	line:447
RB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	484;"	q	line:484
RB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	623;"	q	line:623
RB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	290;"	m	line:290
RB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	448;"	m	line:448
RB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	485;"	q	line:485
RB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	624;"	q	line:624
RB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	291;"	m	line:291
RB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	449;"	m	line:449
RB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	486;"	q	line:486
RB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	625;"	q	line:625
RB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	292;"	m	line:292
RB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	450;"	m	line:450
RB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	487;"	q	line:487
RB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	626;"	q	line:626
RB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	293;"	m	line:293
RB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	451;"	m	line:451
RBIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1164;"	q	line:1164
RBIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1150;"	m	line:1150
RBIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1161;"	q	line:1161
RBIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1147;"	m	line:1147
RBIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1149;"	q	line:1149
RBIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1128;"	m	line:1128
RBPU	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1157;"	q	line:1157
RBPU	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1141;"	m	line:1141
RC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	499;"	q	line:499
RC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	641;"	q	line:641
RC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	310;"	m	line:310
RC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	466;"	m	line:466
RC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	500;"	q	line:500
RC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	642;"	q	line:642
RC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	311;"	m	line:311
RC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	467;"	m	line:467
RC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	501;"	q	line:501
RC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	643;"	q	line:643
RC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	312;"	m	line:312
RC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	468;"	m	line:468
RC4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	502;"	q	line:502
RC4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	314;"	m	line:314
RC5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	503;"	q	line:503
RC5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	315;"	m	line:315
RC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	504;"	q	line:504
RC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	644;"	q	line:644
RC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	316;"	m	line:316
RC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	470;"	m	line:470
RC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	505;"	q	line:505
RC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	645;"	q	line:645
RC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	317;"	m	line:317
RC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	471;"	m	line:471
RCEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	960;"	q	line:960
RCEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	849;"	m	line:849
RCIDL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	885;"	q	line:885
RCIDL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	753;"	m	line:753
RCIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	705;"	q	line:705
RCIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	533;"	m	line:533
RCIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	716;"	q	line:716
RCIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	544;"	m	line:544
RCIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	727;"	q	line:727
RCIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	555;"	m	line:555
RCMT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	888;"	q	line:888
RCMT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	758;"	m	line:758
RCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	172;"	q	line:172
RCREG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	133;"	q	line:133
RCSTA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	130;"	q	line:130
RD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	772;"	q	line:772
RD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	612;"	m	line:612
RD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	521;"	q	line:521
RD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	657;"	q	line:657
RD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	339;"	m	line:339
RD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	484;"	m	line:484
RD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	522;"	q	line:522
RD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	658;"	q	line:658
RD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	340;"	m	line:340
RD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	485;"	m	line:485
RD16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1024;"	q	line:1024
RD16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	813;"	q	line:813
RD16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	666;"	m	line:666
RD16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	934;"	m	line:934
RD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	523;"	q	line:523
RD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	659;"	q	line:659
RD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	341;"	m	line:341
RD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	486;"	m	line:486
RD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	524;"	q	line:524
RD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	660;"	q	line:660
RD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	342;"	m	line:342
RD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	487;"	m	line:487
RD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	525;"	q	line:525
RD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	661;"	q	line:661
RD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	343;"	m	line:343
RD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	488;"	m	line:488
RD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	526;"	q	line:526
RD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	662;"	q	line:662
RD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	344;"	m	line:344
RD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	489;"	m	line:489
RD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	527;"	q	line:527
RD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	663;"	q	line:663
RD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	345;"	m	line:345
RD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	490;"	m	line:490
RD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	528;"	q	line:528
RD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	664;"	q	line:664
RD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	346;"	m	line:346
RD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	491;"	m	line:491
RDPU	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	545;"	q	line:545
RDPU	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	367;"	m	line:367
RDSPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	243;"	q	line:243
RDSPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	32;"	m	line:32
RE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	541;"	q	line:541
RE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	679;"	q	line:679
RE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	362;"	m	line:362
RE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	506;"	m	line:506
RE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	542;"	q	line:542
RE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	680;"	q	line:680
RE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	363;"	m	line:363
RE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	507;"	m	line:507
RE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	543;"	q	line:543
RE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	681;"	q	line:681
RE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	364;"	m	line:364
RE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	508;"	m	line:508
RE3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	544;"	q	line:544
RE3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	365;"	m	line:365
READ_WRITE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	999;"	q	line:999
READ_WRITE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	899;"	m	line:899
REMAPPED_APPLICATION_HIGH_ISR_VECTOR::0x1008	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\boot.h	15;"	d	line:15
REMAPPED_APPLICATION_LOW_ISR_VECTOR::0x1018	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\boot.h	16;"	d	line:16
REMAPPED_APPLICATION_RESET_VECTOR::0x1000	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\boot.h	14;"	d	line:14
RESUME	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	300;"	q	line:300
RESUME	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	96;"	m	line:96
RI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1042;"	q	line:1042
RI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	960;"	m	line:960
RND::6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\startup.c	15;"	d	line:15	file:
ROM_SAVEDATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	30;"	v	line:30
ROM_SAVEDATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	42;"	v	line:42
ROM_SAVEDATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	54;"	v	line:54
ROM_SAVEDATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	66;"	v	line:66
ROM_SAVEDATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	78;"	v	line:78
ROWMODE_AMP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	155;"	e	line:155	enum:rowstate_mode	file:
ROWMODE_FX	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	156;"	e	line:156	enum:rowstate_mode	file:
RSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	958;"	q	line:958
RSEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	847;"	m	line:847
RX	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	511;"	q	line:511
RX	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	325;"	m	line:325
RX9	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	788;"	q	line:788
RX9	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	633;"	m	line:633
RX9D	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	782;"	q	line:782
RX9D	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	627;"	m	line:627
RX_BIT::7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	184;"	d	line:184
RX_LAT::LATC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	187;"	d	line:187
RX_LAT_BIT::LATCbits.LATC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	186;"	d	line:186
RX_PIN::PORTCbits.RC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	185;"	d	line:185
RX_PORT::PORTC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	189;"	d	line:189
RX_TRIS_BIT::TRISCbits.TRISC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	188;"	d	line:188
R_W	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	981;"	q	line:981
R_W	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	871;"	m	line:871
ReadButtons	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	39;"	p	line:39	signature:(void)
ReadButtons	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	60;"	f	line:60	signature:(void)
Reset::{_asmreset_endasm}	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1208;"	d	line:1208
Rlcf::(f,dest,access){_asmmovlbfrlcf	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1210;"	d	line:1210
Rlncf::(f,dest,access){_asmmovlbfrlnc	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1211;"	d	line:1211
Rrcf::(f,dest,access){_asmmovlbfrrcf	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1212;"	d	line:1212
Rrncf::(f,dest,access){_asmmovlbfrrnc	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1213;"	d	line:1213
S	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	982;"	q	line:982
S	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	872;"	m	line:872
SBOREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1035;"	q	line:1035
SBOREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	952;"	m	line:952
SCKP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	884;"	q	line:884
SCKP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	751;"	m	line:751
SCS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1101;"	q	line:1101
SCS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1041;"	m	line:1041
SCS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1102;"	q	line:1102
SCS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1042;"	m	line:1042
SE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	303;"	q	line:303
SE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	99;"	m	line:99
SEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	957;"	q	line:957
SEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	846;"	m	line:846
SENDB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	798;"	q	line:798
SENDB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	646;"	m	line:646
SHIFTREG_RCK_BIT::2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	32;"	d	line:32
SHIFTREG_RCK_LAT::LATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	35;"	d	line:35
SHIFTREG_RCK_LAT_BIT::LATAbits.LATA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	34;"	d	line:34
SHIFTREG_RCK_PIN::PORTAbits.RA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	33;"	d	line:33
SHIFTREG_RCK_PORT::PORTA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	37;"	d	line:37
SHIFTREG_RCK_TRIS_BIT::TRISAbits.TRISA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	36;"	d	line:36
SHIFTREG_SER_IN_BIT::3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	41;"	d	line:41
SHIFTREG_SER_IN_LAT::LATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	44;"	d	line:44
SHIFTREG_SER_IN_LAT_BIT::LATAbits.LATA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	43;"	d	line:43
SHIFTREG_SER_IN_PIN::PORTAbits.RA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	42;"	d	line:42
SHIFTREG_SER_IN_PORT::PORTA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	46;"	d	line:46
SHIFTREG_SER_IN_TRIS_BIT::TRISAbits.TRISA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	45;"	d	line:45
SHIFTREG_SRCK_BIT::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	23;"	d	line:23
SHIFTREG_SRCK_LAT::LATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	26;"	d	line:26
SHIFTREG_SRCK_LAT_BIT::LATAbits.LATA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	25;"	d	line:25
SHIFTREG_SRCK_PIN::PORTAbits.RA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	24;"	d	line:24
SHIFTREG_SRCK_PORT::PORTA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	28;"	d	line:28
SHIFTREG_SRCK_TRIS_BIT::TRISAbits.TRISA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	27;"	d	line:27
SMP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	986;"	q	line:986
SMP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	876;"	m	line:876
SOFIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	268;"	q	line:268
SOFIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	60;"	m	line:60
SOFIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	258;"	q	line:258
SOFIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	50;"	m	line:50
SPBRG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	134;"	q	line:134
SPBRGH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	135;"	q	line:135
SPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	789;"	q	line:789
SPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	634;"	m	line:634
SPP0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	530;"	q	line:530
SPP0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	349;"	m	line:349
SPP1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	531;"	q	line:531
SPP1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	350;"	m	line:350
SPP2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	532;"	q	line:532
SPP2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	351;"	m	line:351
SPP3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	533;"	q	line:533
SPP3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	352;"	m	line:352
SPP4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	534;"	q	line:534
SPP4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	353;"	m	line:353
SPP5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	535;"	q	line:535
SPP5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	354;"	m	line:354
SPP6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	536;"	q	line:536
SPP6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	355;"	m	line:355
SPP7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	537;"	q	line:537
SPP7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	356;"	m	line:356
SPPBUSY	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	241;"	q	line:241
SPPBUSY	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	29;"	m	line:29
SPPCFG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	69;"	q	line:69
SPPCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	71;"	q	line:71
SPPDATA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	68;"	q	line:68
SPPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	247;"	q	line:247
SPPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	36;"	m	line:36
SPPEPS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	70;"	q	line:70
SPPIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	707;"	q	line:707
SPPIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	535;"	m	line:535
SPPIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	718;"	q	line:718
SPPIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	546;"	m	line:546
SPPIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	729;"	q	line:729
SPPIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	557;"	m	line:557
SPPOWN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	248;"	q	line:248
SPPOWN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	37;"	m	line:37
SREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	787;"	q	line:787
SREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	632;"	m	line:632
SSPADD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	164;"	q	line:164
SSPBUF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	165;"	q	line:165
SSPCON1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	162;"	q	line:162
SSPCON2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	161;"	q	line:161
SSPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	973;"	q	line:973
SSPEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	862;"	m	line:862
SSPIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	703;"	q	line:703
SSPIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	531;"	m	line:531
SSPIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	714;"	q	line:714
SSPIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	542;"	m	line:542
SSPIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	725;"	q	line:725
SSPIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	553;"	m	line:553
SSPM0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	968;"	q	line:968
SSPM0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	857;"	m	line:857
SSPM1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	969;"	q	line:969
SSPM1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	858;"	m	line:858
SSPM2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	970;"	q	line:970
SSPM2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	859;"	m	line:859
SSPM3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	971;"	q	line:971
SSPM3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	860;"	m	line:860
SSPOV	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	974;"	q	line:974
SSPOV	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	863;"	m	line:863
SSPSTAT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	163;"	q	line:163
STALLIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	267;"	q	line:267
STALLIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	59;"	m	line:59
STALLIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	257;"	q	line:257
STALLIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	49;"	m	line:49
STATIC_ASSERT::(cond,ident)typedefchar_static	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	4;"	d	line:4
STATUS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	180;"	q	line:180
STKFUL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1185;"	q	line:1185
STKFUL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1188;"	m	line:1188
STKPTR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	219;"	q	line:219
STKPTR0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1179;"	q	line:1179
STKPTR0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1181;"	m	line:1181
STKPTR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1180;"	q	line:1180
STKPTR1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1182;"	m	line:1182
STKPTR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1181;"	q	line:1181
STKPTR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1183;"	m	line:1183
STKPTR3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1182;"	q	line:1182
STKPTR3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1184;"	m	line:1184
STKPTR4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1183;"	q	line:1183
STKPTR4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1185;"	m	line:1185
STKUNF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1184;"	q	line:1184
STKUNF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1187;"	m	line:1187
SUSPND	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	299;"	q	line:299
SUSPND	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	95;"	m	line:95
SWDTE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1049;"	q	line:1049
SWDTE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	971;"	m	line:971
SWDTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1047;"	q	line:1047
SWDTEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	968;"	m	line:968
SWUARTMODE_TX_BYTE::3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	65;"	d	line:65
SWUARTMODE_TX_IDLE::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	62;"	d	line:62
SWUARTMODE_TX_PAUSE::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	63;"	d	line:63
SWUARTMODE_TX_START_BIT::2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	64;"	d	line:64
SWUART_TX_BIT::7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	262;"	d	line:262
SWUART_TX_LAT::LATD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	265;"	d	line:265
SWUART_TX_LAT_BIT::LATDbits.LATD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	264;"	d	line:264
SWUART_TX_PIN::PORTDbits.RD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	263;"	d	line:263
SWUART_TX_PORT::PORTD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	267;"	d	line:267
SWUART_TX_TRIS_BIT::TRISDbits.TRISD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	266;"	d	line:266
SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	799;"	q	line:799
SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	647;"	m	line:647
SYSTEM_TIME_100MS::10	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	29;"	d	line:29
SYSTEM_TIME_10MS::10	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	27;"	d	line:27
SYSTEM_TIME_1MS::4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	26;"	d	line:26
SYSTEM_TIME_1S::100	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	30;"	d	line:30
SYSTEM_TIME_40MS::4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	28;"	d	line:28
SendDataToShiftReg16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	28;"	p	line:28	signature:(unsigned char data1, unsigned char data2)
SendDataToShiftReg16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	17;"	f	line:17	signature:(unsigned char lo, unsigned char hi)
SendingOutString::CommFlags1.bit2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	9;"	d	line:9
ServiceEP1Data::CommFlags1.bit5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	12;"	d	line:12
SetDipAddress	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	29;"	p	line:29	signature:(unsigned char Address)
SetDipAddress	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	115;"	f	line:115	signature:(unsigned char Address)
Sleep::{_asmsleep_endasm}	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1207;"	d	line:1207
StartWrite	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\writeprogmem.c	12;"	f	line:12	signature:(void)
StringInEEPROM::CommFlags1.bit3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	10;"	d	line:10
StringInRAM::CommFlags1.bit7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	14;"	d	line:14
Swapf::(f,dest,access){_asmmovlbfswap	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1214;"	d	line:1214
SystemTimeRoutine	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	35;"	p	line:35	signature:(void)
SystemTimeRoutine	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\systick.c	15;"	f	line:15	signature:(void)
Systick::ArbFlags1.bit0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	17;"	d	line:17
SystickCntr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	21;"	v	line:21
SystickCntr2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	22;"	v	line:22
SystickCntr3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	23;"	v	line:23
T08BIT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1120;"	q	line:1120
T08BIT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1063;"	m	line:1063
T0CKI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	468;"	q	line:468
T0CKI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	267;"	m	line:267
T0CON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	177;"	q	line:177
T0CS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1119;"	q	line:1119
T0CS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1062;"	m	line:1062
T0IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1173;"	q	line:1173
T0IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1162;"	m	line:1162
T0IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1171;"	q	line:1171
T0IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1159;"	m	line:1159
T0IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1156;"	q	line:1156
T0IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1139;"	m	line:1139
T0PS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1114;"	q	line:1114
T0PS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1057;"	m	line:1057
T0PS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1115;"	q	line:1115
T0PS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1058;"	m	line:1058
T0PS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1116;"	q	line:1116
T0PS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1059;"	m	line:1059
T0SE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1118;"	q	line:1118
T0SE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1061;"	m	line:1061
T13CKI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	513;"	q	line:513
T13CKI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	328;"	m	line:328
T1CKPS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1021;"	q	line:1021
T1CKPS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	931;"	m	line:931
T1CKPS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1022;"	q	line:1022
T1CKPS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	932;"	m	line:932
T1CON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	169;"	q	line:169
T1OSCEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1020;"	q	line:1020
T1OSCEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	930;"	m	line:930
T1OSI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	508;"	q	line:508
T1OSI	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	321;"	m	line:321
T1OSO	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	507;"	q	line:507
T1OSO	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	320;"	m	line:320
T1RUN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1023;"	q	line:1023
T1RUN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	933;"	m	line:933
T1SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1019;"	q	line:1019
T1SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	929;"	m	line:929
T2CKPS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1007;"	q	line:1007
T2CKPS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	914;"	m	line:914
T2CKPS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1008;"	q	line:1008
T2CKPS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	915;"	m	line:915
T2CON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	166;"	q	line:166
T2OUTPS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1010;"	q	line:1010
T2OUTPS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	917;"	m	line:917
T2OUTPS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1011;"	q	line:1011
T2OUTPS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	918;"	m	line:918
T2OUTPS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1012;"	q	line:1012
T2OUTPS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	919;"	m	line:919
T2OUTPS3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1013;"	q	line:1013
T2OUTPS3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	920;"	m	line:920
T3CCP1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	809;"	q	line:809
T3CCP1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	662;"	m	line:662
T3CCP2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	812;"	q	line:812
T3CCP2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	665;"	m	line:665
T3CKPS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	810;"	q	line:810
T3CKPS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	663;"	m	line:663
T3CKPS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	811;"	q	line:811
T3CKPS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	664;"	m	line:664
T3CON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	136;"	q	line:136
T3NSYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	815;"	q	line:815
T3NSYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	670;"	m	line:670
T3SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	808;"	q	line:808
T3SYNC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	661;"	m	line:661
TABLAT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	210;"	q	line:210
TBLPTR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	211;"	q	line:211
TBLPTRH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	213;"	q	line:213
TBLPTRL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	212;"	q	line:212
TBLPTRU	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	214;"	q	line:214
TMR0H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	179;"	q	line:179
TMR0IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1166;"	q	line:1166
TMR0IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1152;"	m	line:1152
TMR0IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1163;"	q	line:1163
TMR0IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1149;"	m	line:1149
TMR0IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1150;"	q	line:1150
TMR0IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1130;"	m	line:1130
TMR0L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	178;"	q	line:178
TMR0ON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1121;"	q	line:1121
TMR0ON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1064;"	m	line:1064
TMR1CS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1018;"	q	line:1018
TMR1CS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	928;"	m	line:928
TMR1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	171;"	q	line:171
TMR1IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	700;"	q	line:700
TMR1IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	528;"	m	line:528
TMR1IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	711;"	q	line:711
TMR1IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	539;"	m	line:539
TMR1IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	722;"	q	line:722
TMR1IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	550;"	m	line:550
TMR1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	170;"	q	line:170
TMR1ON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1017;"	q	line:1017
TMR1ON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	927;"	m	line:927
TMR1_BAUD9600_PERIOD::833	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	47;"	d	line:47
TMR1_ISR_LATENCY::189	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	48;"	d	line:48
TMR1_RELOAD_LATENCY::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	51;"	d	line:51
TMR1_START_LATENCY::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	50;"	d	line:50
TMR2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	168;"	q	line:168
TMR2IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	701;"	q	line:701
TMR2IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	529;"	m	line:529
TMR2IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	712;"	q	line:712
TMR2IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	540;"	m	line:540
TMR2IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	723;"	q	line:723
TMR2IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	551;"	m	line:551
TMR2ON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1009;"	q	line:1009
TMR2ON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	916;"	m	line:916
TMR3CS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	807;"	q	line:807
TMR3CS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	660;"	m	line:660
TMR3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	138;"	q	line:138
TMR3IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	734;"	q	line:734
TMR3IE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	563;"	m	line:563
TMR3IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	747;"	q	line:747
TMR3IF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	580;"	m	line:580
TMR3IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	760;"	q	line:760
TMR3IP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	597;"	m	line:597
TMR3L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	137;"	q	line:137
TMR3ON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	806;"	q	line:806
TMR3ON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	659;"	m	line:659
TO	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1041;"	q	line:1041
TO	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	959;"	m	line:959
TOS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	220;"	q	line:220
TOSH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	222;"	q	line:222
TOSL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	221;"	q	line:221
TOSU	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	223;"	q	line:223
TRISA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	110;"	q	line:110
TRISA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	609;"	q	line:609
TRISA0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	434;"	m	line:434
TRISA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	610;"	q	line:610
TRISA1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	435;"	m	line:435
TRISA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	611;"	q	line:611
TRISA2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	436;"	m	line:436
TRISA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	612;"	q	line:612
TRISA3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	437;"	m	line:437
TRISA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	613;"	q	line:613
TRISA4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	438;"	m	line:438
TRISA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	614;"	q	line:614
TRISA5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	439;"	m	line:439
TRISA6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	615;"	q	line:615
TRISA6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	440;"	m	line:440
TRISAPIN0::(OUTPUT<<0)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	20;"	d	line:20
TRISAPIN1::(OUTPUT<<1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	29;"	d	line:29
TRISAPIN2::(OUTPUT<<2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	38;"	d	line:38
TRISAPIN3::(OUTPUT<<3)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	47;"	d	line:47
TRISAPIN4::(OUTPUT<<4)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	56;"	d	line:56
TRISAPIN5::(OUTPUT<<5)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	65;"	d	line:65
TRISB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	112;"	q	line:112
TRISB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	630;"	q	line:630
TRISB0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	455;"	m	line:455
TRISB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	631;"	q	line:631
TRISB1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	456;"	m	line:456
TRISB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	632;"	q	line:632
TRISB2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	457;"	m	line:457
TRISB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	633;"	q	line:633
TRISB3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	458;"	m	line:458
TRISB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	634;"	q	line:634
TRISB4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	459;"	m	line:459
TRISB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	635;"	q	line:635
TRISB5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	460;"	m	line:460
TRISB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	636;"	q	line:636
TRISB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	461;"	m	line:461
TRISB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	637;"	q	line:637
TRISB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	462;"	m	line:462
TRISBPIN0::(OUTPUT<<0)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	80;"	d	line:80
TRISBPIN1::(OUTPUT<<1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	89;"	d	line:89
TRISBPIN2::(OUTPUT<<2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	98;"	d	line:98
TRISBPIN3::(OUTPUT<<3)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	107;"	d	line:107
TRISBPIN4::(INPUT<<4)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	116;"	d	line:116
TRISBPIN5::(OUTPUT<<5)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	125;"	d	line:125
TRISBPIN6::(OUTPUT<<6)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	134;"	d	line:134
TRISBPIN7::(OUTPUT<<7)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	143;"	d	line:143
TRISC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	114;"	q	line:114
TRISC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	649;"	q	line:649
TRISC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	475;"	m	line:475
TRISC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	650;"	q	line:650
TRISC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	476;"	m	line:476
TRISC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	651;"	q	line:651
TRISC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	477;"	m	line:477
TRISC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	652;"	q	line:652
TRISC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	479;"	m	line:479
TRISC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	653;"	q	line:653
TRISC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	480;"	m	line:480
TRISCPIN3::(INPUT<<3)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	154;"	d	line:154
TRISCPIN4::(INPUT<<4)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	163;"	d	line:163
TRISCPIN5::(INPUT<<5)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	172;"	d	line:172
TRISCPIN6::(INPUT<<6)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	181;"	d	line:181
TRISCPIN7::(INPUT<<7)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	190;"	d	line:190
TRISD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	116;"	q	line:116
TRISD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	668;"	q	line:668
TRISD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	495;"	m	line:495
TRISD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	669;"	q	line:669
TRISD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	496;"	m	line:496
TRISD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	670;"	q	line:670
TRISD2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	497;"	m	line:497
TRISD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	671;"	q	line:671
TRISD3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	498;"	m	line:498
TRISD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	672;"	q	line:672
TRISD4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	499;"	m	line:499
TRISD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	673;"	q	line:673
TRISD5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	500;"	m	line:500
TRISD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	674;"	q	line:674
TRISD6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	501;"	m	line:501
TRISD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	675;"	q	line:675
TRISD7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	502;"	m	line:502
TRISDPIN0::(OUTPUT<<0)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	205;"	d	line:205
TRISDPIN1::(OUTPUT<<1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	214;"	d	line:214
TRISDPIN2::(OUTPUT<<2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	223;"	d	line:223
TRISDPIN3::(OUTPUT<<3)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	232;"	d	line:232
TRISDPIN4::(OUTPUT<<4)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	241;"	d	line:241
TRISDPIN5::(OUTPUT<<5)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	250;"	d	line:250
TRISDPIN6::(OUTPUT<<6)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	259;"	d	line:259
TRISDPIN7::(OUTPUT<<7)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	268;"	d	line:268
TRISE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	118;"	q	line:118
TRISE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	685;"	q	line:685
TRISE0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	512;"	m	line:512
TRISE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	686;"	q	line:686
TRISE1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	513;"	m	line:513
TRISE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	687;"	q	line:687
TRISE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	514;"	m	line:514
TRISEPIN0::(OUTPUT<<0)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	283;"	d	line:283
TRISEPIN1::(INPUT<<1)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	292;"	d	line:292
TRISEPIN2::(OUTPUT<<2)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	301;"	d	line:301
TRMT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	796;"	q	line:796
TRMT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	644;"	m	line:644
TRNIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	265;"	q	line:265
TRNIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	57;"	m	line:57
TRNIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	255;"	q	line:255
TRNIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	47;"	m	line:47
TRUE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	152;"	e	line:152	enum:_BOOL
TUN0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	691;"	q	line:691
TUN0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	518;"	m	line:518
TUN1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	692;"	q	line:692
TUN1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	519;"	m	line:519
TUN2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	693;"	q	line:693
TUN2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	520;"	m	line:520
TUN3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	694;"	q	line:694
TUN3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	521;"	m	line:521
TUN4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	695;"	q	line:695
TUN4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	522;"	m	line:522
TX	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	510;"	q	line:510
TX	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	324;"	m	line:324
TX9	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	801;"	q	line:801
TX9	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	649;"	m	line:649
TX9D	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	795;"	q	line:795
TX9D	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	643;"	m	line:643
TXEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	800;"	q	line:800
TXEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	648;"	m	line:648
TXIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	704;"	q	line:704
TXIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	532;"	m	line:532
TXIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	715;"	q	line:715
TXIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	543;"	m	line:543
TXIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	726;"	q	line:726
TXIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	554;"	m	line:554
TXREG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	132;"	q	line:132
TXSTA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	131;"	q	line:131
TX_BIT::6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	175;"	d	line:175
TX_LAT::LATC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	178;"	d	line:178
TX_LAT_BIT::LATCbits.LATC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	177;"	d	line:177
TX_PIN::PORTCbits.RC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	176;"	d	line:176
TX_PORT::PORTC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	180;"	d	line:180
TX_TRIS_BIT::TRISCbits.TRISC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	179;"	d	line:179
TYPEDEFS_H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	38;"	d	line:38
TempButtons0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	62;"	l	line:62
TempButtons1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	63;"	l	line:63
ThreeBytes	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	74;"	t	line:74
TildeFlg::CommFlags1.bit1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	8;"	d	line:8
TwoBytes	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	64;"	t	line:64
UA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	980;"	q	line:980
UA	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	870;"	m	line:870
UADDR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	81;"	q	line:81
UCFG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	82;"	q	line:82
UCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	80;"	q	line:80
UEIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	78;"	q	line:78
UEIR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	77;"	q	line:77
UEP0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	83;"	q	line:83
UEP1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	84;"	q	line:84
UEP10	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	93;"	q	line:93
UEP11	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	94;"	q	line:94
UEP12	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	95;"	q	line:95
UEP13	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	96;"	q	line:96
UEP14	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	97;"	q	line:97
UEP15	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	98;"	q	line:98
UEP2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	85;"	q	line:85
UEP3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	86;"	q	line:86
UEP4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	87;"	q	line:87
UEP5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	88;"	q	line:88
UEP6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	89;"	q	line:89
UEP7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	90;"	q	line:90
UEP8	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	91;"	q	line:91
UEP9	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	92;"	q	line:92
UERRIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	263;"	q	line:263
UERRIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	55;"	m	line:55
UERRIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	253;"	q	line:253
UERRIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	45;"	m	line:45
UFRM	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	72;"	q	line:72
UFRMH	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	74;"	q	line:74
UFRML	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	73;"	q	line:73
UIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	76;"	q	line:76
UIR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	75;"	q	line:75
UNUSED1_LAT::LATB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	131;"	d	line:131
UNUSED1_LAT_BIT::LATBbits.LATB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	130;"	d	line:130
UNUSED1_OFF_BIT::6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	128;"	d	line:128
UNUSED1_PIN::PORTBbits.RB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	129;"	d	line:129
UNUSED1_PORT::PORTB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	133;"	d	line:133
UNUSED1_TRIS_BIT::TRISBbits.TRISB6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	132;"	d	line:132
UNUSED2_BIT::7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	137;"	d	line:137
UNUSED2_LAT::LATB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	140;"	d	line:140
UNUSED2_LAT_BIT::LATBbits.LATB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	139;"	d	line:139
UNUSED2_PIN::PORTBbits.RB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	138;"	d	line:138
UNUSED2_PORT::PORTB	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	142;"	d	line:142
UNUSED2_TRIS_BIT::TRISBbits.TRISB7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	141;"	d	line:141
UNUSED_5_BIT::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	199;"	d	line:199
UNUSED_5_LAT::LATD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	202;"	d	line:202
UNUSED_5_LAT_BIT::LATDbits.LATD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	201;"	d	line:201
UNUSED_5_PIN::PORTDbits.RD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	200;"	d	line:200
UNUSED_5_PORT::PORTD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	204;"	d	line:204
UNUSED_5_TRIS_BIT::TRISDbits.TRISD0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	203;"	d	line:203
UNUSED_6_BIT::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	208;"	d	line:208
UNUSED_6_LAT::LATD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	211;"	d	line:211
UNUSED_6_LAT_BIT::LATDbits.LATD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	210;"	d	line:210
UNUSED_6_PIN::PORTDbits.RD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	209;"	d	line:209
UNUSED_6_PORT::PORTD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	213;"	d	line:213
UNUSED_6_TRIS_BIT::TRISDbits.TRISD1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	212;"	d	line:212
UNUSED_7_BIT::2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	295;"	d	line:295
UNUSED_7_LAT::LATE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	298;"	d	line:298
UNUSED_7_LAT_BIT::LATEbits.LATE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	297;"	d	line:297
UNUSED_7_PIN::PORTEbits.RE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	296;"	d	line:296
UNUSED_7_PORT::PORTE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	300;"	d	line:300
UNUSED_7_TRIS_BIT::TRISEbits.TRISE2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	299;"	d	line:299
UOEMON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	323;"	q	line:323
UOEMON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	120;"	m	line:120
UPPER_LSB::(a)((a).v[2])	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	122;"	d	line:122
UPPER_MSB::(a)((a).v[3])	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	123;"	d	line:123
UPUEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	322;"	q	line:322
UPUEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	118;"	m	line:118
URSTIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	262;"	q	line:262
URSTIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	54;"	m	line:54
URSTIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	252;"	q	line:252
URSTIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	44;"	m	line:44
USBBootloader	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\bootcode.c	6;"	v	line:6
USBDM_BIT::4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	157;"	d	line:157
USBDM_LAT::LATC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	160;"	d	line:160
USBDM_LAT_BIT::LATCbits.LATC4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	159;"	d	line:159
USBDM_PIN::PORTCbits.RC4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	158;"	d	line:158
USBDM_PORT::PORTC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	162;"	d	line:162
USBDM_TRIS_BIT::TRISCbits.TRISC4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	161;"	d	line:161
USBDP_BIT::5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	166;"	d	line:166
USBDP_LAT::LATC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	169;"	d	line:169
USBDP_LAT_BIT::LATCbits.LATC5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	168;"	d	line:168
USBDP_PIN::PORTCbits.RC5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	167;"	d	line:167
USBDP_PORT::PORTC	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	171;"	d	line:171
USBDP_TRIS_BIT::TRISCbits.TRISC5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_portdef.h	170;"	d	line:170
USBEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	301;"	q	line:301
USBEN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	97;"	m	line:97
USBIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	738;"	q	line:738
USBIE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	567;"	m	line:567
USBIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	751;"	q	line:751
USBIF	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	584;"	m	line:584
USBIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	764;"	q	line:764
USBIP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	601;"	m	line:601
USBQuery::CommFlags1.bit4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	11;"	d	line:11
USTAT	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	79;"	q	line:79
UTEYE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	324;"	q	line:324
UTEYE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	121;"	m	line:121
UTRDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	321;"	q	line:321
UTRDIS	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	117;"	m	line:117
UninitializedMain	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\BootUserStartup.c	26;"	p	line:26	file:	signature:(void)
Unused1Svc::ArbFlags1.bit1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	18;"	d	line:18
UpdateLeds	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	38;"	p	line:38	signature:(void)
UpdateLeds	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	135;"	f	line:135	signature:(void)
VCFG0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	937;"	q	line:937
VCFG0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	815;"	m	line:815
VCFG1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	938;"	q	line:938
VCFG1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	816;"	m	line:816
VDIRMAG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1071;"	q	line:1071
VDIRMAG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1095;"	q	line:1095
VDIRMAG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1031;"	m	line:1031
VDIRMAG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	999;"	m	line:999
VREFM	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	472;"	q	line:472
VREFM	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	273;"	m	line:273
VREFP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	473;"	q	line:473
VREFP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	274;"	m	line:274
W	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	46;"	q	line:46
WCOL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	975;"	q	line:975
WCOL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	864;"	m	line:864
WDTCON	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	173;"	q	line:173
WORD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	84;"	t	line:84
WR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	773;"	q	line:773
WR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	613;"	m	line:613
WREG	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	196;"	q	line:196
WREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	774;"	q	line:774
WREN	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	614;"	m	line:614
WRERR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	775;"	q	line:775
WRERR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	615;"	m	line:615
WRITABLE_SEG_ADDR::0x5000	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	68;"	d	line:68
WRITABLE_SEG_LEN::0x8000-WRITABLE_SEG_ADDR	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_cnstdef.h	69;"	d	line:69
WRSPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	242;"	q	line:242
WRSPP	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	31;"	m	line:31
WS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	226;"	q	line:226
WS0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	14;"	m	line:14
WS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	227;"	q	line:227
WS1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	15;"	m	line:15
WS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	228;"	q	line:228
WS2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	16;"	m	line:16
WS3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	229;"	q	line:229
WS3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	17;"	m	line:17
WUE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	882;"	q	line:882
WUE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	748;"	m	line:748
Word0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	112;"	m	line:112	struct:_DWORD::<anonymous>
Word1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	113;"	m	line:113	struct:_DWORD::<anonymous>
Write0Pending::ArbFlags1.bit3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	20;"	d	line:20
Write32Pending::ArbFlags1.bit4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_ramdef.h	21;"	d	line:21
WriteProgMem	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	31;"	p	line:31	signature:(unsigned char index)
WriteProgMem	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\writeprogmem.c	25;"	f	line:25	signature:(unsigned char index)
Z	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1127;"	q	line:1127
Z	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	1072;"	m	line:1072
_1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	21;"	m	line:21
_2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	22;"	m	line:22
_3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	23;"	m	line:23
_4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	24;"	m	line:24
_5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	25;"	m	line:25
_6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	26;"	m	line:26
_7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	27;"	m	line:27
_8	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	28;"	m	line:28
_BOOL	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	152;"	g	line:152
_BORV_21_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1290;"	q	line:1290
_BORV_28_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1289;"	q	line:1289
_BORV_43_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1288;"	q	line:1288
_BORV_46_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1287;"	q	line:1287
_BOR_OFF_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1282;"	q	line:1282
_BOR_ON_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1285;"	q	line:1285
_BOR_ON_ACTIVE_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1284;"	q	line:1284
_BOR_SOFT_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1283;"	q	line:1283
_BYTE	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	46;"	u	line:46
_CCP2MX_OFF_3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1326;"	q	line:1326
_CCP2MX_ON_3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1327;"	q	line:1327
_CONFIG1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1228;"	q	line:1228
_CONFIG1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1227;"	q	line:1227
_CONFIG2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1230;"	q	line:1230
_CONFIG2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1229;"	q	line:1229
_CONFIG3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1231;"	q	line:1231
_CONFIG4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1232;"	q	line:1232
_CONFIG5H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1234;"	q	line:1234
_CONFIG5L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1233;"	q	line:1233
_CONFIG6H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1236;"	q	line:1236
_CONFIG6L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1235;"	q	line:1235
_CONFIG7H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1238;"	q	line:1238
_CONFIG7L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1237;"	q	line:1237
_CP0_OFF_5L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1347;"	q	line:1347
_CP0_ON_5L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1346;"	q	line:1346
_CP1_OFF_5L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1350;"	q	line:1350
_CP1_ON_5L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1349;"	q	line:1349
_CP2_OFF_5L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1353;"	q	line:1353
_CP2_ON_5L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1352;"	q	line:1352
_CP3_OFF_5L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1356;"	q	line:1356
_CP3_ON_5L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1355;"	q	line:1355
_CPB_OFF_5H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1360;"	q	line:1360
_CPB_ON_5H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1359;"	q	line:1359
_CPD_OFF_5H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1363;"	q	line:1363
_CPD_ON_5H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1362;"	q	line:1362
_CPUDIV_OSC1_PLL2_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1250;"	q	line:1250
_CPUDIV_OSC2_PLL3_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1251;"	q	line:1251
_CPUDIV_OSC3_PLL4_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1252;"	q	line:1252
_CPUDIV_OSC4_PLL6_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1253;"	q	line:1253
_DEBUG_OFF_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1343;"	q	line:1343
_DEBUG_ON_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1342;"	q	line:1342
_DEVID1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1406;"	q	line:1406
_DEVID2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1407;"	q	line:1407
_DWORD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	88;"	u	line:88
_EBTR0_OFF_7L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1390;"	q	line:1390
_EBTR0_ON_7L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1389;"	q	line:1389
_EBTR1_OFF_7L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1393;"	q	line:1393
_EBTR1_ON_7L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1392;"	q	line:1392
_EBTR2_OFF_7L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1396;"	q	line:1396
_EBTR2_ON_7L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1395;"	q	line:1395
_EBTR3_OFF_7L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1399;"	q	line:1399
_EBTR3_ON_7L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1398;"	q	line:1398
_EBTRB_OFF_7H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1403;"	q	line:1403
_EBTRB_ON_7H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1402;"	q	line:1402
_FCMEM_OFF_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1272;"	q	line:1272
_FCMEM_ON_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1273;"	q	line:1273
_FOSC_ECIO_EC_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1261;"	q	line:1261
_FOSC_ECPLLIO_EC_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1263;"	q	line:1263
_FOSC_ECPLL_EC_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1264;"	q	line:1264
_FOSC_EC_EC_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1262;"	q	line:1262
_FOSC_HSPLL_HS_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1270;"	q	line:1270
_FOSC_HS_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1269;"	q	line:1269
_FOSC_INTOSCIO_EC_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1265;"	q	line:1265
_FOSC_INTOSC_EC_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1266;"	q	line:1266
_FOSC_INTOSC_HS_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1268;"	q	line:1268
_FOSC_INTOSC_XT_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1267;"	q	line:1267
_FOSC_XTPLL_XT_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1260;"	q	line:1260
_FOSC_XT_XT_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1259;"	q	line:1259
_ICPRT_OFF_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1336;"	q	line:1336
_ICPRT_ON_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1337;"	q	line:1337
_IDLOC0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1409;"	q	line:1409
_IDLOC1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1410;"	q	line:1410
_IDLOC2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1411;"	q	line:1411
_IDLOC3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1412;"	q	line:1412
_IDLOC4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1413;"	q	line:1413
_IDLOC5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1414;"	q	line:1414
_IDLOC6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1415;"	q	line:1415
_IDLOC7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1416;"	q	line:1416
_IESO_OFF_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1275;"	q	line:1275
_IESO_ON_1H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1276;"	q	line:1276
_LPT1OSC_OFF_3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1320;"	q	line:1320
_LPT1OSC_ON_3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1321;"	q	line:1321
_LVP_OFF_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1333;"	q	line:1333
_LVP_ON_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1334;"	q	line:1334
_MCLRE_OFF_3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1317;"	q	line:1317
_MCLRE_ON_3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1318;"	q	line:1318
_PBADEN_OFF_3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1323;"	q	line:1323
_PBADEN_ON_3H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1324;"	q	line:1324
_PLLDIV_10_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1247;"	q	line:1247
_PLLDIV_12_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1248;"	q	line:1248
_PLLDIV_1_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1241;"	q	line:1241
_PLLDIV_2_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1242;"	q	line:1242
_PLLDIV_3_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1243;"	q	line:1243
_PLLDIV_4_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1244;"	q	line:1244
_PLLDIV_5_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1245;"	q	line:1245
_PLLDIV_6_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1246;"	q	line:1246
_POINTER	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	127;"	u	line:127
_PWRT_OFF_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1280;"	q	line:1280
_PWRT_ON_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1279;"	q	line:1279
_STVREN_OFF_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1330;"	q	line:1330
_STVREN_ON_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1331;"	q	line:1331
_USBDIV_1_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1255;"	q	line:1255
_USBDIV_2_1L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1256;"	q	line:1256
_VREGEN_OFF_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1292;"	q	line:1292
_VREGEN_ON_2L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1293;"	q	line:1293
_WDTPS_1024_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1309;"	q	line:1309
_WDTPS_128_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1306;"	q	line:1306
_WDTPS_16384_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1313;"	q	line:1313
_WDTPS_16_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1303;"	q	line:1303
_WDTPS_1_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1299;"	q	line:1299
_WDTPS_2048_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1310;"	q	line:1310
_WDTPS_256_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1307;"	q	line:1307
_WDTPS_2_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1300;"	q	line:1300
_WDTPS_32768_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1314;"	q	line:1314
_WDTPS_32_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1304;"	q	line:1304
_WDTPS_4096_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1311;"	q	line:1311
_WDTPS_4_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1301;"	q	line:1301
_WDTPS_512_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1308;"	q	line:1308
_WDTPS_64_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1305;"	q	line:1305
_WDTPS_8192_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1312;"	q	line:1312
_WDTPS_8_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1302;"	q	line:1302
_WDT_OFF_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1296;"	q	line:1296
_WDT_ON_2H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1297;"	q	line:1297
_WORD	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	62;"	u	line:62
_WRT0_OFF_6L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1367;"	q	line:1367
_WRT0_ON_6L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1366;"	q	line:1366
_WRT1_OFF_6L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1370;"	q	line:1370
_WRT1_ON_6L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1369;"	q	line:1369
_WRT2_OFF_6L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1373;"	q	line:1373
_WRT2_ON_6L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1372;"	q	line:1372
_WRT3_OFF_6L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1376;"	q	line:1376
_WRT3_ON_6L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1375;"	q	line:1375
_WRTB_OFF_6H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1380;"	q	line:1380
_WRTB_ON_6H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1379;"	q	line:1379
_WRTC_OFF_6H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1383;"	q	line:1383
_WRTC_ON_6H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1382;"	q	line:1382
_WRTD_OFF_6H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1386;"	q	line:1386
_WRTD_ON_6H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1385;"	q	line:1385
_XINST_OFF_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1339;"	q	line:1339
_XINST_ON_4L	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	1340;"	q	line:1340
__18F4550_H	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	9;"	d	line:9
_byte	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	48;"	m	line:48	union:_BYTE
_dword	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	90;"	m	line:90	union:_DWORD
_entry	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\startup.c	12;"	p	line:12	file:	signature:(void)
_entry	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\startup.c	18;"	f	line:18	signature:(void)
_startup	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\startup.c	13;"	p	line:13	file:	signature:(void)
_startup	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\startup.c	24;"	f	line:24	signature:(void)
_word	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	135;"	m	line:135	union:_POINTER
_word	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	64;"	m	line:64	union:_WORD
a	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	866;"	l	line:866
acoustc	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	301;"	l	line:301
acoustc_changed	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	301;"	l	line:301
addr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	803;"	l	line:803
addr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	810;"	l	line:810
amp	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	197;"	m	line:197	struct:state	file:
app_sig	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\UserAppCode.c	25;"	v	line:25
app_ver	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\UserAppCode.c	28;"	v	line:28
assert::(e)((void)0)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\assert.h	15;"	d	line:15
ax	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	23;"	l	line:23
axe_cc_byp_amp1::37	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	112;"	d	line:112	file:
axe_cc_byp_amp2::38	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	113;"	d	line:113	file:
axe_cc_byp_chorus1::41	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	114;"	d	line:114	file:
axe_cc_byp_chorus2::42	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	115;"	d	line:115	file:
axe_cc_byp_compressor1::43	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	116;"	d	line:116	file:
axe_cc_byp_compressor2::44	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	117;"	d	line:117	file:
axe_cc_byp_delay1::47	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	118;"	d	line:118	file:
axe_cc_byp_delay2::48	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	119;"	d	line:119	file:
axe_cc_byp_gate1::60	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	120;"	d	line:120	file:
axe_cc_byp_gate2::61	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	121;"	d	line:121	file:
axe_cc_byp_phaser1::75	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	122;"	d	line:122	file:
axe_cc_byp_phaser2::76	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	123;"	d	line:123	file:
axe_cc_byp_pitch1::77	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	124;"	d	line:124	file:
axe_cc_byp_pitch2::78	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	125;"	d	line:125	file:
axe_cc_byp_rotary1::86	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	126;"	d	line:126	file:
axe_cc_byp_rotary2::87	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	127;"	d	line:127	file:
axe_cc_external1::16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	104;"	d	line:104	file:
axe_cc_external2::17	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	105;"	d	line:105	file:
axe_cc_external3::18	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	107;"	d	line:107	file:
axe_cc_external4::19	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	108;"	d	line:108	file:
axe_cc_scene::34	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	110;"	d	line:110	file:
axe_cc_taptempo::14	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	100;"	d	line:100	file:
axe_cc_tuner::15	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	101;"	d	line:101	file:
axe_cc_xy_amp1::100	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	129;"	d	line:129	file:
axe_cc_xy_amp2::101	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	130;"	d	line:130	file:
axe_cc_xy_cab1::102	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	131;"	d	line:131	file:
axe_cc_xy_cab2::103	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	132;"	d	line:132	file:
axe_cc_xy_chorus1::104	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	133;"	d	line:133	file:
axe_cc_xy_chorus2::105	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	134;"	d	line:134	file:
axe_cc_xy_delay1::106	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	135;"	d	line:135	file:
axe_cc_xy_delay2::107	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	136;"	d	line:136	file:
axe_cc_xy_pitch1::114	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	137;"	d	line:137	file:
axe_cc_xy_pitch2::115	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	138;"	d	line:138	file:
axe_midi_channel::2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	96;"	d	line:96	file:
b0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	51;"	m	line:51	struct:_BYTE::<anonymous>
b1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	52;"	m	line:52	struct:_BYTE::<anonymous>
b2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	53;"	m	line:53	struct:_BYTE::<anonymous>
b3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	54;"	m	line:54	struct:_BYTE::<anonymous>
b4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	55;"	m	line:55	struct:_BYTE::<anonymous>
b5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	56;"	m	line:56	struct:_BYTE::<anonymous>
b6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	57;"	m	line:57	struct:_BYTE::<anonymous>
b7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	58;"	m	line:58	struct:_BYTE::<anonymous>
b8	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	30;"	t	line:30
bHigh	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	132;"	m	line:132	struct:_POINTER::<anonymous>
bLow	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	131;"	m	line:131	struct:_POINTER::<anonymous>
bRam	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	139;"	m	line:139	union:_POINTER
bRom	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	144;"	m	line:144	union:_POINTER
b_form	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	62;"	m	line:62
b_form	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	70;"	m	line:70
b_form	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	85;"	m	line:85
b_formBits	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	63;"	m	line:63
b_formBits	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	86;"	m	line:86
bank	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	236;"	l	line:236
bank	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	269;"	l	line:269
bankedaddr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	237;"	l	line:237
bcd	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	77;"	f	line:77	signature:(u16 n)
bcd	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.h	13;"	p	line:13	signature:(u16 n)
bcd_tmp	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	76;"	v	line:76
bcdtoa	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	51;"	f	line:51	signature:(char *dst, u8 col, u16 bcd)
bcdtoa	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.h	8;"	p	line:8	signature:(char *dst, u8 col, u16 bcd)
bit0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	45;"	m	line:45
bit1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	46;"	m	line:46
bit2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	47;"	m	line:47
bit3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	48;"	m	line:48
bit4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	49;"	m	line:49
bit5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	50;"	m	line:50
bit6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	51;"	m	line:51
bit7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	52;"	m	line:52
bitloc	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	61;"	l	line:61
bits	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	29;"	m	line:29
bootNopFunc	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\BootUserStartup.c	28;"	p	line:28	file:	signature:(void)
bot	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	137;"	l	line:137
bot	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	33;"	m	line:33
bot_1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1053;"	m	line:1053	struct:timers	file:
bot_2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1054;"	m	line:1054	struct:timers	file:
bot_3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1055;"	m	line:1055	struct:timers	file:
bot_4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1056;"	m	line:1056	struct:timers	file:
bot_5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1057;"	m	line:1057	struct:timers	file:
bot_6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1058;"	m	line:1058	struct:timers	file:
bot_7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1059;"	m	line:1059	struct:timers	file:
bot_8	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1060;"	m	line:1060	struct:timers	file:
btn_pressed::(row,n,on_press)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1173;"	d	line:1173	file:
btn_pressed_oneshot::(row,n,on_pressed)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1201;"	d	line:1201	file:
btn_released_oneshot::(row,n,on_release)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1193;"	d	line:1193	file:
btn_released_repeater::(row,n,on_release)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1183;"	d	line:1183	file:
bx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	23;"	l	line:23
byte	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	43;"	m	line:43
byte	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	71;"	m	line:71
byte	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	42;"	t	line:42
byte	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	19;"	m	line:19
byte0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	63;"	m	line:63
byte0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	73;"	m	line:73
byte0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	84;"	m	line:84
byte0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	85;"	m	line:85
byte0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	86;"	m	line:86
byte0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	67;"	m	line:67	struct:_WORD::<anonymous>
byte0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	93;"	m	line:93	struct:_DWORD::<anonymous>
byte1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	63;"	m	line:63
byte1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	85;"	m	line:85
byte1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	86;"	m	line:86
byte1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	68;"	m	line:68	struct:_WORD::<anonymous>
byte1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	94;"	m	line:94	struct:_DWORD::<anonymous>
byte2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	72;"	m	line:72
byte2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	85;"	m	line:85
byte2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	86;"	m	line:86
byte2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	95;"	m	line:95	struct:_DWORD::<anonymous>
byte3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	84;"	m	line:84
byte3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	85;"	m	line:85
byte3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	86;"	m	line:86
byte3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	96;"	m	line:96	struct:_DWORD::<anonymous>
c	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	688;"	l	line:688
c	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	733;"	l	line:733
calc_cc_toggle::(enable)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	293;"	d	line:293	file:
calc_fx_modified	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	788;"	f	line:788	file:	signature:(void)
calc_gain_modified	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	781;"	f	line:781	file:	signature:(void)
calc_leds	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	753;"	f	line:753	file:	signature:(void)
calc_midi	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	299;"	f	line:299	file:	signature:(void)
calc_volume_modified	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	795;"	f	line:795	file:	signature:(void)
chkbit::(VAR,Place)(VAR&(1<<Place))	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	29;"	d	line:29
clrbit::(VAR,Place)VAR&=(1<<Place)^255	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	28;"	d	line:28
controller_10msec_timer	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1065;"	f	line:1065	signature:(void)
controller_10msec_timer	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	96;"	p	line:96	signature:(void)
controller_handle	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1160;"	f	line:1160	signature:(void)
controller_handle	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	97;"	p	line:97	signature:(void)
controller_init	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	976;"	f	line:976	signature:(void)
controller_init	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	95;"	p	line:95	signature:(void)
copy_str_lcd	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	90;"	f	line:90	signature:(rom const char *src, char *dst)
copy_str_lcd	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.h	17;"	p	line:17	signature:(rom const char *src, char *dst)
counter	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\writeprogmem.c	27;"	l	line:27
cs	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	479;"	l	line:479
curr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	210;"	v	line:210
cx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	23;"	l	line:23
d	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	480;"	l	line:480
dB_bcd_lookup	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5-rom1.c	4;"	v	line:4
daddr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	237;"	l	line:237
debug_log	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	21;"	p	line:21	signature:(const char *fmt, ...)
default_pr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	865;"	l	line:865
diff	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	300;"	l	line:300
dig	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	26;"	l	line:26
digits	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	25;"	l	line:25
dirty	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	352;"	l	line:352
dirty	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	416;"	l	line:416
dirty_changed	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	303;"	l	line:303
dword	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	44;"	t	line:44
dx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	23;"	l	line:23
false::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	21;"	d	line:21
filler0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\a_micrdef.inc	865;"	q	line:865
filler0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\p18f4550.h	730;"	m	line:730
flash_addr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	268;"	f	line:268	signature:(u16 addr)
flash_addr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	91;"	p	line:91	signature:(u16 addr)
flash_load	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	85;"	p	line:85	signature:(u16 addr, u16 count, u8 *data)
flash_store	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	234;"	f	line:234	signature:(u16 addr, u16 count, u8 *data)
flash_store	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	88;"	p	line:88	signature:(u16 addr, u16 count, u8 *data)
fsw	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	128;"	l	line:128
fsw	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	179;"	m	line:179	struct:state	file:
fsw_poll	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	127;"	f	line:127
fsw_poll	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	43;"	p	line:43	signature:(void)
fx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	202;"	m	line:202	struct:state::<anonymous>	file:
fx_name	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	133;"	f	line:133	signature:(u8 fx_midi_cc)
fx_name	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.h	20;"	p	line:20	signature:(u8 fx_midi_cc)
gain	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	353;"	l	line:353
gain	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	417;"	l	line:417
gain_changed	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	304;"	l	line:304
gain_dec::(ampno){	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1116;"	d	line:1116	file:
gain_inc::(ampno){	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1125;"	d	line:1125	file:
gain_mode	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	169;"	v	line:169
gate	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	354;"	l	line:354
gate	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	418;"	l	line:418
gmaj_midi_channel::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	94;"	d	line:94	file:
hex	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	5;"	v	line:5
hextoa	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	7;"	f	line:7	signature:(char *dst, u8 col, u8 n)
hextoa	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.h	3;"	p	line:3	signature:(char *dst, u8 col, u8 n)
high	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	62;"	m	line:62
high	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	70;"	m	line:70
high	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	83;"	m	line:83
high_word	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	73;"	m	line:73
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	31;"	l	line:31
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	57;"	l	line:57
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	235;"	l	line:235
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	61;"	l	line:61
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	306;"	l	line:306
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	544;"	l	line:544
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	866;"	l	line:866
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	891;"	l	line:891
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	977;"	l	line:977
i	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	91;"	l	line:91
init	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	36;"	p	line:36	signature:(void)
init	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\init.c	12;"	f	line:12	signature:(void)
interrupt_at_high_vector	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\BootUserStartup.c	54;"	f	line:54	signature:(void)
interrupt_at_low_vector	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\BootUserStartup.c	61;"	f	line:61	signature:(void)
io16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	35;"	t	line:35
is_alpha_mask	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	688;"	l	line:688
is_alpha_mask	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	733;"	l	line:733
is_bot_button_held::(mask)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	259;"	d	line:259	file:
is_bot_button_pressed::(mask)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	247;"	d	line:247	file:
is_bot_button_released::(mask)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	253;"	d	line:253	file:
is_top_button_held::(mask)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	256;"	d	line:256	file:
is_top_button_pressed::(mask)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	243;"	d	line:243	file:
is_top_button_released::(mask)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	250;"	d	line:250	file:
jumpto::(LOCATION)_asmgotoLOCATION_end	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	32;"	d	line:32
l_form	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	82;"	m	line:82
label_row_get	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	103;"	p	line:103	signature:(u8 row)
label_row_update	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	104;"	p	line:104	signature:(u8 row)
labels	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	540;"	l	line:540
last	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	210;"	v	line:210
last_acoustc	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	301;"	l	line:301
last_dirty	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	352;"	l	line:352
last_dirty	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	416;"	l	line:416
last_gain	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	353;"	l	line:353
last_gain	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	417;"	l	line:417
last_gate	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	354;"	l	line:354
last_gate	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	418;"	l	line:418
lcd_clear_buffer	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	48;"	p	line:48	signature:(void)
lcd_enqueue	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	49;"	p	line:49	signature:(unsigned char Input)
lcd_enqueue	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	88;"	f	line:88	signature:(unsigned char v)
lcd_init	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	47;"	p	line:47	signature:(void)
lcd_init	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	30;"	f	line:30	signature:(void)
lcd_row_get	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	160;"	f	line:160	signature:(u8 row)
lcd_row_get	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	56;"	p	line:56	signature:(u8 row)
lcd_rows	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	142;"	v	line:142
lcd_update_screen	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	50;"	p	line:50	signature:(void)
lcd_update_screen	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	56;"	f	line:56	signature:(void)
lcd_updated_all	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	59;"	p	line:59	signature:(void)
led_set	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	155;"	f	line:155	signature:(u16 leds)
led_set	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	46;"	p	line:46	signature:(u16 leds)
leds	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	181;"	m	line:181	struct:state	file:
load_program	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	808;"	f	line:808	signature:(void)
load_scene	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	842;"	f	line:842	signature:(void)
low	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	62;"	m	line:62
low	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	70;"	m	line:70
low	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	83;"	m	line:83
low_word	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	72;"	m	line:72
lowercase_enable_mask	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	691;"	l	line:691
lowercase_enable_mask	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	736;"	l	line:736
ls_form	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	69;"	m	line:69
main	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\main.c	29;"	f	line:29
main	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\startup.c	10;"	p	line:10	file:	signature:(void)
max::(a,b)(a>b?a:b)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	973;"	d	line:973	file:
mid	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	84;"	m	line:84
midi_axe_cc::(cc,val)midi_send_cmd2(0xB,axe	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	226;"	d	line:226	file:
midi_axe_pc::(program)midi_send_cmd1(0xC,ax	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	227;"	d	line:227	file:
midi_axe_sysex_end::(chksum){	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	239;"	d	line:239	file:
midi_axe_sysex_start::(fn){	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	235;"	d	line:235	file:
midi_clear_buffer	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	42;"	p	line:42	signature:(void)
midi_clear_buffer	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_midi.c	49;"	f	line:49	signature:(void)
midi_enq	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	43;"	p	line:43	signature:(unsigned char Input)
midi_enq	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_midi.c	38;"	f	line:38	signature:(unsigned char Input)
midi_enq::(byte){	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	183;"	d	line:183	file:
midi_invalidate	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	281;"	p	line:281	file:	signature:(void)
midi_invalidate	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	912;"	f	line:912	file:
midi_program	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	192;"	m	line:192	struct:state	file:
midi_send_cmd1::(cmd,channel,data1)midi_send_c	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	71;"	d	line:71
midi_send_cmd1_impl	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	72;"	p	line:72	signature:(u8 cmd_byte, u8 data1)
midi_send_cmd2::(cmd,channel,data1,data2)midi_	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	73;"	d	line:73
midi_send_cmd2_impl	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	74;"	p	line:74	signature:(u8 cmd_byte, u8 data1, u8 data2)
midi_send_sysex	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\hardware.h	77;"	p	line:77	signature:(u8 byte)
midi_tx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	44;"	p	line:44	signature:(void)
midi_tx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_midi.c	16;"	f	line:16
min::(a,b)(a<b?a:b)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	972;"	d	line:972	file:
mode	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	164;"	v	line:164
mode	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	201;"	m	line:201	struct:state::<anonymous>	file:
mode_leds	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	166;"	v	line:166
modified	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	206;"	m	line:206	struct:state	file:
n	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	541;"	l	line:541
name	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	687;"	l	line:687
name	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	732;"	l	line:732
next_scene	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	275;"	p	line:275	file:	signature:(void)
next_scene	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	953;"	f	line:953	file:
next_song	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	279;"	p	line:279	file:	signature:(void)
next_song	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	925;"	f	line:925	file:
nop::(x)_asmNOP_endasm	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	34;"	d	line:34
nothing5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1294;"	t	line:1294	file:
one_shot	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1156;"	d	line:1156	file:
one_shot::(row,n,max,op_func)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1076;"	d	line:1076	file:
or_default::(a,b)(a==0?b:a)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	295;"	d	line:295	file:
origpr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	174;"	v	line:174
pFunc	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	125;"	t	line:125
pow10	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	24;"	l	line:24
pr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	217;"	v	line:217
pr_idx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	188;"	m	line:188	struct:state	file:
pr_name	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	545;"	l	line:545
pr_num	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	811;"	l	line:811
prev_song	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	277;"	p	line:277	file:	signature:(void)
prev_song	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	939;"	f	line:939	file:
program_addr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	802;"	f	line:802	signature:(u8 pr)
reloadTimer1::(period){	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	78;"	d	line:78
repeater	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1155;"	d	line:1155	file:
repeater::(row,n,min,mask,op_func)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1089;"	d	line:1089	file:
reset_scene	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	289;"	p	line:289	file:	signature:(void)
reset_scene	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	960;"	f	line:960	file:
ritoa	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	15;"	f	line:15	signature:(char *dst, s8 col, u8 n)
ritoa	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	22;"	f	line:22	signature:(char *dst, s8 col, u8 n)
ritoa	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.h	5;"	p	line:5	signature:(char *dst, s8 col, u8 n)
rjm_midi_channel::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	95;"	d	line:95	file:
rom	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	9;"	d	line:9
row	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	57;"	l	line:57
row_amp1::2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	145;"	d	line:145	file:
row_amp2::3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	146;"	d	line:146	file:
row_song::0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	143;"	d	line:143	file:
row_stat::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	144;"	d	line:144	file:
rowstate	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	203;"	m	line:203	struct:state	file:
rowstate_mode	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	154;"	g	line:154	file:
s16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	16;"	t	line:16
s8	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	14;"	t	line:14
s_form	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	61;"	m	line:61
s_form	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	83;"	m	line:83
saddr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	237;"	l	line:237
sc_idx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	190;"	m	line:190	struct:state	file:
scene_default	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	287;"	p	line:287	file:	signature:(void)
scene_default	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	864;"	f	line:864	signature:(void)
send_gain	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	302;"	l	line:302
send_leds	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	261;"	f	line:261	file:	signature:(void)
setbit::(VAR,Place)VAR|=1<<Place	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	25;"	d	line:25
setlist_mode	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	184;"	m	line:184	struct:state	file:
sign	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\util.c	52;"	l	line:52
sl	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	215;"	v	line:215
sl_idx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	186;"	m	line:186	struct:state	file:
sl_max	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	172;"	v	line:172
sm_form	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	84;"	m	line:84
startTimer1::(period){	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	67;"	d	line:67
state	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	177;"	s	line:177	file:
stopTimer1::{	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	85;"	d	line:85
swuart_mode	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	20;"	v	line:20
swuart_started	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	21;"	v	line:21
swuart_tx_buffer	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	14;"	v	line:14
swuart_tx_bufoutptr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	16;"	v	line:16
swuart_tx_bufptr	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	15;"	v	line:15
swuart_tx_interrupt	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	53;"	p	line:53	signature:(void)
swuart_tx_interrupt	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	118;"	f	line:118	signature:(void)
swuart_tx_start	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\c_system.h	52;"	p	line:52	signature:(void)
swuart_tx_start	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	103;"	f	line:103	signature:(void)
swuart_txbyte	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	18;"	v	line:18
swuart_txmask	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\comm_lcd.c	19;"	v	line:19
tTimer1Value	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\ram_def.c	25;"	v	line:25
tap	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	161;"	v	line:161
tap_tempo	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	285;"	p	line:285	file:	signature:(void)
tap_tempo	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	907;"	f	line:907	file:
tempo	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	194;"	m	line:194	struct:state	file:
test_fx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	305;"	l	line:305
test_fx	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	546;"	l	line:546
tglbit::(VAR,Place)VAR^=1<<Place	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	30;"	d	line:30
timers	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1044;"	s	line:1044	file:
timers	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1061;"	v	line:1061
tmp	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1163;"	l	line:1163
tmplabel	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	534;"	v	line:534
toggle_dirty::(fx)	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1204;"	d	line:1204	file:
toggle_setlist_mode	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	283;"	p	line:283	file:	signature:(void)
toggle_setlist_mode	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	886;"	f	line:886	file:
top	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\hwcalls.c	136;"	l	line:136
top	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	34;"	m	line:34
top_1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1045;"	m	line:1045	struct:timers	file:
top_2	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1046;"	m	line:1046	struct:timers	file:
top_3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1047;"	m	line:1047	struct:timers	file:
top_4	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1048;"	m	line:1048	struct:timers	file:
top_5	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1049;"	m	line:1049	struct:timers	file:
top_6	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1050;"	m	line:1050	struct:timers	file:
top_7	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1051;"	m	line:1051	struct:timers	file:
top_8	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1052;"	m	line:1052	struct:timers	file:
triaxis_midi_channel::3	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	97;"	d	line:97	file:
true::1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	22;"	d	line:22
true_entry	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\BootUserStartup.c	44;"	f	line:44	signature:(void)
u16	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	15;"	t	line:15
u8	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\types.h	13;"	t	line:13
update_lcd	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	271;"	p	line:271	file:	signature:(void)
update_lcd	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	538;"	f	line:538	file:	signature:(void)
upper	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	70;"	m	line:70
v	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	117;"	m	line:117	struct:_DWORD::<anonymous>
v	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	82;"	m	line:82	struct:_WORD::<anonymous>
vol_dec::(ampno){	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1098;"	d	line:1098	file:
vol_inc::(ampno){	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\common\controller-v5.c	1107;"	d	line:1107	file:
w	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	68;"	m	line:68
wRam	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	141;"	m	line:141	union:_POINTER
wRom	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	145;"	m	line:145	union:_POINTER
word	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	43;"	t	line:43
word0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	72;"	m	line:72
word0	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	100;"	m	line:100	struct:_DWORD::<anonymous>
word1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\_TOOLS.H	73;"	m	line:73
word1	C:\git\go\src\github.com\JamesDunne\eminor2\v2\controller\PIC\typedefs.h	101;"	m	line:101	struct:_DWORD::<anonymous>
