// Seed: 1815713235
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6
);
  assign id_1 = 1;
  assign module_1.id_0 = 0;
  tri1 id_8 = 1;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output supply0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    input wire id_14
);
  assign id_0 = (id_7);
  wire id_16 = ~-1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_3,
      id_1,
      id_3,
      id_8
  );
endmodule
