/// Verilog Memory Probe File (.prb) generated by ./ex3_asm

/// bit[31:28] : memory type (0000 : data, 1111 : end-of-memory
/// bit[27:16] : address
/// bit[15:0]  : data

// interrupt entry point
00000019	///	  ST0: 0000 [0019]: (   25:   25)      	// interrupt return address
//////////// subroutine (update IMSK) ////////
001c0041	///	  UMK: 001c [0041]: (   65:  'A')      
//////////// subroutine (check end-character) ////////
00230044	///	  CEC: 0023 [0044]: (   68:  'D')      
00370001	///	       0037 [0001]: (    1:    1)      	// (0001) (P_OUT : enabled)
00400008	///	       0040 [0008]: (    8:    8)      	// (1000) (S_IN : enabled)
004e0004	///	       004e [0004]: (    4:    4)      	// (0100) (S_OUT : enabled)
00570002	///	       0057 [0002]: (    2:    2)      	// (0010) (P_IN : enabled)
// data (no initialization)
00620000	///	   BA: 0062 [0000]: (    0:    0)      	// backup storage for AC during interrupt handling
00630000	///	   BE: 0063 [0000]: (    0:    0)      	// backup storage for  E during interrupt handling
00640004	///	  SDT: 0064 [0004]: (    4:    4)      	// S_IN data
00650069	///	  PDT: 0065 [0069]: (  105:  'i')      	// P_IN data
// data (need initialization code)
0066ffff	///	  STT: 0066 [ffff]: (   -1:65535)      	// state
00670000	///	  SFG: 0067 [0000]: (    0:    0)      	// S_IN flag
00680000	///	  PFG: 0068 [0000]: (    0:    0)      	// P_IN flag
0069000a	///	  MSK: 0069 [000a]: (   10:   10)      	// IMSK data
// data (read-only)
006a0006	///	  VH6: 006a [0006]: (    6:    6)      	// VH6 = 0x6 (0110)
006b0009	///	  VH9: 006b [0009]: (    9:    9)      	// VH9 = 0x9 (1001)
006c000a	///	  VHA: 006c [000a]: (   10:   10)      	// VHA = 0xA (1010)
006dffff	///	  VM1: 006d [ffff]: (   -1:65535)      	// VM1 = -1
006efffc	///	  VM4: 006e [fffc]: (   -4:65532)      	// VM4 = -4
f0000000	///	end-of-memory
