{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 17:52:41 2016 " "Info: Processing started: Fri Oct 14 17:52:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "G " "Info: Assuming node \"G\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1224 -1272 -1104 1240 "G" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "G" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "DAN132 " "Info: Assuming node \"DAN132\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1080 -1440 -1272 1096 "DAN132" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DAN132" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "LIAN131 " "Info: Assuming node \"LIAN131\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1288 -1272 -1104 1304 "LIAN131" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LIAN131" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "77 " "Info: Assuming node \"77\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -1472 -1304 992 "77" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "77" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR9 " "Info: Assuming node \"UIR9\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 936 -616 -448 952 "UIR9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR10 " "Info: Assuming node \"UIR10\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 920 -616 -448 936 "UIR10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR11 " "Info: Assuming node \"UIR11\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 904 -616 -448 920 "UIR11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR11" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1072 -168 -104 1120 "inst15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -168 -104 1024 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 928 -168 -104 976 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1048 -1240 -1176 1128 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "G register jicunqi:R1\|inst16 register REGrs:MAR\|inst9 108.85 MHz 9.187 ns Internal " "Info: Clock \"G\" has Internal fmax of 108.85 MHz between source register \"jicunqi:R1\|inst16\" and destination register \"REGrs:MAR\|inst9\" (period= 9.187 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.962 ns + Longest register register " "Info: + Longest register to register delay is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst16 1 REG LCFF_X18_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.206 ns) 1.361 ns selector:B\|inst23 2 COMB LCCOMB_X15_Y12_N2 28 " "Info: 2: + IC(1.155 ns) + CELL(0.206 ns) = 1.361 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 28; COMB Node = 'selector:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { jicunqi:R1|inst16 selector:B|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.650 ns) 3.139 ns ALU2:inst\|selector:inst24\|inst18~3384 3 COMB LCCOMB_X16_Y12_N4 1 " "Info: 3: + IC(1.128 ns) + CELL(0.650 ns) = 3.139 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3384'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.366 ns) 3.871 ns ALU2:inst\|selector:inst24\|inst18~3374 4 COMB LCCOMB_X16_Y12_N22 1 " "Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 3.871 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3374'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.370 ns) 6.027 ns ALU2:inst\|selector:inst24\|inst18~3378 5 COMB LCCOMB_X14_Y11_N4 1 " "Info: 5: + IC(1.786 ns) + CELL(0.370 ns) = 6.027 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 7.024 ns ALU2:inst\|selector:inst24\|inst18~3383 6 COMB LCCOMB_X14_Y11_N26 6 " "Info: 6: + IC(0.373 ns) + CELL(0.624 ns) = 7.024 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3383'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.460 ns) 8.962 ns REGrs:MAR\|inst9 7 REG LCFF_X18_Y12_N3 2 " "Info: 7: + IC(1.478 ns) + CELL(0.460 ns) = 8.962 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.676 ns ( 29.86 % ) " "Info: Total cell delay = 2.676 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 70.14 % ) " "Info: Total interconnect delay = 6.286 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.039 ns - Smallest " "Info: - Smallest clock skew is 0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G destination 7.693 ns + Shortest register " "Info: + Shortest clock path from clock \"G\" to destination register is 7.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns G 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'G'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1224 -1272 -1104 1240 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.206 ns) 3.037 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(1.867 ns) + CELL(0.206 ns) = 3.037 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { G inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.577 ns) 4.334 ns inst10 3 COMB LCCOMB_X33_Y8_N6 1 " "Info: 3: + IC(0.720 ns) + CELL(0.577 ns) = 4.334 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { inst17 inst10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 6.144 ns inst10~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.810 ns) + CELL(0.000 ns) = 6.144 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.693 ns REGrs:MAR\|inst9 5 REG LCFF_X18_Y12_N3 2 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 7.693 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.413 ns ( 31.37 % ) " "Info: Total cell delay = 2.413 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.280 ns ( 68.63 % ) " "Info: Total interconnect delay = 5.280 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.693 ns" { G inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.693 ns" { G {} G~combout {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 1.867ns 0.720ns 1.810ns 0.883ns } { 0.000ns 0.964ns 0.206ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G source 7.654 ns - Longest register " "Info: - Longest clock path from clock \"G\" to source register is 7.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns G 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'G'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1224 -1272 -1104 1240 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.206 ns) 3.037 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(1.867 ns) + CELL(0.206 ns) = 3.037 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { G inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 3.617 ns inst14 3 COMB LCCOMB_X33_Y8_N0 1 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.617 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { inst17 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(0.000 ns) 6.105 ns inst14~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.488 ns) + CELL(0.000 ns) = 6.105 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.654 ns jicunqi:R1\|inst16 5 REG LCFF_X18_Y12_N11 2 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 7.654 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 26.68 % ) " "Info: Total cell delay = 2.042 ns ( 26.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.612 ns ( 73.32 % ) " "Info: Total interconnect delay = 5.612 ns ( 73.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.654 ns" { G inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.654 ns" { G {} G~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.867ns 0.374ns 2.488ns 0.883ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.693 ns" { G inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.693 ns" { G {} G~combout {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 1.867ns 0.720ns 1.810ns 0.883ns } { 0.000ns 0.964ns 0.206ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.654 ns" { G inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.654 ns" { G {} G~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.867ns 0.374ns 2.488ns 0.883ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.693 ns" { G inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.693 ns" { G {} G~combout {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 1.867ns 0.720ns 1.810ns 0.883ns } { 0.000ns 0.964ns 0.206ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.654 ns" { G inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.654 ns" { G {} G~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.867ns 0.374ns 2.488ns 0.883ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DAN132 register jicunqi:R1\|inst16 register REGrs:MAR\|inst9 108.85 MHz 9.187 ns Internal " "Info: Clock \"DAN132\" has Internal fmax of 108.85 MHz between source register \"jicunqi:R1\|inst16\" and destination register \"REGrs:MAR\|inst9\" (period= 9.187 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.962 ns + Longest register register " "Info: + Longest register to register delay is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst16 1 REG LCFF_X18_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.206 ns) 1.361 ns selector:B\|inst23 2 COMB LCCOMB_X15_Y12_N2 28 " "Info: 2: + IC(1.155 ns) + CELL(0.206 ns) = 1.361 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 28; COMB Node = 'selector:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { jicunqi:R1|inst16 selector:B|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.650 ns) 3.139 ns ALU2:inst\|selector:inst24\|inst18~3384 3 COMB LCCOMB_X16_Y12_N4 1 " "Info: 3: + IC(1.128 ns) + CELL(0.650 ns) = 3.139 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3384'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.366 ns) 3.871 ns ALU2:inst\|selector:inst24\|inst18~3374 4 COMB LCCOMB_X16_Y12_N22 1 " "Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 3.871 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3374'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.370 ns) 6.027 ns ALU2:inst\|selector:inst24\|inst18~3378 5 COMB LCCOMB_X14_Y11_N4 1 " "Info: 5: + IC(1.786 ns) + CELL(0.370 ns) = 6.027 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 7.024 ns ALU2:inst\|selector:inst24\|inst18~3383 6 COMB LCCOMB_X14_Y11_N26 6 " "Info: 6: + IC(0.373 ns) + CELL(0.624 ns) = 7.024 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3383'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.460 ns) 8.962 ns REGrs:MAR\|inst9 7 REG LCFF_X18_Y12_N3 2 " "Info: 7: + IC(1.478 ns) + CELL(0.460 ns) = 8.962 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.676 ns ( 29.86 % ) " "Info: Total cell delay = 2.676 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 70.14 % ) " "Info: Total interconnect delay = 6.286 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.039 ns - Smallest " "Info: - Smallest clock skew is 0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DAN132 destination 8.546 ns + Shortest register " "Info: + Shortest clock path from clock \"DAN132\" to destination register is 8.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns DAN132 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'DAN132'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAN132 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1080 -1440 -1272 1096 "DAN132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.970 ns) 3.082 ns inst1 2 REG LCFF_X33_Y8_N9 1 " "Info: 2: + IC(0.962 ns) + CELL(0.970 ns) = 3.082 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { DAN132 inst1 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1048 -1240 -1176 1128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.366 ns) 3.890 ns inst17 3 COMB LCCOMB_X33_Y8_N18 8 " "Info: 3: + IC(0.442 ns) + CELL(0.366 ns) = 3.890 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { inst1 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.577 ns) 5.187 ns inst10 4 COMB LCCOMB_X33_Y8_N6 1 " "Info: 4: + IC(0.720 ns) + CELL(0.577 ns) = 5.187 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { inst17 inst10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 6.997 ns inst10~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(1.810 ns) + CELL(0.000 ns) = 6.997 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 8.546 ns REGrs:MAR\|inst9 6 REG LCFF_X18_Y12_N3 2 " "Info: 6: + IC(0.883 ns) + CELL(0.666 ns) = 8.546 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.729 ns ( 43.63 % ) " "Info: Total cell delay = 3.729 ns ( 43.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.817 ns ( 56.37 % ) " "Info: Total interconnect delay = 4.817 ns ( 56.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.546 ns" { DAN132 inst1 inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.546 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 0.962ns 0.442ns 0.720ns 1.810ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.366ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DAN132 source 8.507 ns - Longest register " "Info: - Longest clock path from clock \"DAN132\" to source register is 8.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns DAN132 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'DAN132'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAN132 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1080 -1440 -1272 1096 "DAN132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.970 ns) 3.082 ns inst1 2 REG LCFF_X33_Y8_N9 1 " "Info: 2: + IC(0.962 ns) + CELL(0.970 ns) = 3.082 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { DAN132 inst1 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1048 -1240 -1176 1128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.366 ns) 3.890 ns inst17 3 COMB LCCOMB_X33_Y8_N18 8 " "Info: 3: + IC(0.442 ns) + CELL(0.366 ns) = 3.890 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { inst1 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 4.470 ns inst14 4 COMB LCCOMB_X33_Y8_N0 1 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 4.470 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { inst17 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(0.000 ns) 6.958 ns inst14~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.488 ns) + CELL(0.000 ns) = 6.958 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 8.507 ns jicunqi:R1\|inst16 6 REG LCFF_X18_Y12_N11 2 " "Info: 6: + IC(0.883 ns) + CELL(0.666 ns) = 8.507 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns ( 39.47 % ) " "Info: Total cell delay = 3.358 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.149 ns ( 60.53 % ) " "Info: Total interconnect delay = 5.149 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { DAN132 inst1 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.507 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 0.962ns 0.442ns 0.374ns 2.488ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.546 ns" { DAN132 inst1 inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.546 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 0.962ns 0.442ns 0.720ns 1.810ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.366ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { DAN132 inst1 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.507 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 0.962ns 0.442ns 0.374ns 2.488ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.546 ns" { DAN132 inst1 inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.546 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 0.962ns 0.442ns 0.720ns 1.810ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.366ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { DAN132 inst1 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.507 ns" { DAN132 {} DAN132~combout {} inst1 {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 0.962ns 0.442ns 0.374ns 2.488ns 0.883ns } { 0.000ns 1.150ns 0.970ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LIAN131 register jicunqi:R1\|inst16 register REGrs:MAR\|inst9 108.85 MHz 9.187 ns Internal " "Info: Clock \"LIAN131\" has Internal fmax of 108.85 MHz between source register \"jicunqi:R1\|inst16\" and destination register \"REGrs:MAR\|inst9\" (period= 9.187 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.962 ns + Longest register register " "Info: + Longest register to register delay is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst16 1 REG LCFF_X18_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.206 ns) 1.361 ns selector:B\|inst23 2 COMB LCCOMB_X15_Y12_N2 28 " "Info: 2: + IC(1.155 ns) + CELL(0.206 ns) = 1.361 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 28; COMB Node = 'selector:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { jicunqi:R1|inst16 selector:B|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.650 ns) 3.139 ns ALU2:inst\|selector:inst24\|inst18~3384 3 COMB LCCOMB_X16_Y12_N4 1 " "Info: 3: + IC(1.128 ns) + CELL(0.650 ns) = 3.139 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3384'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.366 ns) 3.871 ns ALU2:inst\|selector:inst24\|inst18~3374 4 COMB LCCOMB_X16_Y12_N22 1 " "Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 3.871 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3374'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.370 ns) 6.027 ns ALU2:inst\|selector:inst24\|inst18~3378 5 COMB LCCOMB_X14_Y11_N4 1 " "Info: 5: + IC(1.786 ns) + CELL(0.370 ns) = 6.027 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 7.024 ns ALU2:inst\|selector:inst24\|inst18~3383 6 COMB LCCOMB_X14_Y11_N26 6 " "Info: 6: + IC(0.373 ns) + CELL(0.624 ns) = 7.024 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3383'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.460 ns) 8.962 ns REGrs:MAR\|inst9 7 REG LCFF_X18_Y12_N3 2 " "Info: 7: + IC(1.478 ns) + CELL(0.460 ns) = 8.962 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.676 ns ( 29.86 % ) " "Info: Total cell delay = 2.676 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 70.14 % ) " "Info: Total interconnect delay = 6.286 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.039 ns - Smallest " "Info: - Smallest clock skew is 0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LIAN131 destination 7.727 ns + Shortest register " "Info: + Shortest clock path from clock \"LIAN131\" to destination register is 7.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns LIAN131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LIAN131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIAN131 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1288 -1272 -1104 1304 "LIAN131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.623 ns) 3.071 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(1.298 ns) + CELL(0.623 ns) = 3.071 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { LIAN131 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.577 ns) 4.368 ns inst10 3 COMB LCCOMB_X33_Y8_N6 1 " "Info: 3: + IC(0.720 ns) + CELL(0.577 ns) = 4.368 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { inst17 inst10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 6.178 ns inst10~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.810 ns) + CELL(0.000 ns) = 6.178 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.727 ns REGrs:MAR\|inst9 5 REG LCFF_X18_Y12_N3 2 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 7.727 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.016 ns ( 39.03 % ) " "Info: Total cell delay = 3.016 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.711 ns ( 60.97 % ) " "Info: Total interconnect delay = 4.711 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { LIAN131 inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 1.298ns 0.720ns 1.810ns 0.883ns } { 0.000ns 1.150ns 0.623ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LIAN131 source 7.688 ns - Longest register " "Info: - Longest clock path from clock \"LIAN131\" to source register is 7.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns LIAN131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LIAN131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIAN131 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1288 -1272 -1104 1304 "LIAN131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.623 ns) 3.071 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(1.298 ns) + CELL(0.623 ns) = 3.071 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { LIAN131 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 3.651 ns inst14 3 COMB LCCOMB_X33_Y8_N0 1 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.651 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { inst17 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(0.000 ns) 6.139 ns inst14~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.488 ns) + CELL(0.000 ns) = 6.139 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.688 ns jicunqi:R1\|inst16 5 REG LCFF_X18_Y12_N11 2 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 7.688 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 34.40 % ) " "Info: Total cell delay = 2.645 ns ( 34.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.043 ns ( 65.60 % ) " "Info: Total interconnect delay = 5.043 ns ( 65.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { LIAN131 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.688 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.298ns 0.374ns 2.488ns 0.883ns } { 0.000ns 1.150ns 0.623ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { LIAN131 inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 1.298ns 0.720ns 1.810ns 0.883ns } { 0.000ns 1.150ns 0.623ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { LIAN131 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.688 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.298ns 0.374ns 2.488ns 0.883ns } { 0.000ns 1.150ns 0.623ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { LIAN131 inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 1.298ns 0.720ns 1.810ns 0.883ns } { 0.000ns 1.150ns 0.623ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { LIAN131 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.688 ns" { LIAN131 {} LIAN131~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.298ns 0.374ns 2.488ns 0.883ns } { 0.000ns 1.150ns 0.623ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "77 register jicunqi:R1\|inst16 register REGrs:MAR\|inst9 108.85 MHz 9.187 ns Internal " "Info: Clock \"77\" has Internal fmax of 108.85 MHz between source register \"jicunqi:R1\|inst16\" and destination register \"REGrs:MAR\|inst9\" (period= 9.187 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.962 ns + Longest register register " "Info: + Longest register to register delay is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst16 1 REG LCFF_X18_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.206 ns) 1.361 ns selector:B\|inst23 2 COMB LCCOMB_X15_Y12_N2 28 " "Info: 2: + IC(1.155 ns) + CELL(0.206 ns) = 1.361 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 28; COMB Node = 'selector:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { jicunqi:R1|inst16 selector:B|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.650 ns) 3.139 ns ALU2:inst\|selector:inst24\|inst18~3384 3 COMB LCCOMB_X16_Y12_N4 1 " "Info: 3: + IC(1.128 ns) + CELL(0.650 ns) = 3.139 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3384'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.366 ns) 3.871 ns ALU2:inst\|selector:inst24\|inst18~3374 4 COMB LCCOMB_X16_Y12_N22 1 " "Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 3.871 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3374'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.370 ns) 6.027 ns ALU2:inst\|selector:inst24\|inst18~3378 5 COMB LCCOMB_X14_Y11_N4 1 " "Info: 5: + IC(1.786 ns) + CELL(0.370 ns) = 6.027 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 7.024 ns ALU2:inst\|selector:inst24\|inst18~3383 6 COMB LCCOMB_X14_Y11_N26 6 " "Info: 6: + IC(0.373 ns) + CELL(0.624 ns) = 7.024 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3383'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.460 ns) 8.962 ns REGrs:MAR\|inst9 7 REG LCFF_X18_Y12_N3 2 " "Info: 7: + IC(1.478 ns) + CELL(0.460 ns) = 8.962 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.676 ns ( 29.86 % ) " "Info: Total cell delay = 2.676 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 70.14 % ) " "Info: Total interconnect delay = 6.286 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.039 ns - Smallest " "Info: - Smallest clock skew is 0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "77 destination 8.757 ns + Shortest register " "Info: + Shortest clock path from clock \"77\" to destination register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns 77 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = '77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 77 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -1472 -1304 992 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.476 ns) + CELL(0.651 ns) 4.101 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(2.476 ns) + CELL(0.651 ns) = 4.101 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { 77 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.577 ns) 5.398 ns inst10 3 COMB LCCOMB_X33_Y8_N6 1 " "Info: 3: + IC(0.720 ns) + CELL(0.577 ns) = 5.398 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { inst17 inst10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 7.208 ns inst10~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.810 ns) + CELL(0.000 ns) = 7.208 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 8.757 ns REGrs:MAR\|inst9 5 REG LCFF_X18_Y12_N3 2 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 8.757 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.868 ns ( 32.75 % ) " "Info: Total cell delay = 2.868 ns ( 32.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.889 ns ( 67.25 % ) " "Info: Total interconnect delay = 5.889 ns ( 67.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { 77 inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { 77 {} 77~combout {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.476ns 0.720ns 1.810ns 0.883ns } { 0.000ns 0.974ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "77 source 8.718 ns - Longest register " "Info: - Longest clock path from clock \"77\" to source register is 8.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns 77 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = '77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 77 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -1472 -1304 992 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.476 ns) + CELL(0.651 ns) 4.101 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(2.476 ns) + CELL(0.651 ns) = 4.101 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { 77 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 4.681 ns inst14 3 COMB LCCOMB_X33_Y8_N0 1 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 4.681 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { inst17 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(0.000 ns) 7.169 ns inst14~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.488 ns) + CELL(0.000 ns) = 7.169 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 8.718 ns jicunqi:R1\|inst16 5 REG LCFF_X18_Y12_N11 2 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 8.718 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 28.64 % ) " "Info: Total cell delay = 2.497 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.221 ns ( 71.36 % ) " "Info: Total interconnect delay = 6.221 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { 77 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.718 ns" { 77 {} 77~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 2.476ns 0.374ns 2.488ns 0.883ns } { 0.000ns 0.974ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { 77 inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { 77 {} 77~combout {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.476ns 0.720ns 1.810ns 0.883ns } { 0.000ns 0.974ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { 77 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.718 ns" { 77 {} 77~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 2.476ns 0.374ns 2.488ns 0.883ns } { 0.000ns 0.974ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { 77 inst17 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { 77 {} 77~combout {} inst17 {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.476ns 0.720ns 1.810ns 0.883ns } { 0.000ns 0.974ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { 77 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.718 ns" { 77 {} 77~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 2.476ns 0.374ns 2.488ns 0.883ns } { 0.000ns 0.974ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR9 register jicunqi:R1\|inst16 register REGrs:MAR\|inst9 104.65 MHz 9.556 ns Internal " "Info: Clock \"UIR9\" has Internal fmax of 104.65 MHz between source register \"jicunqi:R1\|inst16\" and destination register \"REGrs:MAR\|inst9\" (period= 9.556 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.962 ns + Longest register register " "Info: + Longest register to register delay is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst16 1 REG LCFF_X18_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.206 ns) 1.361 ns selector:B\|inst23 2 COMB LCCOMB_X15_Y12_N2 28 " "Info: 2: + IC(1.155 ns) + CELL(0.206 ns) = 1.361 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 28; COMB Node = 'selector:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { jicunqi:R1|inst16 selector:B|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.650 ns) 3.139 ns ALU2:inst\|selector:inst24\|inst18~3384 3 COMB LCCOMB_X16_Y12_N4 1 " "Info: 3: + IC(1.128 ns) + CELL(0.650 ns) = 3.139 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3384'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.366 ns) 3.871 ns ALU2:inst\|selector:inst24\|inst18~3374 4 COMB LCCOMB_X16_Y12_N22 1 " "Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 3.871 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3374'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.370 ns) 6.027 ns ALU2:inst\|selector:inst24\|inst18~3378 5 COMB LCCOMB_X14_Y11_N4 1 " "Info: 5: + IC(1.786 ns) + CELL(0.370 ns) = 6.027 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 7.024 ns ALU2:inst\|selector:inst24\|inst18~3383 6 COMB LCCOMB_X14_Y11_N26 6 " "Info: 6: + IC(0.373 ns) + CELL(0.624 ns) = 7.024 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3383'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.460 ns) 8.962 ns REGrs:MAR\|inst9 7 REG LCFF_X18_Y12_N3 2 " "Info: 7: + IC(1.478 ns) + CELL(0.460 ns) = 8.962 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.676 ns ( 29.86 % ) " "Info: Total cell delay = 2.676 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 70.14 % ) " "Info: Total interconnect delay = 6.286 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.330 ns - Smallest " "Info: - Smallest clock skew is -0.330 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 destination 6.939 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR9\" to destination register is 6.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns UIR9 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 936 -616 -448 952 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(0.206 ns) 3.580 ns inst10 2 COMB LCCOMB_X33_Y8_N6 1 " "Info: 2: + IC(2.380 ns) + CELL(0.206 ns) = 3.580 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.586 ns" { UIR9 inst10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 5.390 ns inst10~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.810 ns) + CELL(0.000 ns) = 5.390 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 6.939 ns REGrs:MAR\|inst9 4 REG LCFF_X18_Y12_N3 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 6.939 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.866 ns ( 26.89 % ) " "Info: Total cell delay = 1.866 ns ( 26.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.073 ns ( 73.11 % ) " "Info: Total interconnect delay = 5.073 ns ( 73.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { UIR9 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { UIR9 {} UIR9~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.380ns 1.810ns 0.883ns } { 0.000ns 0.994ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 source 7.269 ns - Longest register " "Info: - Longest clock path from clock \"UIR9\" to source register is 7.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns UIR9 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 936 -616 -448 952 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.370 ns) 3.232 ns inst14 2 COMB LCCOMB_X33_Y8_N0 1 " "Info: 2: + IC(1.868 ns) + CELL(0.370 ns) = 3.232 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.238 ns" { UIR9 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(0.000 ns) 5.720 ns inst14~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.488 ns) + CELL(0.000 ns) = 5.720 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.269 ns jicunqi:R1\|inst16 4 REG LCFF_X18_Y12_N11 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 7.269 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 27.93 % ) " "Info: Total cell delay = 2.030 ns ( 27.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.239 ns ( 72.07 % ) " "Info: Total interconnect delay = 5.239 ns ( 72.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.269 ns" { UIR9 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.269 ns" { UIR9 {} UIR9~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.868ns 2.488ns 0.883ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { UIR9 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { UIR9 {} UIR9~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.380ns 1.810ns 0.883ns } { 0.000ns 0.994ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.269 ns" { UIR9 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.269 ns" { UIR9 {} UIR9~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.868ns 2.488ns 0.883ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { UIR9 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { UIR9 {} UIR9~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.380ns 1.810ns 0.883ns } { 0.000ns 0.994ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.269 ns" { UIR9 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.269 ns" { UIR9 {} UIR9~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.868ns 2.488ns 0.883ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR10 register jicunqi:R1\|inst16 register REGrs:MAR\|inst9 103.06 MHz 9.703 ns Internal " "Info: Clock \"UIR10\" has Internal fmax of 103.06 MHz between source register \"jicunqi:R1\|inst16\" and destination register \"REGrs:MAR\|inst9\" (period= 9.703 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.962 ns + Longest register register " "Info: + Longest register to register delay is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst16 1 REG LCFF_X18_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.206 ns) 1.361 ns selector:B\|inst23 2 COMB LCCOMB_X15_Y12_N2 28 " "Info: 2: + IC(1.155 ns) + CELL(0.206 ns) = 1.361 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 28; COMB Node = 'selector:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { jicunqi:R1|inst16 selector:B|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.650 ns) 3.139 ns ALU2:inst\|selector:inst24\|inst18~3384 3 COMB LCCOMB_X16_Y12_N4 1 " "Info: 3: + IC(1.128 ns) + CELL(0.650 ns) = 3.139 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3384'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.366 ns) 3.871 ns ALU2:inst\|selector:inst24\|inst18~3374 4 COMB LCCOMB_X16_Y12_N22 1 " "Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 3.871 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3374'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.370 ns) 6.027 ns ALU2:inst\|selector:inst24\|inst18~3378 5 COMB LCCOMB_X14_Y11_N4 1 " "Info: 5: + IC(1.786 ns) + CELL(0.370 ns) = 6.027 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 7.024 ns ALU2:inst\|selector:inst24\|inst18~3383 6 COMB LCCOMB_X14_Y11_N26 6 " "Info: 6: + IC(0.373 ns) + CELL(0.624 ns) = 7.024 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3383'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.460 ns) 8.962 ns REGrs:MAR\|inst9 7 REG LCFF_X18_Y12_N3 2 " "Info: 7: + IC(1.478 ns) + CELL(0.460 ns) = 8.962 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.676 ns ( 29.86 % ) " "Info: Total cell delay = 2.676 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 70.14 % ) " "Info: Total interconnect delay = 6.286 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.477 ns - Smallest " "Info: - Smallest clock skew is -0.477 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR10 destination 7.034 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR10\" to destination register is 7.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns UIR10 1 CLK PIN_103 6 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'UIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 920 -616 -448 936 "UIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.291 ns) + CELL(0.370 ns) 3.675 ns inst10 2 COMB LCCOMB_X33_Y8_N6 1 " "Info: 2: + IC(2.291 ns) + CELL(0.370 ns) = 3.675 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { UIR10 inst10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 5.485 ns inst10~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.810 ns) + CELL(0.000 ns) = 5.485 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.034 ns REGrs:MAR\|inst9 4 REG LCFF_X18_Y12_N3 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 7.034 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 29.14 % ) " "Info: Total cell delay = 2.050 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.984 ns ( 70.86 % ) " "Info: Total interconnect delay = 4.984 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { UIR10 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { UIR10 {} UIR10~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.291ns 1.810ns 0.883ns } { 0.000ns 1.014ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR10 source 7.511 ns - Longest register " "Info: - Longest clock path from clock \"UIR10\" to source register is 7.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns UIR10 1 CLK PIN_103 6 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'UIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 920 -616 -448 936 "UIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.571 ns) 3.474 ns inst14 2 COMB LCCOMB_X33_Y8_N0 1 " "Info: 2: + IC(1.889 ns) + CELL(0.571 ns) = 3.474 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { UIR10 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(0.000 ns) 5.962 ns inst14~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.488 ns) + CELL(0.000 ns) = 5.962 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.511 ns jicunqi:R1\|inst16 4 REG LCFF_X18_Y12_N11 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 7.511 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.251 ns ( 29.97 % ) " "Info: Total cell delay = 2.251 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.260 ns ( 70.03 % ) " "Info: Total interconnect delay = 5.260 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.511 ns" { UIR10 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.511 ns" { UIR10 {} UIR10~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.889ns 2.488ns 0.883ns } { 0.000ns 1.014ns 0.571ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { UIR10 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { UIR10 {} UIR10~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.291ns 1.810ns 0.883ns } { 0.000ns 1.014ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.511 ns" { UIR10 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.511 ns" { UIR10 {} UIR10~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.889ns 2.488ns 0.883ns } { 0.000ns 1.014ns 0.571ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { UIR10 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { UIR10 {} UIR10~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.291ns 1.810ns 0.883ns } { 0.000ns 1.014ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.511 ns" { UIR10 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.511 ns" { UIR10 {} UIR10~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.889ns 2.488ns 0.883ns } { 0.000ns 1.014ns 0.571ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR11 register jicunqi:R1\|inst16 register REGrs:MAR\|inst9 103.44 MHz 9.667 ns Internal " "Info: Clock \"UIR11\" has Internal fmax of 103.44 MHz between source register \"jicunqi:R1\|inst16\" and destination register \"REGrs:MAR\|inst9\" (period= 9.667 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.962 ns + Longest register register " "Info: + Longest register to register delay is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst16 1 REG LCFF_X18_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.206 ns) 1.361 ns selector:B\|inst23 2 COMB LCCOMB_X15_Y12_N2 28 " "Info: 2: + IC(1.155 ns) + CELL(0.206 ns) = 1.361 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 28; COMB Node = 'selector:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { jicunqi:R1|inst16 selector:B|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.650 ns) 3.139 ns ALU2:inst\|selector:inst24\|inst18~3384 3 COMB LCCOMB_X16_Y12_N4 1 " "Info: 3: + IC(1.128 ns) + CELL(0.650 ns) = 3.139 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3384'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.366 ns) 3.871 ns ALU2:inst\|selector:inst24\|inst18~3374 4 COMB LCCOMB_X16_Y12_N22 1 " "Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 3.871 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3374'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.370 ns) 6.027 ns ALU2:inst\|selector:inst24\|inst18~3378 5 COMB LCCOMB_X14_Y11_N4 1 " "Info: 5: + IC(1.786 ns) + CELL(0.370 ns) = 6.027 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 7.024 ns ALU2:inst\|selector:inst24\|inst18~3383 6 COMB LCCOMB_X14_Y11_N26 6 " "Info: 6: + IC(0.373 ns) + CELL(0.624 ns) = 7.024 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3383'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.460 ns) 8.962 ns REGrs:MAR\|inst9 7 REG LCFF_X18_Y12_N3 2 " "Info: 7: + IC(1.478 ns) + CELL(0.460 ns) = 8.962 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.676 ns ( 29.86 % ) " "Info: Total cell delay = 2.676 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 70.14 % ) " "Info: Total interconnect delay = 6.286 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.441 ns - Smallest " "Info: - Smallest clock skew is -0.441 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR11 destination 6.994 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR11\" to destination register is 6.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns UIR11 1 CLK PIN_102 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 6; CLK Node = 'UIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR11 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 904 -616 -448 920 "UIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.604 ns) 3.635 ns inst10 2 COMB LCCOMB_X33_Y8_N6 1 " "Info: 2: + IC(2.027 ns) + CELL(0.604 ns) = 3.635 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { UIR11 inst10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 5.445 ns inst10~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.810 ns) + CELL(0.000 ns) = 5.445 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 6.994 ns REGrs:MAR\|inst9 4 REG LCFF_X18_Y12_N3 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 6.994 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 32.51 % ) " "Info: Total cell delay = 2.274 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.720 ns ( 67.49 % ) " "Info: Total interconnect delay = 4.720 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { UIR11 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { UIR11 {} UIR11~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.027ns 1.810ns 0.883ns } { 0.000ns 1.004ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR11 source 7.435 ns - Longest register " "Info: - Longest clock path from clock \"UIR11\" to source register is 7.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns UIR11 1 CLK PIN_102 6 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 6; CLK Node = 'UIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR11 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 904 -616 -448 920 "UIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.499 ns) 3.398 ns inst14 2 COMB LCCOMB_X33_Y8_N0 1 " "Info: 2: + IC(1.895 ns) + CELL(0.499 ns) = 3.398 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { UIR11 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(0.000 ns) 5.886 ns inst14~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.488 ns) + CELL(0.000 ns) = 5.886 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.435 ns jicunqi:R1\|inst16 4 REG LCFF_X18_Y12_N11 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 7.435 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.169 ns ( 29.17 % ) " "Info: Total cell delay = 2.169 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.266 ns ( 70.83 % ) " "Info: Total interconnect delay = 5.266 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.435 ns" { UIR11 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.435 ns" { UIR11 {} UIR11~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.895ns 2.488ns 0.883ns } { 0.000ns 1.004ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { UIR11 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { UIR11 {} UIR11~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.027ns 1.810ns 0.883ns } { 0.000ns 1.004ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.435 ns" { UIR11 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.435 ns" { UIR11 {} UIR11~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.895ns 2.488ns 0.883ns } { 0.000ns 1.004ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|selector:inst24|inst18~3384 ALU2:inst|selector:inst24|inst18~3374 ALU2:inst|selector:inst24|inst18~3378 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|selector:inst24|inst18~3384 {} ALU2:inst|selector:inst24|inst18~3374 {} ALU2:inst|selector:inst24|inst18~3378 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 1.155ns 1.128ns 0.366ns 1.786ns 0.373ns 1.478ns } { 0.000ns 0.206ns 0.650ns 0.366ns 0.370ns 0.624ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { UIR11 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { UIR11 {} UIR11~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.027ns 1.810ns 0.883ns } { 0.000ns 1.004ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.435 ns" { UIR11 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.435 ns" { UIR11 {} UIR11~combout {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 1.895ns 2.488ns 0.883ns } { 0.000ns 1.004ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "REGrs:MAR\|inst9 UIR15 UIR9 10.666 ns register " "Info: tsu for register \"REGrs:MAR\|inst9\" (data pin = \"UIR15\", clock pin = \"UIR9\") is 10.666 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.645 ns + Longest pin register " "Info: + Longest pin to register delay is 17.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns UIR15 1 PIN PIN_108 9 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 9; PIN Node = 'UIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR15 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 312 -744 -576 328 "UIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.542 ns) + CELL(0.616 ns) 9.163 ns selector:A\|inst22 2 COMB LCCOMB_X16_Y12_N8 22 " "Info: 2: + IC(7.542 ns) + CELL(0.616 ns) = 9.163 ns; Loc. = LCCOMB_X16_Y12_N8; Fanout = 22; COMB Node = 'selector:A\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.158 ns" { UIR15 selector:A|inst22 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 168 568 632 216 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.206 ns) 11.241 ns ALU2:inst\|test1:inst\|74181:inst23\|45~65 3 COMB LCCOMB_X17_Y11_N8 3 " "Info: 3: + IC(1.872 ns) + CELL(0.206 ns) = 11.241 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 3; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|45~65'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { selector:A|inst22 ALU2:inst|test1:inst|74181:inst23|45~65 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 12.247 ns ALU2:inst\|test1:inst\|74181:inst23\|78~78 4 COMB LCCOMB_X17_Y11_N2 1 " "Info: 4: + IC(0.382 ns) + CELL(0.624 ns) = 12.247 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ALU2:inst|test1:inst|74181:inst23|45~65 ALU2:inst|test1:inst|74181:inst23|78~78 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.624 ns) 13.248 ns ALU2:inst\|test1:inst\|74181:inst23\|78~81 5 COMB LCCOMB_X17_Y11_N12 4 " "Info: 5: + IC(0.377 ns) + CELL(0.624 ns) = 13.248 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 4; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst23\|78~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.615 ns) 14.961 ns ALU2:inst\|test1:inst\|74181:inst\|82 6 COMB LCCOMB_X14_Y11_N8 1 " "Info: 6: + IC(1.098 ns) + CELL(0.615 ns) = 14.961 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'ALU2:inst\|test1:inst\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 15.707 ns ALU2:inst\|selector:inst24\|inst18~3383 7 COMB LCCOMB_X14_Y11_N26 6 " "Info: 7: + IC(0.376 ns) + CELL(0.370 ns) = 15.707 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst18~3383'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { ALU2:inst|test1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~3383 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { -96 568 632 -48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.460 ns) 17.645 ns REGrs:MAR\|inst9 8 REG LCFF_X18_Y12_N3 2 " "Info: 8: + IC(1.478 ns) + CELL(0.460 ns) = 17.645 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.520 ns ( 25.62 % ) " "Info: Total cell delay = 4.520 ns ( 25.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.125 ns ( 74.38 % ) " "Info: Total interconnect delay = 13.125 ns ( 74.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.645 ns" { UIR15 selector:A|inst22 ALU2:inst|test1:inst|74181:inst23|45~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.645 ns" { UIR15 {} UIR15~combout {} selector:A|inst22 {} ALU2:inst|test1:inst|74181:inst23|45~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 7.542ns 1.872ns 0.382ns 0.377ns 1.098ns 0.376ns 1.478ns } { 0.000ns 1.005ns 0.616ns 0.206ns 0.624ns 0.624ns 0.615ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR9 destination 6.939 ns - Shortest register " "Info: - Shortest clock path from clock \"UIR9\" to destination register is 6.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns UIR9 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'UIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 936 -616 -448 952 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(0.206 ns) 3.580 ns inst10 2 COMB LCCOMB_X33_Y8_N6 1 " "Info: 2: + IC(2.380 ns) + CELL(0.206 ns) = 3.580 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.586 ns" { UIR9 inst10 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.000 ns) 5.390 ns inst10~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.810 ns) + CELL(0.000 ns) = 5.390 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 880 -168 -104 928 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 6.939 ns REGrs:MAR\|inst9 4 REG LCFF_X18_Y12_N3 2 " "Info: 4: + IC(0.883 ns) + CELL(0.666 ns) = 6.939 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 2; REG Node = 'REGrs:MAR\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "REGrs.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/REGrs.bdf" { { 112 480 544 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.866 ns ( 26.89 % ) " "Info: Total cell delay = 1.866 ns ( 26.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.073 ns ( 73.11 % ) " "Info: Total interconnect delay = 5.073 ns ( 73.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { UIR9 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { UIR9 {} UIR9~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.380ns 1.810ns 0.883ns } { 0.000ns 0.994ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.645 ns" { UIR15 selector:A|inst22 ALU2:inst|test1:inst|74181:inst23|45~65 ALU2:inst|test1:inst|74181:inst23|78~78 ALU2:inst|test1:inst|74181:inst23|78~81 ALU2:inst|test1:inst|74181:inst|82 ALU2:inst|selector:inst24|inst18~3383 REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.645 ns" { UIR15 {} UIR15~combout {} selector:A|inst22 {} ALU2:inst|test1:inst|74181:inst23|45~65 {} ALU2:inst|test1:inst|74181:inst23|78~78 {} ALU2:inst|test1:inst|74181:inst23|78~81 {} ALU2:inst|test1:inst|74181:inst|82 {} ALU2:inst|selector:inst24|inst18~3383 {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 7.542ns 1.872ns 0.382ns 0.377ns 1.098ns 0.376ns 1.478ns } { 0.000ns 1.005ns 0.616ns 0.206ns 0.624ns 0.624ns 0.615ns 0.370ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { UIR9 inst10 inst10~clkctrl REGrs:MAR|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { UIR9 {} UIR9~combout {} inst10 {} inst10~clkctrl {} REGrs:MAR|inst9 {} } { 0.000ns 0.000ns 2.380ns 1.810ns 0.883ns } { 0.000ns 0.994ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "77 RAM-d4 jicunqi:R1\|inst16 22.122 ns register " "Info: tco from clock \"77\" to destination pin \"RAM-d4\" through register \"jicunqi:R1\|inst16\" is 22.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "77 source 8.718 ns + Longest register " "Info: + Longest clock path from clock \"77\" to source register is 8.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns 77 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = '77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 77 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -1472 -1304 992 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.476 ns) + CELL(0.651 ns) 4.101 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(2.476 ns) + CELL(0.651 ns) = 4.101 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { 77 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 4.681 ns inst14 3 COMB LCCOMB_X33_Y8_N0 1 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 4.681 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { inst17 inst14 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(0.000 ns) 7.169 ns inst14~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.488 ns) + CELL(0.000 ns) = 7.169 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1024 -168 -104 1072 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 8.718 ns jicunqi:R1\|inst16 5 REG LCFF_X18_Y12_N11 2 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 8.718 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 28.64 % ) " "Info: Total cell delay = 2.497 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.221 ns ( 71.36 % ) " "Info: Total interconnect delay = 6.221 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { 77 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.718 ns" { 77 {} 77~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 2.476ns 0.374ns 2.488ns 0.883ns } { 0.000ns 0.974ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.100 ns + Longest register pin " "Info: + Longest register to pin delay is 13.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R1\|inst16 1 REG LCFF_X18_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N11; Fanout = 2; REG Node = 'jicunqi:R1\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R1|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.206 ns) 1.361 ns selector:B\|inst23 2 COMB LCCOMB_X15_Y12_N2 28 " "Info: 2: + IC(1.155 ns) + CELL(0.206 ns) = 1.361 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 28; COMB Node = 'selector:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { jicunqi:R1|inst16 selector:B|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.206 ns) 2.742 ns ALU2:inst\|74284:inst2\|72~25 3 COMB LCCOMB_X16_Y11_N18 7 " "Info: 3: + IC(1.175 ns) + CELL(0.206 ns) = 2.742 ns; Loc. = LCCOMB_X16_Y11_N18; Fanout = 7; COMB Node = 'ALU2:inst\|74284:inst2\|72~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { selector:B|inst23 ALU2:inst|74284:inst2|72~25 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1912 368 432 1952 "72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.206 ns) 3.698 ns ALU2:inst\|74284:inst2\|30~121 4 COMB LCCOMB_X15_Y11_N10 2 " "Info: 4: + IC(0.750 ns) + CELL(0.206 ns) = 3.698 ns; Loc. = LCCOMB_X15_Y11_N10; Fanout = 2; COMB Node = 'ALU2:inst\|74284:inst2\|30~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { ALU2:inst|74284:inst2|72~25 ALU2:inst|74284:inst2|30~121 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 848 528 592 888 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.650 ns) 5.053 ns ALU2:inst\|74284:inst2\|44 5 COMB LCCOMB_X16_Y11_N28 1 " "Info: 5: + IC(0.705 ns) + CELL(0.650 ns) = 5.053 ns; Loc. = LCCOMB_X16_Y11_N28; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { ALU2:inst|74284:inst2|30~121 ALU2:inst|74284:inst2|44 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 440 1112 1176 512 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.206 ns) 6.370 ns ALU2:inst\|74284:inst2\|45~52 6 COMB LCCOMB_X16_Y12_N10 1 " "Info: 6: + IC(1.111 ns) + CELL(0.206 ns) = 6.370 ns; Loc. = LCCOMB_X16_Y12_N10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|45~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ALU2:inst|74284:inst2|44 ALU2:inst|74284:inst2|45~52 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 376 1248 1312 416 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.206 ns) 7.261 ns ALU2:inst\|selector:inst24\|inst20~10 7 COMB LCCOMB_X17_Y12_N14 6 " "Info: 7: + IC(0.685 ns) + CELL(0.206 ns) = 7.261 ns; Loc. = LCCOMB_X17_Y12_N14; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst20~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { ALU2:inst|74284:inst2|45~52 ALU2:inst|selector:inst24|inst20~10 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 32 568 632 80 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(3.276 ns) 13.100 ns RAM-d4 8 PIN PIN_198 0 " "Info: 8: + IC(2.563 ns) + CELL(3.276 ns) = 13.100 ns; Loc. = PIN_198; Fanout = 0; PIN Node = 'RAM-d4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { ALU2:inst|selector:inst24|inst20~10 RAM-d4 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -40 -480 -304 -24 "RAM-d4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.956 ns ( 37.83 % ) " "Info: Total cell delay = 4.956 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.144 ns ( 62.17 % ) " "Info: Total interconnect delay = 8.144 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|74284:inst2|72~25 ALU2:inst|74284:inst2|30~121 ALU2:inst|74284:inst2|44 ALU2:inst|74284:inst2|45~52 ALU2:inst|selector:inst24|inst20~10 RAM-d4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|74284:inst2|72~25 {} ALU2:inst|74284:inst2|30~121 {} ALU2:inst|74284:inst2|44 {} ALU2:inst|74284:inst2|45~52 {} ALU2:inst|selector:inst24|inst20~10 {} RAM-d4 {} } { 0.000ns 1.155ns 1.175ns 0.750ns 0.705ns 1.111ns 0.685ns 2.563ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.650ns 0.206ns 0.206ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { 77 inst17 inst14 inst14~clkctrl jicunqi:R1|inst16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.718 ns" { 77 {} 77~combout {} inst17 {} inst14 {} inst14~clkctrl {} jicunqi:R1|inst16 {} } { 0.000ns 0.000ns 2.476ns 0.374ns 2.488ns 0.883ns } { 0.000ns 0.974ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { jicunqi:R1|inst16 selector:B|inst23 ALU2:inst|74284:inst2|72~25 ALU2:inst|74284:inst2|30~121 ALU2:inst|74284:inst2|44 ALU2:inst|74284:inst2|45~52 ALU2:inst|selector:inst24|inst20~10 RAM-d4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { jicunqi:R1|inst16 {} selector:B|inst23 {} ALU2:inst|74284:inst2|72~25 {} ALU2:inst|74284:inst2|30~121 {} ALU2:inst|74284:inst2|44 {} ALU2:inst|74284:inst2|45~52 {} ALU2:inst|selector:inst24|inst20~10 {} RAM-d4 {} } { 0.000ns 1.155ns 1.175ns 0.750ns 0.705ns 1.111ns 0.685ns 2.563ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.650ns 0.206ns 0.206ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "UIR13 RAM-d4 21.857 ns Longest " "Info: Longest tpd from source pin \"UIR13\" to destination pin \"RAM-d4\" is 21.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns UIR13 1 PIN PIN_105 9 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 9; PIN Node = 'UIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR13 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 544 -752 -584 560 "UIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.018 ns) + CELL(0.616 ns) 9.639 ns selector:B\|inst25 2 COMB LCCOMB_X17_Y11_N6 23 " "Info: 2: + IC(8.018 ns) + CELL(0.616 ns) = 9.639 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 23; COMB Node = 'selector:B\|inst25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { UIR13 selector:B|inst25 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 312 568 632 360 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.206 ns) 11.047 ns ALU2:inst\|74285:inst1\|59~28 3 COMB LCCOMB_X16_Y12_N16 3 " "Info: 3: + IC(1.202 ns) + CELL(0.206 ns) = 11.047 ns; Loc. = LCCOMB_X16_Y12_N16; Fanout = 3; COMB Node = 'ALU2:inst\|74285:inst1\|59~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { selector:B|inst25 ALU2:inst|74285:inst1|59~28 } "NODE_NAME" } } { "74285.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74285.bdf" { { 1600 376 440 1704 "59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.370 ns) 12.455 ns ALU2:inst\|74284:inst2\|30~121 4 COMB LCCOMB_X15_Y11_N10 2 " "Info: 4: + IC(1.038 ns) + CELL(0.370 ns) = 12.455 ns; Loc. = LCCOMB_X15_Y11_N10; Fanout = 2; COMB Node = 'ALU2:inst\|74284:inst2\|30~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { ALU2:inst|74285:inst1|59~28 ALU2:inst|74284:inst2|30~121 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 848 528 592 888 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.650 ns) 13.810 ns ALU2:inst\|74284:inst2\|44 5 COMB LCCOMB_X16_Y11_N28 1 " "Info: 5: + IC(0.705 ns) + CELL(0.650 ns) = 13.810 ns; Loc. = LCCOMB_X16_Y11_N28; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { ALU2:inst|74284:inst2|30~121 ALU2:inst|74284:inst2|44 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 440 1112 1176 512 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.206 ns) 15.127 ns ALU2:inst\|74284:inst2\|45~52 6 COMB LCCOMB_X16_Y12_N10 1 " "Info: 6: + IC(1.111 ns) + CELL(0.206 ns) = 15.127 ns; Loc. = LCCOMB_X16_Y12_N10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|45~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { ALU2:inst|74284:inst2|44 ALU2:inst|74284:inst2|45~52 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 376 1248 1312 416 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.206 ns) 16.018 ns ALU2:inst\|selector:inst24\|inst20~10 7 COMB LCCOMB_X17_Y12_N14 6 " "Info: 7: + IC(0.685 ns) + CELL(0.206 ns) = 16.018 ns; Loc. = LCCOMB_X17_Y12_N14; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst20~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { ALU2:inst|74284:inst2|45~52 ALU2:inst|selector:inst24|inst20~10 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/selector.bdf" { { 32 568 632 80 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(3.276 ns) 21.857 ns RAM-d4 8 PIN PIN_198 0 " "Info: 8: + IC(2.563 ns) + CELL(3.276 ns) = 21.857 ns; Loc. = PIN_198; Fanout = 0; PIN Node = 'RAM-d4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { ALU2:inst|selector:inst24|inst20~10 RAM-d4 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { -40 -480 -304 -24 "RAM-d4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.535 ns ( 29.90 % ) " "Info: Total cell delay = 6.535 ns ( 29.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.322 ns ( 70.10 % ) " "Info: Total interconnect delay = 15.322 ns ( 70.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.857 ns" { UIR13 selector:B|inst25 ALU2:inst|74285:inst1|59~28 ALU2:inst|74284:inst2|30~121 ALU2:inst|74284:inst2|44 ALU2:inst|74284:inst2|45~52 ALU2:inst|selector:inst24|inst20~10 RAM-d4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.857 ns" { UIR13 {} UIR13~combout {} selector:B|inst25 {} ALU2:inst|74285:inst1|59~28 {} ALU2:inst|74284:inst2|30~121 {} ALU2:inst|74284:inst2|44 {} ALU2:inst|74284:inst2|45~52 {} ALU2:inst|selector:inst24|inst20~10 {} RAM-d4 {} } { 0.000ns 0.000ns 8.018ns 1.202ns 1.038ns 0.705ns 1.111ns 0.685ns 2.563ns } { 0.000ns 1.005ns 0.616ns 0.206ns 0.370ns 0.650ns 0.206ns 0.206ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "upc:inst5\|74161:inst9\|f74161:sub\|9 UIR8 77 1.023 ns register " "Info: th for register \"upc:inst5\|74161:inst9\|f74161:sub\|9\" (data pin = \"UIR8\", clock pin = \"77\") is 1.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "77 destination 8.647 ns + Longest register " "Info: + Longest clock path from clock \"77\" to destination register is 8.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns 77 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = '77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 77 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 976 -1472 -1304 992 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.476 ns) + CELL(0.651 ns) 4.101 ns inst17 2 COMB LCCOMB_X33_Y8_N18 8 " "Info: 2: + IC(2.476 ns) + CELL(0.651 ns) = 4.101 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 8; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { 77 inst17 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.980 ns) + CELL(0.000 ns) 7.081 ns inst17~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.980 ns) + CELL(0.000 ns) = 7.081 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1064 -840 -776 1112 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 8.647 ns upc:inst5\|74161:inst9\|f74161:sub\|9 4 REG LCFF_X33_Y8_N17 7 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 8.647 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 7; REG Node = 'upc:inst5\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst17~clkctrl upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.291 ns ( 26.49 % ) " "Info: Total cell delay = 2.291 ns ( 26.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.356 ns ( 73.51 % ) " "Info: Total interconnect delay = 6.356 ns ( 73.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.647 ns" { 77 inst17 inst17~clkctrl upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.647 ns" { 77 {} 77~combout {} inst17 {} inst17~clkctrl {} upc:inst5|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 2.476ns 2.980ns 0.900ns } { 0.000ns 0.974ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.930 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns UIR8 1 PIN PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; PIN Node = 'UIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR8 } "NODE_NAME" } } { "test3.bdf" "" { Schematic "C:/Users/dell/Desktop/mmlyf3/test3.bdf" { { 1040 456 624 1056 "UIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.188 ns) + CELL(0.650 ns) 7.822 ns upc:inst5\|74161:inst9\|f74161:sub\|75~50 2 COMB LCCOMB_X33_Y8_N16 1 " "Info: 2: + IC(6.188 ns) + CELL(0.650 ns) = 7.822 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'upc:inst5\|74161:inst9\|f74161:sub\|75~50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.838 ns" { UIR8 upc:inst5|74161:inst9|f74161:sub|75~50 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.930 ns upc:inst5\|74161:inst9\|f74161:sub\|9 3 REG LCFF_X33_Y8_N17 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.930 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 7; REG Node = 'upc:inst5\|74161:inst9\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { upc:inst5|74161:inst9|f74161:sub|75~50 upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.742 ns ( 21.97 % ) " "Info: Total cell delay = 1.742 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.188 ns ( 78.03 % ) " "Info: Total interconnect delay = 6.188 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.930 ns" { UIR8 upc:inst5|74161:inst9|f74161:sub|75~50 upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.930 ns" { UIR8 {} UIR8~combout {} upc:inst5|74161:inst9|f74161:sub|75~50 {} upc:inst5|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 6.188ns 0.000ns } { 0.000ns 0.984ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.647 ns" { 77 inst17 inst17~clkctrl upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.647 ns" { 77 {} 77~combout {} inst17 {} inst17~clkctrl {} upc:inst5|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 2.476ns 2.980ns 0.900ns } { 0.000ns 0.974ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.930 ns" { UIR8 upc:inst5|74161:inst9|f74161:sub|75~50 upc:inst5|74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.930 ns" { UIR8 {} UIR8~combout {} upc:inst5|74161:inst9|f74161:sub|75~50 {} upc:inst5|74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 6.188ns 0.000ns } { 0.000ns 0.984ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 17:52:42 2016 " "Info: Processing ended: Fri Oct 14 17:52:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
