Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 12:08:00 2025
| Host         : LAPTOP-1FPGTP41 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vedic_multiplier_8bit_timing_summary_routed.rpt -pb vedic_multiplier_8bit_timing_summary_routed.pb -rpx vedic_multiplier_8bit_timing_summary_routed.rpx -warn_on_violation
| Design       : vedic_multiplier_8bit
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.612        0.000                      0                   17        0.273        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.612        0.000                      0                   17        0.273        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.812ns (53.959%)  route 1.546ns (46.041%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.620     4.553    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.478     5.031 r  refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.745     5.776    refresh_counter_reg_n_0_[7]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699     6.475 r  refresh_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    refresh_counter_reg[8]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  refresh_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.589    refresh_counter_reg[12]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.811 r  refresh_counter_reg[14]_i_3/O[0]
                         net (fo=1, routed)           0.801     7.612    data0[13]
    SLICE_X63Y63         LUT3 (Prop_lut3_I2_O)        0.299     7.911 r  refresh_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     7.911    refresh_counter[13]
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[13]/C
                         clock pessimism              0.242    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X63Y63         FDCE (Setup_fdce_C_D)        0.031    14.523    refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.824ns (56.452%)  route 1.407ns (43.548%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.620     4.553    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.478     5.031 r  refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.745     5.776    refresh_counter_reg_n_0_[7]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699     6.475 r  refresh_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    refresh_counter_reg[8]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.788 r  refresh_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662     7.450    data0[12]
    SLICE_X63Y63         LUT3 (Prop_lut3_I2_O)        0.334     7.784 r  refresh_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     7.784    refresh_counter[12]
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[12]/C
                         clock pessimism              0.242    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X63Y63         FDCE (Setup_fdce_C_D)        0.075    14.567    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.994ns (31.328%)  route 2.179ns (68.672%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     4.971 f  refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.690     5.661    refresh_counter_reg_n_0_[14]
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.297     5.958 r  refresh_counter[14]_i_5/O
                         net (fo=1, routed)           0.641     6.599    refresh_counter[14]_i_5_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.723 r  refresh_counter[14]_i_2/O
                         net (fo=17, routed)          0.848     7.571    refresh_counter[14]_i_2_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I0_O)        0.154     7.725 r  refresh_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     7.725    refresh_counter[14]
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[14]/C
                         clock pessimism              0.267    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X63Y63         FDCE (Setup_fdce_C_D)        0.075    14.592    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.964ns (30.801%)  route 2.166ns (69.199%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     4.971 f  refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.690     5.661    refresh_counter_reg_n_0_[14]
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.297     5.958 r  refresh_counter[14]_i_5/O
                         net (fo=1, routed)           0.641     6.599    refresh_counter[14]_i_5_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.723 r  refresh_counter[14]_i_2/O
                         net (fo=17, routed)          0.835     7.558    refresh_counter[14]_i_2_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I0_O)        0.124     7.682 r  refresh_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.682    refresh_counter[5]
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.286    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[5]/C
                         clock pessimism              0.242    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X64Y62         FDCE (Setup_fdce_C_D)        0.081    14.574    refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.763ns (56.608%)  route 1.351ns (43.392%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     4.554    clk_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419     4.973 r  refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.690     5.663    refresh_counter_reg_n_0_[3]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     6.360 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    refresh_counter_reg[4]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.673 r  refresh_counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.662     7.334    data0[8]
    SLICE_X63Y62         LUT3 (Prop_lut3_I2_O)        0.334     7.668 r  refresh_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.668    refresh_counter[8]
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.286    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[8]/C
                         clock pessimism              0.242    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X63Y62         FDCE (Setup_fdce_C_D)        0.075    14.568    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.992ns (31.414%)  route 2.166ns (68.586%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     4.971 f  refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.690     5.661    refresh_counter_reg_n_0_[14]
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.297     5.958 r  refresh_counter[14]_i_5/O
                         net (fo=1, routed)           0.641     6.599    refresh_counter[14]_i_5_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.723 r  refresh_counter[14]_i_2/O
                         net (fo=17, routed)          0.835     7.558    refresh_counter[14]_i_2_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I0_O)        0.152     7.710 r  refresh_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.710    refresh_counter[7]
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.286    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/C
                         clock pessimism              0.242    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X64Y62         FDCE (Setup_fdce_C_D)        0.118    14.611    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.724ns (55.740%)  route 1.369ns (44.260%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.620     4.553    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.478     5.031 r  refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.745     5.776    refresh_counter_reg_n_0_[7]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699     6.475 r  refresh_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    refresh_counter_reg[8]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.697 r  refresh_counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.624     7.321    data0[9]
    SLICE_X63Y63         LUT3 (Prop_lut3_I2_O)        0.325     7.646 r  refresh_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.646    refresh_counter[9]
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[9]/C
                         clock pessimism              0.242    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X63Y63         FDCE (Setup_fdce_C_D)        0.075    14.567    refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 1.753ns (57.929%)  route 1.273ns (42.071%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.621     4.554    clk_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.419     4.973 r  refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.690     5.663    refresh_counter_reg_n_0_[3]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     6.360 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.360    refresh_counter_reg[4]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.694 r  refresh_counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.583     7.277    data0[6]
    SLICE_X63Y62         LUT3 (Prop_lut3_I2_O)        0.303     7.580 r  refresh_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.580    refresh_counter[6]
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.286    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[6]/C
                         clock pessimism              0.242    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X63Y62         FDCE (Setup_fdce_C_D)        0.029    14.522    refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 1.814ns (61.062%)  route 1.157ns (38.938%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.620     4.553    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.478     5.031 r  refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.745     5.776    refresh_counter_reg_n_0_[7]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699     6.475 r  refresh_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    refresh_counter_reg[8]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.809 r  refresh_counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.411     7.221    data0[10]
    SLICE_X63Y63         LUT3 (Prop_lut3_I2_O)        0.303     7.524 r  refresh_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.524    refresh_counter[10]
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[10]/C
                         clock pessimism              0.242    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X63Y63         FDCE (Setup_fdce_C_D)        0.029    14.521    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.964ns (32.474%)  route 2.005ns (67.526%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.419     4.971 f  refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.690     5.661    refresh_counter_reg_n_0_[14]
    SLICE_X63Y63         LUT6 (Prop_lut6_I1_O)        0.297     5.958 r  refresh_counter[14]_i_5/O
                         net (fo=1, routed)           0.641     6.599    refresh_counter[14]_i_5_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.723 r  refresh_counter[14]_i_2/O
                         net (fo=17, routed)          0.674     7.396    refresh_counter[14]_i_2_n_0
    SLICE_X63Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  refresh_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.520    refresh_counter[2]
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503    14.287    clk_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[2]/C
                         clock pessimism              0.242    14.529    
                         clock uncertainty           -0.035    14.494    
    SLICE_X63Y61         FDCE (Setup_fdce_C_D)        0.031    14.525    refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.187ns (44.745%)  route 0.231ns (55.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.231     1.950    refresh_counter_reg_n_0_[0]
    SLICE_X64Y63         LUT4 (Prop_lut4_I1_O)        0.046     1.996 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.996    digit_select[1]_i_1_n_0
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.935    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[1]/C
                         clock pessimism             -0.343     1.592    
    SLICE_X64Y63         FDCE (Hold_fdce_C_D)         0.131     1.723    digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.613%)  route 0.231ns (55.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.231     1.950    refresh_counter_reg_n_0_[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.995 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.995    digit_select[0]_i_1_n_0
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.935    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
                         clock pessimism             -0.343     1.592    
    SLICE_X64Y63         FDCE (Hold_fdce_C_D)         0.120     1.712    digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.184ns (41.843%)  route 0.256ns (58.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.256     1.975    refresh_counter_reg_n_0_[0]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.043     2.018 r  refresh_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.018    refresh_counter[7]
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.936    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.343     1.593    
    SLICE_X64Y62         FDCE (Hold_fdce_C_D)         0.131     1.724    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.106%)  route 0.256ns (57.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.256     1.975    refresh_counter_reg_n_0_[0]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.045     2.020 r  refresh_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.020    refresh_counter[5]
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.936    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[5]/C
                         clock pessimism             -0.343     1.593    
    SLICE_X64Y62         FDCE (Hold_fdce_C_D)         0.121     1.714    refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.183ns (39.827%)  route 0.276ns (60.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.276     1.996    refresh_counter_reg_n_0_[0]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.042     2.038 r  refresh_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.038    refresh_counter[12]
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.935    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.343     1.592    
    SLICE_X63Y63         FDCE (Hold_fdce_C_D)         0.107     1.699    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.217%)  route 0.276ns (59.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.276     1.996    refresh_counter_reg_n_0_[0]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045     2.041 r  refresh_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.041    refresh_counter[10]
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.935    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[10]/C
                         clock pessimism             -0.343     1.592    
    SLICE_X63Y63         FDCE (Hold_fdce_C_D)         0.091     1.683    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.996%)  route 0.268ns (59.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 f  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.268     1.987    refresh_counter_reg_n_0_[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.032 r  refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.032    refresh_counter[0]
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.936    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
                         clock pessimism             -0.358     1.578    
    SLICE_X63Y62         FDCE (Hold_fdce_C_D)         0.092     1.670    refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.863%)  route 0.319ns (63.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.319     2.038    refresh_counter_reg_n_0_[0]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045     2.083 r  refresh_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.083    refresh_counter[14]
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.935    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[14]/C
                         clock pessimism             -0.343     1.592    
    SLICE_X63Y63         FDCE (Hold_fdce_C_D)         0.107     1.699    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.796%)  route 0.334ns (64.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.334     2.053    refresh_counter_reg_n_0_[0]
    SLICE_X63Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.098 r  refresh_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.098    refresh_counter[4]
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.343     1.595    
    SLICE_X63Y61         FDCE (Hold_fdce_C_D)         0.107     1.702    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.863%)  route 0.319ns (63.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.578    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.319     2.038    refresh_counter_reg_n_0_[0]
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.045     2.083 r  refresh_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.083    refresh_counter[13]
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.935    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[13]/C
                         clock pessimism             -0.343     1.592    
    SLICE_X63Y63         FDCE (Hold_fdce_C_D)         0.092     1.684    refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.399    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y63    digit_select_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y63    digit_select_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y62    refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63    refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63    refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63    refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63    refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63    refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y61    refresh_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63    digit_select_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63    digit_select_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63    digit_select_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63    digit_select_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62    refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62    refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63    digit_select_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63    digit_select_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63    digit_select_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63    digit_select_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62    refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62    refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    refresh_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.807ns  (logic 8.214ns (41.468%)  route 11.593ns (58.532%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=2 LUT4=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.179 f  p_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           1.506    12.685    p_OBUF[14]
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.301    12.986 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.585    13.571    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.150    13.721 r  segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.348    16.068    segments_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.739    19.807 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.807    segments[3]
    C2                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.796ns  (logic 8.215ns (41.500%)  route 11.581ns (58.500%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=2 LUT4=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.179 f  p_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           1.506    12.685    p_OBUF[14]
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.301    12.986 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826    13.812    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.152    13.964 r  segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.094    16.057    segments_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.739    19.796 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.796    segments[4]
    B1                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.705ns  (logic 8.186ns (41.543%)  route 11.519ns (58.457%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=2 LUT4=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.179 f  p_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           1.506    12.685    p_OBUF[14]
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.301    12.986 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827    13.813    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I3_O)        0.152    13.965 r  segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.031    15.996    segments_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.710    19.705 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.705    segments[5]
    H4                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.575ns  (logic 7.973ns (40.733%)  route 11.601ns (59.267%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=2 LUT4=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.179 f  p_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           1.506    12.685    p_OBUF[14]
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.301    12.986 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827    13.813    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I3_O)        0.124    13.937 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.113    16.050    segments_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.525    19.575 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.575    segments[0]
    F4                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.462ns  (logic 7.969ns (40.947%)  route 11.493ns (59.053%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=2 LUT4=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.179 f  p_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           1.506    12.685    p_OBUF[14]
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.301    12.986 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827    13.813    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    13.937 r  segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.005    15.941    segments_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    19.462 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.462    segments[6]
    D1                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.345ns  (logic 7.993ns (41.317%)  route 11.352ns (58.683%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=2 LUT4=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.179 f  p_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           1.506    12.685    p_OBUF[14]
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.301    12.986 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826    13.812    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    13.936 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865    15.801    segments_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544    19.345 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.345    segments[2]
    D2                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.997ns  (logic 7.937ns (41.780%)  route 11.060ns (58.220%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=2 LUT4=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.179 r  p_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           1.506    12.685    p_OBUF[14]
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.301    12.986 f  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.585    13.571    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.695 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.814    15.509    segments_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    18.997 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.997    segments[1]
    J3                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            p[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.053ns  (logic 7.728ns (42.806%)  route 10.325ns (57.194%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.179 r  p_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           3.170    14.349    p_OBUF[14]
    B4                   OBUF (Prop_obuf_I_O)         3.704    18.053 r  p_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.053    p[14]
    B4                                                                r  p[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            p[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.949ns  (logic 7.813ns (43.530%)  route 10.136ns (56.470%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.243 r  p_OBUF[15]_inst_i_1/O[3]
                         net (fo=2, routed)           2.981    14.224    p_OBUF[15]
    A4                   OBUF (Prop_obuf_I_O)         3.725    17.949 r  p_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.949    p[15]
    A4                                                                r  p[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            p[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.932ns  (logic 7.626ns (42.524%)  route 10.307ns (57.476%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  a_IBUF[2]_inst/O
                         net (fo=21, routed)          2.835     4.287    a_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.411 f  p_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     4.845    p_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.969 f  p_OBUF[7]_inst_i_35/O
                         net (fo=2, routed)           0.538     5.507    p_OBUF[7]_inst_i_35_n_0
    SLICE_X64Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.631 r  p_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.828     6.459    p_OBUF[7]_inst_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.583 r  p_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.721     7.304    w2[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.428 r  p_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.428    p_OBUF[7]_inst_i_11_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.829 r  p_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    p_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.142 r  p_OBUF[11]_inst_i_5/O[3]
                         net (fo=2, routed)           0.984     9.126    a1[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.338     9.464 r  p_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.816    10.280    p_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.355    10.635 r  p_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.635    p_OBUF[15]_inst_i_6_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.062 r  p_OBUF[15]_inst_i_1/O[1]
                         net (fo=2, routed)           3.152    14.213    p_OBUF[13]
    A3                   OBUF (Prop_obuf_I_O)         3.719    17.932 r  p_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.932    p[13]
    A3                                                                r  p[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.490ns (56.993%)  route 1.124ns (43.007%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    N2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  b_IBUF[1]_inst/O
                         net (fo=12, routed)          0.609     0.833    b_IBUF[1]
    SLICE_X65Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.878 r  p_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.515     1.393    p_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     2.614 r  p_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.614    p[1]
    G2                                                                r  p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            p[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.487ns (54.724%)  route 1.231ns (45.276%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  b_IBUF[2]_inst/O
                         net (fo=25, routed)          0.634     0.854    b_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.899 r  p_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.596     1.495    p_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.223     2.718 r  p_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.718    p[3]
    F2                                                                r  p[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.488ns (54.018%)  route 1.267ns (45.982%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  b_IBUF[2]_inst/O
                         net (fo=25, routed)          0.635     0.855    b_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  p_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.631     1.531    p_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.223     2.755 r  p_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.755    p[2]
    F1                                                                r  p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.560ns (55.494%)  route 1.251ns (44.506%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          0.785     1.016    b_IBUF[0]
    SLICE_X65Y46         LUT2 (Prop_lut2_I1_O)        0.046     1.062 r  p_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.466     1.528    p_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.283     2.811 r  p_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.811    p[0]
    G1                                                                r  p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            p[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.630ns (55.145%)  route 1.326ns (44.855%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  b_IBUF[6]_inst/O
                         net (fo=26, routed)          0.640     0.865    b_IBUF[6]
    SLICE_X60Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.910 r  p_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.910    p_OBUF[7]_inst_i_4_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.975 r  p_OBUF[7]_inst_i_1/O[2]
                         net (fo=2, routed)           0.686     1.661    p_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         1.295     2.956 r  p_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.956    p[6]
    E3                                                                r  p[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            p[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.614ns (51.555%)  route 1.516ns (48.445%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  b_IBUF[4]_inst/O
                         net (fo=17, routed)          0.713     0.931    b_IBUF[4]
    SLICE_X60Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.976 r  p_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.976    p_OBUF[7]_inst_i_6_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.046 r  p_OBUF[7]_inst_i_1/O[0]
                         net (fo=2, routed)           0.804     1.850    p_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.280     3.130 r  p_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.130    p[4]
    E1                                                                r  p[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            p[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.158ns  (logic 1.677ns (53.110%)  route 1.481ns (46.890%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  b_IBUF[4]_inst/O
                         net (fo=17, routed)          0.713     0.931    b_IBUF[4]
    SLICE_X60Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.976 r  p_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.976    p_OBUF[7]_inst_i_6_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.081 r  p_OBUF[7]_inst_i_1/O[1]
                         net (fo=2, routed)           0.768     1.849    p_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         1.309     3.158 r  p_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.158    p[5]
    E2                                                                r  p[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.544ns (48.770%)  route 1.622ns (51.230%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  b_IBUF[2]_inst/O
                         net (fo=25, routed)          0.635     0.855    b_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  p_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.405     1.305    p_OBUF[2]
    SLICE_X64Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.350 f  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.203     1.553    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.598 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.977    segments_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.190     3.167 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.167    segments[1]
    J3                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            p[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.185ns  (logic 1.745ns (54.782%)  route 1.440ns (45.218%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    L1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  b_IBUF[5]_inst/O
                         net (fo=14, routed)          0.441     0.657    b_IBUF[5]
    SLICE_X64Y47         LUT4 (Prop_lut4_I2_O)        0.048     0.705 r  p_OBUF[11]_inst_i_17/O
                         net (fo=2, routed)           0.165     0.870    p_OBUF[11]_inst_i_17_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I2_O)        0.118     0.988 r  p_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.988    p_OBUF[11]_inst_i_7_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.053 r  p_OBUF[11]_inst_i_1/O[2]
                         net (fo=2, routed)           0.835     1.888    p_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.297     3.185 r  p_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.185    p[10]
    B2                                                                r  p[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            p[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.291ns  (logic 1.762ns (53.522%)  route 1.530ns (46.478%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  b_IBUF[6]_inst/O
                         net (fo=26, routed)          0.640     0.865    b_IBUF[6]
    SLICE_X60Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.910 r  p_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.910    p_OBUF[7]_inst_i_4_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.021 r  p_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.021    p_OBUF[7]_inst_i_1_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.061 r  p_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.061    p_OBUF[11]_inst_i_1_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.114 r  p_OBUF[15]_inst_i_1/O[0]
                         net (fo=2, routed)           0.890     2.004    p_OBUF[12]
    B3                   OBUF (Prop_obuf_I_O)         1.287     3.291 r  p_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.291    p[12]
    B3                                                                r  p[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.570ns  (logic 4.664ns (54.420%)  route 3.906ns (45.580%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.478     5.030 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.841     5.870    digit_select_reg_n_0_[1]
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.165 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.718     6.884    segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.152     7.036 r  segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.348     9.383    segments_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.739    13.122 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.122    segments[3]
    C2                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 4.533ns (54.362%)  route 3.805ns (45.638%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.518     5.070 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.885     5.955    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.079 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826     6.905    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.152     7.057 r  segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.094     9.151    segments_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.739    12.890 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.890    segments[4]
    B1                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.504ns (54.607%)  route 3.744ns (45.393%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.518     5.070 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.885     5.955    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.079 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     6.906    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I3_O)        0.152     7.058 r  segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.031     9.090    segments_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.710    12.799 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.799    segments[5]
    H4                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.116ns  (logic 4.291ns (52.864%)  route 3.826ns (47.136%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.518     5.070 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.885     5.955    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.079 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     6.906    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I3_O)        0.124     7.030 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.113     9.144    segments_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.525    12.668 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.668    segments[0]
    F4                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.003ns  (logic 4.286ns (53.556%)  route 3.717ns (46.444%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.518     5.070 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.885     5.955    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.079 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     6.906    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124     7.030 r  segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.005     9.035    segments_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    12.555 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.555    segments[6]
    D1                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 4.310ns (54.650%)  route 3.577ns (45.350%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.518     5.070 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.885     5.955    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.079 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826     6.905    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124     7.029 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.895    segments_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544    12.439 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.439    segments[2]
    D2                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 4.385ns (56.525%)  route 3.373ns (43.475%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.478     5.030 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.841     5.870    digit_select_reg_n_0_[1]
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.295     6.165 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.718     6.884    segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.008 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.814     8.822    segments_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    12.310 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.310    segments[1]
    J3                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.553ns  (logic 4.301ns (56.952%)  route 3.251ns (43.048%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.478     5.030 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.248     6.278    digit_select_reg_n_0_[1]
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.295     6.573 r  anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.003     8.576    anodes_OBUF[1]
    F3                   OBUF (Prop_obuf_I_O)         3.528    12.105 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.105    anodes[1]
    F3                                                                r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.507ns  (logic 4.526ns (60.286%)  route 2.981ns (39.714%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.478     5.030 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.063     6.093    digit_select_reg_n_0_[1]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.323     6.416 r  anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.919     8.334    anodes_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         3.725    12.059 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.059    anodes[0]
    E4                                                                r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 4.490ns (60.662%)  route 2.912ns (39.338%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.619     4.552    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.478     5.030 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.248     6.278    digit_select_reg_n_0_[1]
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.317     6.595 r  anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.259    anodes_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         3.695    11.954 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.954    anodes[2]
    J4                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.466ns (70.715%)  route 0.607ns (29.285%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.164     1.741 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.272     2.014    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.043     2.057 r  anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.391    anodes_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         1.259     3.650 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.650    anodes[2]
    J4                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.421ns (68.393%)  route 0.657ns (31.607%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.164     1.741 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.265     2.007    digit_select_reg_n_0_[0]
    SLICE_X65Y62         LUT2 (Prop_lut2_I0_O)        0.045     2.052 r  anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.443    anodes_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.212     3.655 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.655    anodes[3]
    H3                                                                r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.438ns (65.809%)  route 0.747ns (34.191%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.164     1.741 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.272     2.014    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.059 r  anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.534    anodes_OBUF[1]
    F3                   OBUF (Prop_obuf_I_O)         1.229     3.763 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.763    anodes[1]
    F3                                                                r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.492ns (67.666%)  route 0.713ns (32.334%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.164     1.741 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.265     2.007    digit_select_reg_n_0_[0]
    SLICE_X65Y62         LUT2 (Prop_lut2_I0_O)        0.042     2.049 r  anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.496    anodes_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.286     3.782 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.782    anodes[0]
    E4                                                                r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.481ns (64.839%)  route 0.803ns (35.161%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.148     1.725 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.221     1.946    digit_select_reg_n_0_[1]
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.098     2.044 f  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.203     2.247    segments_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.045     2.292 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.671    segments_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.190     3.861 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.861    segments[1]
    J3                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.475ns (61.287%)  route 0.932ns (38.713%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.164     1.741 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.334     2.076    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.121 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.121     2.242    segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.287 r  segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.763    segments_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         1.221     3.985 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.985    segments[6]
    D1                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.499ns (61.321%)  route 0.945ns (38.679%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.164     1.741 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.334     2.076    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.121 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.207     2.328    segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.373 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.777    segments_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.245     4.022 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.022    segments[2]
    D2                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.526ns (60.372%)  route 1.001ns (39.628%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.164     1.741 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.334     2.076    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.121 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.207     2.328    segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.046     2.374 r  segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.460     2.834    segments_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         1.271     4.104 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.104    segments[5]
    H4                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.480ns (57.279%)  route 1.104ns (42.721%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.164     1.741 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.334     2.076    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.121 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.207     2.328    segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.373 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.562     2.935    segments_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.226     4.160 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.160    segments[0]
    F4                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.552ns (59.200%)  route 1.070ns (40.800%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.577    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.164     1.741 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.334     2.076    digit_select_reg_n_0_[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.121 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.207     2.328    segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.373 r  segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.901    segments_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         1.298     4.200 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.200    segments[4]
    B1                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            digit_select_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.065ns  (logic 1.456ns (47.520%)  route 1.609ns (52.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.609     3.065    rst_IBUF
    SLICE_X64Y63         FDCE                                         f  digit_select_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501     4.285    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            digit_select_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.065ns  (logic 1.456ns (47.520%)  route 1.609ns (52.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.609     3.065    rst_IBUF
    SLICE_X64Y63         FDCE                                         f  digit_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501     4.285    clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  digit_select_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 1.456ns (48.309%)  route 1.558ns (51.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.558     3.015    rst_IBUF
    SLICE_X63Y63         FDCE                                         f  refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501     4.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 1.456ns (48.309%)  route 1.558ns (51.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.558     3.015    rst_IBUF
    SLICE_X63Y63         FDCE                                         f  refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501     4.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 1.456ns (48.309%)  route 1.558ns (51.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.558     3.015    rst_IBUF
    SLICE_X63Y63         FDCE                                         f  refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501     4.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 1.456ns (48.309%)  route 1.558ns (51.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.558     3.015    rst_IBUF
    SLICE_X63Y63         FDCE                                         f  refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501     4.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 1.456ns (48.309%)  route 1.558ns (51.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.558     3.015    rst_IBUF
    SLICE_X63Y63         FDCE                                         f  refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501     4.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 1.456ns (48.309%)  route 1.558ns (51.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.558     3.015    rst_IBUF
    SLICE_X63Y63         FDCE                                         f  refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501     4.285    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.914ns  (logic 1.456ns (49.976%)  route 1.458ns (50.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.458     2.914    rst_IBUF
    SLICE_X64Y62         FDCE                                         f  refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502     4.286    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.914ns  (logic 1.456ns (49.976%)  route 1.458ns (50.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.458     2.914    rst_IBUF
    SLICE_X64Y62         FDCE                                         f  refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502     4.286    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.225ns (31.282%)  route 0.493ns (68.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.493     0.718    rst_IBUF
    SLICE_X63Y61         FDCE                                         f  refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.225ns (31.282%)  route 0.493ns (68.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.493     0.718    rst_IBUF
    SLICE_X63Y61         FDCE                                         f  refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.225ns (31.282%)  route 0.493ns (68.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.493     0.718    rst_IBUF
    SLICE_X63Y61         FDCE                                         f  refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.225ns (31.282%)  route 0.493ns (68.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.493     0.718    rst_IBUF
    SLICE_X63Y61         FDCE                                         f  refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.225ns (28.340%)  route 0.568ns (71.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.568     0.792    rst_IBUF
    SLICE_X63Y62         FDCE                                         f  refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.936    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.225ns (28.340%)  route 0.568ns (71.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.568     0.792    rst_IBUF
    SLICE_X63Y62         FDCE                                         f  refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.936    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.225ns (28.340%)  route 0.568ns (71.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.568     0.792    rst_IBUF
    SLICE_X63Y62         FDCE                                         f  refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.936    clk_IBUF_BUFG
    SLICE_X63Y62         FDCE                                         r  refresh_counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.225ns (27.404%)  route 0.595ns (72.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.595     0.819    rst_IBUF
    SLICE_X64Y62         FDCE                                         f  refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.936    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.225ns (27.404%)  route 0.595ns (72.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.595     0.819    rst_IBUF
    SLICE_X64Y62         FDCE                                         f  refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.936    clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  refresh_counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.225ns (26.203%)  route 0.632ns (73.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.632     0.857    rst_IBUF
    SLICE_X63Y63         FDCE                                         f  refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.935    clk_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  refresh_counter_reg[10]/C





