// Seed: 1138703797
module module_0;
  logic id_1;
  reg id_2, id_3;
  logic id_4 = id_4;
  type_10(
      1, 1
  );
  logic id_5;
  type_12 id_6 (
      .id_0(1),
      .id_1(1'b0 + id_2),
      .id_2(1'b0),
      .id_3(id_3)
  );
  assign id_2 = id_3 == id_1;
  assign id_5 = 1;
  always @(negedge 1'b0 - id_1) begin
    id_2 <= 1;
  end
endmodule
