library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;


entity d_flip-flop is
	port
	(
		d,clk,nrst : in std_logic;
		clk_out : out std_logic
	);
end entity;

architecture rt1 of d_flip-flop is	

signal q : std_logic;

begin

		process(d,clk,nrst)
		begin
		
		if(clk'event and clk='1') then
			if(nrst='0') then
				q <= '0';
			else
				d <= not q;
			end if;
		end if;
		
		clk_out <= q;
		
		end process;

end rt1;
