// Seed: 2659465657
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  logic id_3;
  assign module_1.id_7 = 0;
  always @(-1) begin : LABEL_0
    fork
      id_3 <= id_0;
      id_4;
    join_none
  end
  genvar id_5;
  always @* id_3 = 1;
  assign id_3 = 1 * ~id_5;
  always @(posedge -1) begin : LABEL_1
    assign id_5 = -1;
  end
  assign id_3 = 1;
  parameter id_6 = -1, id_7 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd72
) (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    inout  wor   id_3,
    output uwire _id_4,
    input  uwire id_5,
    output uwire id_6,
    input  tri   id_7
);
  wire id_9;
  wire id_10;
  logic [id_4 : id_4  <  1] id_11;
  ;
  module_0 modCall_1 (
      id_1,
      id_5
  );
endmodule
