#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 11 18:52:24 2024
# Process ID: 9112
# Current directory: E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16276 E:\Verilog\KNU_CCDC-Integrate\KNU_CCDC-Integrate\KNU_CCDC\KNU_CNN.xpr
# Log file: E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/vivado.log
# Journal file: E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.xpr
INFO: [Project 1-313] Project file moved from 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close [ open E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv w ]
add_files E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv
update_compile_order -fileset sources_1
close [ open E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv w ]
add_files E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv
update_compile_order -fileset sources_1
close [ open E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.v w ]
add_files E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.v] -no_script -reset -force -quiet
remove_files  E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.v
file delete -force E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.v
close [ open E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_layer.sv w ]
add_files E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_layer.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_layer.sv] -no_script -reset -force -quiet
remove_files  E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_layer.sv
file delete -force E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_layer.sv
close [ open E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv w ]
add_files E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv w ]
add_files -fileset sim_1 E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_acc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_acc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_acc_behav xil_defaultlib.tb_acc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_acc_behav xil_defaultlib.tb_acc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.tb_acc
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot tb_acc_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top tb_FC_layer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" Line 1. Module FC_layer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" Line 1. Module max_finder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer_default
Compiling module xil_defaultlib.tb_FC_layer
ERROR: [VRFC 10-536] constant expression required [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:68]
ERROR: [VRFC 10-1302] range index value is not constant [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:68]
ERROR: [XSIM 43-3178] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" Line 87. Memory data_out is not a legal argument for printing. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
ERROR: [VRFC 10-4982] syntax error near 'always' [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:68]
ERROR: [VRFC 10-2790] SystemVerilog keyword always used in incorrect context [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:68]
ERROR: [VRFC 10-4982] syntax error near 'always' [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:105]
ERROR: [VRFC 10-2790] SystemVerilog keyword always used in incorrect context [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:105]
ERROR: [VRFC 10-2865] module 'tb_FC_layer' ignored due to previous errors [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" Line 1. Module FC_layer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" Line 1. Module max_finder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer_default
Compiling module xil_defaultlib.tb_FC_layer
ERROR: [VRFC 10-536] constant expression required [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:68]
ERROR: [VRFC 10-1302] range index value is not constant [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:68]
ERROR: [XSIM 43-3178] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" Line 87. Memory data_out is not a legal argument for printing. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" Line 1. Module FC_layer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" Line 1. Module max_finder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer_default
Compiling module xil_defaultlib.tb_FC_layer
ERROR: [VRFC 10-536] constant expression required [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:70]
ERROR: [VRFC 10-1302] range index value is not constant [E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv:70]
ERROR: [XSIM 43-3178] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" Line 91. Memory data_out is not a legal argument for printing. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" Line 1. Module FC_layer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" Line 1. Module max_finder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer_default
Compiling module xil_defaultlib.tb_FC_layer
ERROR: [XSIM 43-3178] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" Line 101. Memory data_out is not a legal argument for printing. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" Line 1. Module FC_layer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" Line 1. Module max_finder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer_default
Compiling module xil_defaultlib.tb_FC_layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FC_layer_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/xsim.dir/tb_FC_layer_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 11 22:18:57 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FC_layer_behav -key {Behavioral:sim_1:Functional:tb_FC_layer} -tclbatch {tb_FC_layer.tcl} -view {E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg} -view {E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/tb_acc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg
WARNING: Simulation object /tb_top/TOP_inst/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/image_idx was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/cycle was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter1_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter2_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter3_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/bias_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/valid_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/\PE_ARRAY2[1].Ch2 /line_buffer1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/\PE_ARRAY2[1].Ch2 /line_buffer2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/\PE_ARRAY2[1].Ch2 /line_buffer3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/\PE_ARRAY2[1].Ch2 /line_buffer4 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/\PE_ARRAY2[1].Ch2 /line_buffer5 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/relu_en was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/relu_en was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/relu_en was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/addr_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/buffer1_we was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/addr_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/buffer1_we was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/addr_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/buffer1_we was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/mem was not found in the design.
open_wave_config E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/tb_acc_behav.wcfg
WARNING: Simulation object /tb_acc/valid_i was not found in the design.
WARNING: Simulation object /tb_acc/done was not found in the design.
WARNING: Simulation object /tb_acc/count was not found in the design.
WARNING: Simulation object /tb_acc/phase was not found in the design.
WARNING: Simulation object /tb_acc/dut/clk_i was not found in the design.
WARNING: Simulation object /tb_acc/dut/rstn_i was not found in the design.
WARNING: Simulation object /tb_acc/dut/valid_i was not found in the design.
WARNING: Simulation object /tb_acc/dut/rd_en_i was not found in the design.
WARNING: Simulation object /tb_acc/dut/rd_ptr was not found in the design.
WARNING: Simulation object /tb_acc/dut/conv_in was not found in the design.
WARNING: Simulation object /tb_acc/dut/conv_sum was not found in the design.
WARNING: Simulation object /tb_acc/dut/done was not found in the design.
WARNING: Simulation object /tb_acc/dut/acc was not found in the design.
WARNING: Simulation object /tb_acc/dut/wr_ptr was not found in the design.
WARNING: Simulation object /tb_acc/dut/cycle_count was not found in the design.
source tb_FC_layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File E:/Verilog/CNN_MNIST/08_flatten_output.txt referenced on E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv at line 54 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FC_layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1363.004 ; gain = 35.602
create_wave_config
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: File E:/Verilog/CNN_MNIST/08_flatten_output.txt referenced on E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv at line 54 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1363.004 ; gain = 0.000
save_wave_config {E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/tb_FC_layer_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/tb_FC_layer_behav.wcfg
set_property xsim.view {E:/Verilog/PE_5x5_test_row2/tb_PE_Array_behav.wcfg E:/Verilog/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/tb_acc_behav.wcfg E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/tb_FC_layer_behav.wcfg} [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" Line 1. Module FC_layer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" Line 1. Module max_finder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer_default
Compiling module xil_defaultlib.tb_FC_layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FC_layer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: File E:/Verilog/CNN_MNIST/08_flatten_output.txt referenced on E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv at line 56 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" Line 1. Module FC_layer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" Line 1. Module max_finder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer_default
Compiling module xil_defaultlib.tb_FC_layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FC_layer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: File E:/Verilog/CNN_MNIST/08_flatten_output.txt referenced on E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1363.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" Line 1. Module FC_layer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" Line 1. Module max_finder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer_default
Compiling module xil_defaultlib.tb_FC_layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FC_layer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: File E:/Verilog/CNN_MNIST/08_flatten_output.txt referenced on E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv at line 65 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1363.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FC_layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FC_layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FC_layer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FC_layer_behav xil_defaultlib.tb_FC_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" Line 1. Module FC_layer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" Line 1. Module max_finder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer_default
Compiling module xil_defaultlib.tb_FC_layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FC_layer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: File E:/Verilog/CNN_MNIST/08_flatten_output.txt referenced on E:/Verilog/KNU_CCDC-Integrate/KNU_CCDC-Integrate/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_FC_layer.sv at line 66 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1363.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 23:39:51 2024...
