WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2516849 heartbeat IPC: 3.973 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2516850 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2516850 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 8413352 heartbeat IPC: 1.696 cumulative IPC: 1.696 (Simulation time: 00 hr 02 min 06 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 5896503 cumulative IPC: 1.696 (Simulation time: 00 hr 02 min 06 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 5896503 cumulative IPC: 1.696 (Simulation time: 00 hr 02 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_100B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.696 instructions: 10000001 cycles: 5896503
CPU 0 Branch Prediction Accuracy: 99.51% MPKI: 0.2028 Average ROB Occupancy at Mispredict: 329.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0001
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.203
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      63898 HIT:      16609 MISS:      47289
LLC LOAD         ACCESS:      33029 HIT:       1893 MISS:      31136
LLC RFO          ACCESS:      14598 HIT:          0 MISS:      14598
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      14533 HIT:      14281 MISS:        252
LLC TRANSLATION  ACCESS:       1738 HIT:        435 MISS:       1303
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 676 cycles
cpu0_DTLB TOTAL        ACCESS:    1793052 HIT:    1421491 MISS:     371561
cpu0_DTLB LOAD         ACCESS:    1793052 HIT:    1421491 MISS:     371561
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.25 cycles
cpu0_ITLB TOTAL        ACCESS:      17643 HIT:      17641 MISS:          2
cpu0_ITLB LOAD         ACCESS:      17643 HIT:      17641 MISS:          2
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 385.5 cycles
cpu0_L1D TOTAL        ACCESS:    2163608 HIT:    1594526 MISS:     569082
cpu0_L1D LOAD         ACCESS:    1351272 HIT:    1027824 MISS:     323448
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     810374 HIT:     566651 MISS:     243723
cpu0_L1D TRANSLATION  ACCESS:       1962 HIT:         51 MISS:       1911
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 66.68 cycles
cpu0_L1I TOTAL        ACCESS:      24075 HIT:      23996 MISS:         79
cpu0_L1I LOAD         ACCESS:      24075 HIT:      23996 MISS:         79
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 314.8 cycles
cpu0_L2C TOTAL        ACCESS:     692804 HIT:     643439 MISS:      49365
cpu0_L2C LOAD         ACCESS:     308348 HIT:     275319 MISS:      33029
cpu0_L2C RFO          ACCESS:     182574 HIT:     167976 MISS:      14598
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     199972 HIT:     199972 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       1910 HIT:        172 MISS:       1738
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 668.6 cycles
cpu0_STLB TOTAL        ACCESS:     350479 HIT:     349115 MISS:       1364
cpu0_STLB LOAD         ACCESS:     350479 HIT:     349115 MISS:       1364
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1310 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7233
  ROW_BUFFER_MISS:      39804
 AVG DBUS CONGESTED CYCLE: 3.925
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        205
  FULL:      12902
