# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_David-fpga.srcs/sim_1/new/ControlAlgo_testbench.vhd" \

# Do not sort compile order
nosort
