
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2018.3
* DO NOT EDIT.
*
* Copyright (C) 2010-2019 Xilinx, Inc. All Rights Reserved.*
*Permission is hereby granted, free of charge, to any person obtaining a copy
*of this software and associated documentation files (the Software), to deal
*in the Software without restriction, including without limitation the rights
*to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
*copies of the Software, and to permit persons to whom the Software is
*furnished to do so, subject to the following conditions:
*
*The above copyright notice and this permission notice shall be included in
*all copies or substantial portions of the Software.
* 
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 
*XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*
*Except as contained in this notice, the name of the Xilinx shall not be used
*in advertising or otherwise to promote the sale, use or other dealings in
*this Software without prior written authorization from Xilinx.
*

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xgpio.h"

/*
* The configuration table for devices
*/

XGpio_Config XGpio_ConfigTable[XPAR_XGPIO_NUM_INSTANCES] =
{
	{
		XPAR_AXI_CONTROL_AXI_GPIO_MEMADDR_DEVICE_ID,
		XPAR_AXI_CONTROL_AXI_GPIO_MEMADDR_BASEADDR,
		XPAR_AXI_CONTROL_AXI_GPIO_MEMADDR_INTERRUPT_PRESENT,
		XPAR_AXI_CONTROL_AXI_GPIO_MEMADDR_IS_DUAL
	},
	{
		XPAR_AXI_CONTROL_AXI_UC_FPGA_COMMUNICATION_DEVICE_ID,
		XPAR_AXI_CONTROL_AXI_UC_FPGA_COMMUNICATION_BASEADDR,
		XPAR_AXI_CONTROL_AXI_UC_FPGA_COMMUNICATION_INTERRUPT_PRESENT,
		XPAR_AXI_CONTROL_AXI_UC_FPGA_COMMUNICATION_IS_DUAL
	},
	{
		XPAR_AXI_PIN_AXI_GPIO_PIN0_DEVICE_ID,
		XPAR_AXI_PIN_AXI_GPIO_PIN0_BASEADDR,
		XPAR_AXI_PIN_AXI_GPIO_PIN0_INTERRUPT_PRESENT,
		XPAR_AXI_PIN_AXI_GPIO_PIN0_IS_DUAL
	},
	{
		XPAR_AXI_PIN_AXI_GPIO_PIN1_DEVICE_ID,
		XPAR_AXI_PIN_AXI_GPIO_PIN1_BASEADDR,
		XPAR_AXI_PIN_AXI_GPIO_PIN1_INTERRUPT_PRESENT,
		XPAR_AXI_PIN_AXI_GPIO_PIN1_IS_DUAL
	},
	{
		XPAR_AXI_PIN_AXI_GPIO_PIN2_DEVICE_ID,
		XPAR_AXI_PIN_AXI_GPIO_PIN2_BASEADDR,
		XPAR_AXI_PIN_AXI_GPIO_PIN2_INTERRUPT_PRESENT,
		XPAR_AXI_PIN_AXI_GPIO_PIN2_IS_DUAL
	},
	{
		XPAR_AXI_PIN_AXI_GPIO_PIN3_DEVICE_ID,
		XPAR_AXI_PIN_AXI_GPIO_PIN3_BASEADDR,
		XPAR_AXI_PIN_AXI_GPIO_PIN3_INTERRUPT_PRESENT,
		XPAR_AXI_PIN_AXI_GPIO_PIN3_IS_DUAL
	},
	{
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER0_DEVICE_ID,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER0_BASEADDR,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER0_INTERRUPT_PRESENT,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER0_IS_DUAL
	},
	{
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER1_DEVICE_ID,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER1_BASEADDR,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER1_INTERRUPT_PRESENT,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER1_IS_DUAL
	},
	{
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER2_DEVICE_ID,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER2_BASEADDR,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER2_INTERRUPT_PRESENT,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER2_IS_DUAL
	},
	{
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER3_DEVICE_ID,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER3_BASEADDR,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER3_INTERRUPT_PRESENT,
		XPAR_AXI_EVENTCOUNTER_AXI_GPIO_EVENTCOUNTER3_IS_DUAL
	}
};


