Mazhar Alidina , José Monteiro , Srinivas Devadas , Abhijit Ghosh , Marios Papaefthymiou, Precomputation-based sequential logic optimization for low power, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.74-81, November 06-10, 1994, San Jose, California, USA
P. Babighian , L. Benini , E. Macii, A scalable algorithm for RTL insertion of gated clocks based on ODCs computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.29-42, November 2006[doi>10.1109/TCAD.2004.839489(410) 24]
Nilanjan Banerjee , Kaushik Roy , Hamid Mahmoodi , Swarup Bhunia, Low power synthesis of dynamic logic circuits using fine-grained clock gating, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
L. Benini , G. De Micheli, Automatic synthesis of low-power gated-clock finite-state machines, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.6, p.630-643, November 2006[doi>10.1109/43.503933]
L. Benini , G. De Micheli , E. Macii , M. Poncino , R. Scarsi, Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.4, p.351-375, Oct. 1999[doi>10.1145/323480.323482]
Chao, T. H., Hsu, Y. C., Ho, J. M., Boese, K. D., and Kahng, A. B.1992. Zero skew clock net routing.IEEE Trans. Circuits Syst. II 39, 11, 799--814.
Aaron P. Hurst, Automatic synthesis of clock gating logic with controlled netlist perturbation, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391637]
Yan Luo , Jia Yu , Jun Yang , Laxmi Bhuyan, Low power network processor design using clock gating, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065766]
Hamid Mahmoodi , Vishy Tirumalashetty , Matthew Cooke , Kaushik Roy, Ultra low-power clocking scheme using energy recovery and clock gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.1, p.33-44, January 2009[doi>10.1109/TVLSI.2008.2008453]
M. Münch , B. Wurth , R. Mehra , J. Sproch , N. Wehn, Automating RT-level operand isolation to minimize power consumption in datapaths, Proceedings of the conference on Design, automation and test in Europe, p.624-633, March 27-30, 2000, Paris, France[doi>10.1145/343647.343873]
Kai Wang , Y. Ran , Hailin Jiang , M. Marek-Sadowska, General skew constrained clock network sizing based on sequential linear programming, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.5, p.773-782, November 2006[doi>10.1109/TCAD.2005.846362]
