#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb394a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb3a7c0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xb38930 .functor NOT 1, L_0xb6ebb0, C4<0>, C4<0>, C4<0>;
L_0xb6e910 .functor XOR 1, L_0xb6e720, L_0xb6e870, C4<0>, C4<0>;
L_0xb6eaa0 .functor XOR 1, L_0xb6e910, L_0xb6e9d0, C4<0>, C4<0>;
v0xb6d230_0 .net *"_ivl_10", 0 0, L_0xb6e9d0;  1 drivers
v0xb6d330_0 .net *"_ivl_12", 0 0, L_0xb6eaa0;  1 drivers
v0xb6d410_0 .net *"_ivl_2", 0 0, L_0xb6e680;  1 drivers
v0xb6d4d0_0 .net *"_ivl_4", 0 0, L_0xb6e720;  1 drivers
v0xb6d5b0_0 .net *"_ivl_6", 0 0, L_0xb6e870;  1 drivers
v0xb6d6e0_0 .net *"_ivl_8", 0 0, L_0xb6e910;  1 drivers
v0xb6d7c0_0 .net "a", 0 0, v0xb6c000_0;  1 drivers
v0xb6d860_0 .net "b", 0 0, v0xb6c0a0_0;  1 drivers
v0xb6d900_0 .net "c", 0 0, v0xb6c140_0;  1 drivers
v0xb6d9a0_0 .var "clk", 0 0;
v0xb6da40_0 .net "d", 0 0, v0xb6c280_0;  1 drivers
v0xb6dae0_0 .net "q_dut", 0 0, L_0xb6e540;  1 drivers
v0xb6db80_0 .net "q_ref", 0 0, L_0xb6e250;  1 drivers
v0xb6dc20_0 .var/2u "stats1", 159 0;
v0xb6dcc0_0 .var/2u "strobe", 0 0;
v0xb6dd60_0 .net "tb_match", 0 0, L_0xb6ebb0;  1 drivers
v0xb6de20_0 .net "tb_mismatch", 0 0, L_0xb38930;  1 drivers
v0xb6dee0_0 .net "wavedrom_enable", 0 0, v0xb6c370_0;  1 drivers
v0xb6df80_0 .net "wavedrom_title", 511 0, v0xb6c410_0;  1 drivers
L_0xb6e680 .concat [ 1 0 0 0], L_0xb6e250;
L_0xb6e720 .concat [ 1 0 0 0], L_0xb6e250;
L_0xb6e870 .concat [ 1 0 0 0], L_0xb6e540;
L_0xb6e9d0 .concat [ 1 0 0 0], L_0xb6e250;
L_0xb6ebb0 .cmp/eeq 1, L_0xb6e680, L_0xb6eaa0;
S_0xb3a950 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xb3a7c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb32280 .functor NOT 1, v0xb6c000_0, C4<0>, C4<0>, C4<0>;
L_0xb45650 .functor XOR 1, L_0xb32280, v0xb6c0a0_0, C4<0>, C4<0>;
L_0xb389a0 .functor XOR 1, L_0xb45650, v0xb6c140_0, C4<0>, C4<0>;
L_0xb6e250 .functor XOR 1, L_0xb389a0, v0xb6c280_0, C4<0>, C4<0>;
v0xb38ba0_0 .net *"_ivl_0", 0 0, L_0xb32280;  1 drivers
v0xb38c40_0 .net *"_ivl_2", 0 0, L_0xb45650;  1 drivers
v0xb323d0_0 .net *"_ivl_4", 0 0, L_0xb389a0;  1 drivers
v0xb32470_0 .net "a", 0 0, v0xb6c000_0;  alias, 1 drivers
v0xb6b3c0_0 .net "b", 0 0, v0xb6c0a0_0;  alias, 1 drivers
v0xb6b4d0_0 .net "c", 0 0, v0xb6c140_0;  alias, 1 drivers
v0xb6b590_0 .net "d", 0 0, v0xb6c280_0;  alias, 1 drivers
v0xb6b650_0 .net "q", 0 0, L_0xb6e250;  alias, 1 drivers
S_0xb6b7b0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xb3a7c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xb6c000_0 .var "a", 0 0;
v0xb6c0a0_0 .var "b", 0 0;
v0xb6c140_0 .var "c", 0 0;
v0xb6c1e0_0 .net "clk", 0 0, v0xb6d9a0_0;  1 drivers
v0xb6c280_0 .var "d", 0 0;
v0xb6c370_0 .var "wavedrom_enable", 0 0;
v0xb6c410_0 .var "wavedrom_title", 511 0;
E_0xb3fac0/0 .event negedge, v0xb6c1e0_0;
E_0xb3fac0/1 .event posedge, v0xb6c1e0_0;
E_0xb3fac0 .event/or E_0xb3fac0/0, E_0xb3fac0/1;
E_0xb3fd10 .event posedge, v0xb6c1e0_0;
E_0xb2a9f0 .event negedge, v0xb6c1e0_0;
S_0xb6bb00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xb6b7b0;
 .timescale -12 -12;
v0xb6bd00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb6be00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xb6b7b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb6c570 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xb3a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb6e380 .functor XOR 1, v0xb6c000_0, v0xb6c0a0_0, C4<0>, C4<0>;
L_0xb6e3f0 .functor XOR 1, v0xb6c140_0, v0xb6c280_0, C4<0>, C4<0>;
L_0xb6e480 .functor XOR 1, L_0xb6e380, L_0xb6e3f0, C4<0>, C4<0>;
L_0xb6e540 .functor NOT 1, L_0xb6e480, C4<0>, C4<0>, C4<0>;
v0xb6c860_0 .net *"_ivl_4", 0 0, L_0xb6e480;  1 drivers
v0xb6c940_0 .net "a", 0 0, v0xb6c000_0;  alias, 1 drivers
v0xb6ca50_0 .net "b", 0 0, v0xb6c0a0_0;  alias, 1 drivers
v0xb6cb40_0 .net "c", 0 0, v0xb6c140_0;  alias, 1 drivers
v0xb6cc30_0 .net "d", 0 0, v0xb6c280_0;  alias, 1 drivers
v0xb6cd70_0 .net "q", 0 0, L_0xb6e540;  alias, 1 drivers
v0xb6ce10_0 .net "w1", 0 0, L_0xb6e380;  1 drivers
v0xb6ceb0_0 .net "w2", 0 0, L_0xb6e3f0;  1 drivers
S_0xb6d010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xb3a7c0;
 .timescale -12 -12;
E_0xb3f860 .event anyedge, v0xb6dcc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb6dcc0_0;
    %nor/r;
    %assign/vec4 v0xb6dcc0_0, 0;
    %wait E_0xb3f860;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb6b7b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0a0_0, 0;
    %assign/vec4 v0xb6c000_0, 0;
    %wait E_0xb2a9f0;
    %wait E_0xb3fd10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0a0_0, 0;
    %assign/vec4 v0xb6c000_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb3fac0;
    %load/vec4 v0xb6c000_0;
    %load/vec4 v0xb6c0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb6c140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb6c280_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0a0_0, 0;
    %assign/vec4 v0xb6c000_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb6be00;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb3fac0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0a0_0, 0;
    %assign/vec4 v0xb6c000_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xb3a7c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6d9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6dcc0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xb3a7c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xb6d9a0_0;
    %inv;
    %store/vec4 v0xb6d9a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xb3a7c0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb6c1e0_0, v0xb6de20_0, v0xb6d7c0_0, v0xb6d860_0, v0xb6d900_0, v0xb6da40_0, v0xb6db80_0, v0xb6dae0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xb3a7c0;
T_7 ;
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xb3a7c0;
T_8 ;
    %wait E_0xb3fac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb6dc20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb6dc20_0, 4, 32;
    %load/vec4 v0xb6dd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb6dc20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb6dc20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb6dc20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xb6db80_0;
    %load/vec4 v0xb6db80_0;
    %load/vec4 v0xb6dae0_0;
    %xor;
    %load/vec4 v0xb6db80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb6dc20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xb6dc20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb6dc20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/machine/circuit2/iter0/response4/top_module.sv";
