Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Mar 15 10:10:20 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file vgademo1_bars_top_control_sets_placed.rpt
| Design       : vgademo1_bars_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           16 |
| Yes          | No                    | No                     |              29 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              77 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+---------------------------+------------------+----------------+
|      Clock Signal     |      Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------+---------------------------+------------------+----------------+
|  S1/D1/btn_stop_reg_0 |                         |                           |                1 |              1 |
|  c1/inst/clk_out1     |                         | v1/HS0                    |                1 |              1 |
|  c1/inst/clk_out1     |                         | v1/VS0                    |                1 |              1 |
|  c1/inst/clk_out1     | S1/D1/btn_stop_reg_0    |                           |                1 |              1 |
|  c1/inst/clk_out1     |                         | v1/ROM_ADDRESS_reg[3]     |                2 |              4 |
|  c1/inst/clk_out1     | S1/L1/angle[7]_i_1_n_0  |                           |                1 |              6 |
|  c1/inst/clk_out1     | W1/section              |                           |                2 |              8 |
|  c1/inst/clk_out1     |                         | v1/hcounter[10]_i_1_n_0   |                4 |             11 |
|  c1/inst/clk_out1     | v1/vcounter[10]_i_2_n_0 | v1/vcounter[10]_i_1_n_0   |                7 |             11 |
|  c1/inst/clk_out1     | S1/D1/DB_count0         | S1/D1/DB_count[0]_i_1_n_0 |                4 |             16 |
|  c1/inst/clk_out1     | S1/L1/CO[0]             |                           |               10 |             18 |
|  c1/inst/clk_out1     |                         | S1/L1/CO[0]               |                8 |             32 |
|  c1/inst/clk_out1     |                         |                           |               25 |             45 |
|  c1/inst/clk_out1     | S1/L1/CO[0]             | S1/L1/sync_count_reg[0]_3 |               18 |             50 |
+-----------------------+-------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 4      |                     1 |
| 6      |                     1 |
| 8      |                     1 |
| 11     |                     2 |
| 16+    |                     5 |
+--------+-----------------------+


