

================================================================
== Vivado HLS Report for 'swap_conditional'
================================================================
* Date:           Wed May 31 17:58:38 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   20|   20|         2|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     144|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|      51|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      51|     204|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_79_p2        |     +    |      0|  0|  12|           4|           1|
    |x_fu_105_p2         |    and   |      0|  0|  32|          32|          32|
    |tmp_1_fu_73_p2      |   icmp   |      0|  0|   2|           4|           4|
    |swap_cast_fu_65_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_5_fu_99_p2      |    xor   |      0|  0|  32|          32|          32|
    |tmp_6_fu_110_p2     |    xor   |      0|  0|  32|          32|          32|
    |tmp_9_fu_121_p2     |    xor   |      0|  0|  32|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 144|         137|         135|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  15|          3|    5|         15|
    |ap_NS_fsm   |  21|          4|    1|          4|
    |b_address0  |  15|          3|    5|         15|
    |i_reg_54    |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  60|         12|   15|         42|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_addr_reg_145     |   4|   0|    5|          1|
    |ap_CS_fsm          |   3|   0|    3|          0|
    |b_addr_reg_150     |   4|   0|    5|          1|
    |i_1_reg_140        |   4|   0|    4|          0|
    |i_reg_54           |   4|   0|    4|          0|
    |swap_cast_reg_132  |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  51|   0|   53|          2|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | swap_conditional | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | swap_conditional | return value |
|ap_start    |  in |    1| ap_ctrl_hs | swap_conditional | return value |
|ap_done     | out |    1| ap_ctrl_hs | swap_conditional | return value |
|ap_idle     | out |    1| ap_ctrl_hs | swap_conditional | return value |
|ap_ready    | out |    1| ap_ctrl_hs | swap_conditional | return value |
|a_address0  | out |    5|  ap_memory |         a        |     array    |
|a_ce0       | out |    1|  ap_memory |         a        |     array    |
|a_we0       | out |    1|  ap_memory |         a        |     array    |
|a_d0        | out |   64|  ap_memory |         a        |     array    |
|a_q0        |  in |   64|  ap_memory |         a        |     array    |
|b_address0  | out |    5|  ap_memory |         b        |     array    |
|b_ce0       | out |    1|  ap_memory |         b        |     array    |
|b_we0       | out |    1|  ap_memory |         b        |     array    |
|b_d0        | out |   64|  ap_memory |         b        |     array    |
|b_q0        |  in |   64|  ap_memory |         b        |     array    |
|iswap       |  in |    1|   ap_none  |       iswap      |    scalar    |
+------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_1)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.66ns
ST_1: iswap_read (4)  [1/1] 0.00ns
:0  %iswap_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %iswap)

ST_1: swap_cast (5)  [1/1] 0.08ns  loc: curve25519/src/curve25519-donna.c:777
:1  %swap_cast = select i1 %iswap_read, i32 -1, i32 0

ST_1: StgValue_6 (6)  [1/1] 0.66ns  loc: curve25519/src/curve25519-donna.c:779
:2  br label %1


 <State 2>: 1.24ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: tmp_1 (9)  [1/1] 0.44ns  loc: curve25519/src/curve25519-donna.c:779
:1  %tmp_1 = icmp eq i4 %i, -6

ST_2: empty (10)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_1 (11)  [1/1] 1.12ns  loc: curve25519/src/curve25519-donna.c:779
:3  %i_1 = add i4 %i, 1

ST_2: StgValue_11 (12)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:779
:4  br i1 %tmp_1, label %3, label %2

ST_2: tmp_2 (14)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:780
:0  %tmp_2 = zext i4 %i to i64

ST_2: a_addr (15)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:780
:1  %a_addr = getelementptr [19 x i64]* %a, i64 0, i64 %tmp_2

ST_2: a_load (16)  [2/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:780
:2  %a_load = load i64* %a_addr, align 8

ST_2: b_addr (18)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:780
:4  %b_addr = getelementptr [19 x i64]* %b, i64 0, i64 %tmp_2

ST_2: b_load (19)  [2/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:780
:5  %b_load = load i64* %b_addr, align 8

ST_2: StgValue_17 (31)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:784
:0  ret void


 <State 3>: 2.58ns
ST_3: a_load (16)  [1/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:780
:2  %a_load = load i64* %a_addr, align 8

ST_3: tmp (17)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:780
:3  %tmp = trunc i64 %a_load to i32

ST_3: b_load (19)  [1/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:780
:5  %b_load = load i64* %b_addr, align 8

ST_3: tmp_3 (20)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:780
:6  %tmp_3 = trunc i64 %b_load to i32

ST_3: tmp_5 (21)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:780 (grouped into LUT with out node x)
:7  %tmp_5 = xor i32 %tmp_3, %tmp

ST_3: x (22)  [1/1] 0.05ns  loc: curve25519/src/curve25519-donna.c:780 (out node of the LUT)
:8  %x = and i32 %tmp_5, %swap_cast

ST_3: tmp_6 (23)  [1/1] 0.05ns  loc: curve25519/src/curve25519-donna.c:781
:9  %tmp_6 = xor i32 %x, %tmp

ST_3: tmp_7 (24)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:781
:10  %tmp_7 = sext i32 %tmp_6 to i64

ST_3: StgValue_26 (25)  [1/1] 1.24ns  loc: curve25519/src/curve25519-donna.c:781
:11  store i64 %tmp_7, i64* %a_addr, align 8

ST_3: tmp_9 (26)  [1/1] 0.05ns  loc: curve25519/src/curve25519-donna.c:782
:12  %tmp_9 = xor i32 %tmp_3, %x

ST_3: tmp_s (27)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:782
:13  %tmp_s = sext i32 %tmp_9 to i64

ST_3: StgValue_29 (28)  [1/1] 1.24ns  loc: curve25519/src/curve25519-donna.c:782
:14  store i64 %tmp_s, i64* %b_addr, align 8

ST_3: StgValue_30 (29)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:779
:15  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ iswap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iswap_read  (read             ) [ 0000]
swap_cast   (select           ) [ 0011]
StgValue_6  (br               ) [ 0111]
i           (phi              ) [ 0010]
tmp_1       (icmp             ) [ 0011]
empty       (speclooptripcount) [ 0000]
i_1         (add              ) [ 0111]
StgValue_11 (br               ) [ 0000]
tmp_2       (zext             ) [ 0000]
a_addr      (getelementptr    ) [ 0001]
b_addr      (getelementptr    ) [ 0001]
StgValue_17 (ret              ) [ 0000]
a_load      (load             ) [ 0000]
tmp         (trunc            ) [ 0000]
b_load      (load             ) [ 0000]
tmp_3       (trunc            ) [ 0000]
tmp_5       (xor              ) [ 0000]
x           (and              ) [ 0000]
tmp_6       (xor              ) [ 0000]
tmp_7       (sext             ) [ 0000]
StgValue_26 (store            ) [ 0000]
tmp_9       (xor              ) [ 0000]
tmp_s       (sext             ) [ 0000]
StgValue_29 (store            ) [ 0000]
StgValue_30 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="iswap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iswap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="iswap_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iswap_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="a_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="64" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="4" slack="0"/>
<pin id="34" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="5" slack="0"/>
<pin id="39" dir="0" index="1" bw="64" slack="0"/>
<pin id="40" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_load/2 StgValue_26/3 "/>
</bind>
</comp>

<comp id="42" class="1004" name="b_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="5" slack="0"/>
<pin id="51" dir="0" index="1" bw="64" slack="0"/>
<pin id="52" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="b_load/2 StgValue_29/3 "/>
</bind>
</comp>

<comp id="54" class="1005" name="i_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="1"/>
<pin id="56" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="swap_cast_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="32" slack="0"/>
<pin id="69" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="swap_cast/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_1_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="4" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_2_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_3_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_5_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="x_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_6_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_7_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_9_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="swap_cast_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2"/>
<pin id="134" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="swap_cast "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="a_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="1"/>
<pin id="147" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="b_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="22" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="22" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="24" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="77"><net_src comp="58" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="58" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="58" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="94"><net_src comp="37" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="49" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="105" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="91" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="37" pin=1"/></net>

<net id="125"><net_src comp="95" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="105" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="135"><net_src comp="65" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="143"><net_src comp="79" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="148"><net_src comp="30" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="153"><net_src comp="42" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {3 }
	Port: b | {3 }
 - Input state : 
	Port: swap_conditional : a | {2 3 }
	Port: swap_conditional : b | {2 3 }
	Port: swap_conditional : iswap | {1 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		i_1 : 1
		StgValue_11 : 2
		tmp_2 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
	State 3
		tmp : 1
		tmp_3 : 1
		tmp_5 : 2
		x : 2
		tmp_6 : 2
		tmp_7 : 2
		StgValue_26 : 3
		tmp_9 : 2
		tmp_s : 2
		StgValue_29 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      tmp_5_fu_99      |    0    |    32   |
|    xor   |      tmp_6_fu_110     |    0    |    32   |
|          |      tmp_9_fu_121     |    0    |    32   |
|----------|-----------------------|---------|---------|
|  select  |    swap_cast_fu_65    |    0    |    32   |
|----------|-----------------------|---------|---------|
|    and   |        x_fu_105       |    0    |    32   |
|----------|-----------------------|---------|---------|
|    add   |       i_1_fu_79       |    0    |    12   |
|----------|-----------------------|---------|---------|
|   icmp   |      tmp_1_fu_73      |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | iswap_read_read_fu_24 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |      tmp_2_fu_85      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |       tmp_fu_91       |    0    |    0    |
|          |      tmp_3_fu_95      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |      tmp_7_fu_116     |    0    |    0    |
|          |      tmp_s_fu_127     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   174   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  a_addr_reg_145 |    5   |
|  b_addr_reg_150 |    5   |
|   i_1_reg_140   |    4   |
|     i_reg_54    |    4   |
|swap_cast_reg_132|   32   |
+-----------------+--------+
|      Total      |   50   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_37 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_49 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   174  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   50   |   192  |
+-----------+--------+--------+--------+
