vhdl-sources += tb.vhd
deps += nsl_simulation.fifo
deps += nsl_simulation.driver
deps += nsl_uart.serdes
deps += nsl_clocking.async
