{
    "defparam/defparam_failure/no_arch": {
        "test_name": "defparam/defparam_failure/no_arch",
        "verilog": "defparam_failure.v",
        "warnings": [
            "defparam_failure.v:30:1 [AST] there are no ports for the module (params)",
            "defparam_failure.v:8:4 [NETLIST] This output is undriven (simple_op^out2~3) and will be removed",
            "defparam_failure.v:8:4 [NETLIST] Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 6.2,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.5,
        "Pi": 6,
        "Po": 7,
        "Longest Path": 2,
        "Average Path": 2
    },
    "defparam/defparam/no_arch": {
        "test_name": "defparam/defparam/no_arch",
        "verilog": "defparam.v",
        "warnings": [
            "defparam.v:28:1 [AST] there are no ports for the module (params)",
            "defparam.v:8:4 [NETLIST] This output is undriven (simple_op^out2~3) and will be removed",
            "defparam.v:8:4 [NETLIST] Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 5.5,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 5,
        "Po": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "defparam/defparam_string/no_arch": {
        "test_name": "defparam/defparam_string/no_arch",
        "verilog": "defparam_string.v",
        "warnings": [
            "defparam_string.v:21:1 [AST] there are no ports for the module (param)"
        ],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "defparam/defparam_depth_1/no_arch": {
        "test_name": "defparam/defparam_depth_1/no_arch",
        "verilog": "defparam_depth_1.v",
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 6.2,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4,
        "Pi": 10,
        "Po": 10,
        "Longest Path": 2,
        "Average Path": 2
    },
    "defparam/defparam_depth_1_failure/no_arch": {
        "test_name": "defparam/defparam_depth_1_failure/no_arch",
        "verilog": "defparam_depth_1_failure.v",
        "warnings": [
            "defparam_depth_1_failure.v:13:4 [AST] Defparam can only override parameters: width",
            "defparam_depth_1_failure.v:14:4 [AST] Defparam can only override parameters: width",
            "defparam_depth_1_failure.v:8:4 [NETLIST] This output is undriven (simple_op^out2~3) and will be removed",
            "defparam_depth_1_failure.v:8:4 [NETLIST] This output is undriven (simple_op^out2~4) and will be removed",
            "defparam_depth_1_failure.v:8:4 [NETLIST] This output is undriven (simple_op^out2~5) and will be removed",
            "defparam_depth_1_failure.v:8:4 [NETLIST] This output is undriven (simple_op^out2~6) and will be removed",
            "defparam_depth_1_failure.v:8:4 [NETLIST] This output is undriven (simple_op^out2~7) and will be removed",
            "defparam_depth_1_failure.v:8:4 [NETLIST] Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven.",
            "defparam_depth_1_failure.v:8:4 [NETLIST] Net simple_op^out2~4 driving node simple_op^out2~4 is itself undriven.",
            "defparam_depth_1_failure.v:8:4 [NETLIST] Net simple_op^out2~5 driving node simple_op^out2~5 is itself undriven.",
            "defparam_depth_1_failure.v:8:4 [NETLIST] Net simple_op^out2~6 driving node simple_op^out2~6 is itself undriven.",
            "defparam_depth_1_failure.v:8:4 [NETLIST] Net simple_op^out2~7 driving node simple_op^out2~7 is itself undriven."
        ],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 6.4,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.2,
        "Pi": 5,
        "Po": 10,
        "Longest Path": 2,
        "Average Path": 2
    },
    "defparam/defparam_depth_2/no_arch": {
        "test_name": "defparam/defparam_depth_2/no_arch",
        "verilog": "defparam_depth_2.v",
        "warnings": [
            "defparam_depth_2.v:16:3 [NETLIST] This module port m2.in[2] is unused in module assg1",
            "defparam_depth_2.v:16:3 [NETLIST] This module port m2.in[3] is unused in module assg1",
            "defparam_depth_2.v:16:3 [NETLIST] This module port m2.in[4] is unused in module assg1",
            "defparam_depth_2.v:16:3 [NETLIST] This module port m2.in[5] is unused in module assg1",
            "defparam_depth_2.v:16:3 [NETLIST] This module port m2.in[6] is unused in module assg1",
            "defparam_depth_2.v:16:3 [NETLIST] This module port m2.in[7] is unused in module assg1",
            "defparam_depth_2.v:8:4 [NETLIST] This output is undriven (simple_op^out2~2) and will be removed",
            "defparam_depth_2.v:8:4 [NETLIST] This output is undriven (simple_op^out2~3) and will be removed",
            "defparam_depth_2.v:8:4 [NETLIST] This output is undriven (simple_op^out2~4) and will be removed",
            "defparam_depth_2.v:8:4 [NETLIST] This output is undriven (simple_op^out2~5) and will be removed",
            "defparam_depth_2.v:8:4 [NETLIST] This output is undriven (simple_op^out2~6) and will be removed",
            "defparam_depth_2.v:8:4 [NETLIST] This output is undriven (simple_op^out2~7) and will be removed",
            "defparam_depth_2.v:8:4 [NETLIST] Net simple_op.m2^out~2 driving node simple_op^out2~2 is itself undriven.",
            "defparam_depth_2.v:8:4 [NETLIST] Net simple_op.m2^out~3 driving node simple_op^out2~3 is itself undriven.",
            "defparam_depth_2.v:8:4 [NETLIST] Net simple_op.m2^out~4 driving node simple_op^out2~4 is itself undriven.",
            "defparam_depth_2.v:8:4 [NETLIST] Net simple_op.m2^out~5 driving node simple_op^out2~5 is itself undriven.",
            "defparam_depth_2.v:8:4 [NETLIST] Net simple_op.m2^out~6 driving node simple_op^out2~6 is itself undriven.",
            "defparam_depth_2.v:8:4 [NETLIST] Net simple_op.m2^out~7 driving node simple_op^out2~7 is itself undriven."
        ],
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 4,
        "Po": 10,
        "Longest Path": 2,
        "Average Path": 1
    },
    "defparam/defparam_simple_failure/no_arch": {
        "test_name": "defparam/defparam_simple_failure/no_arch",
        "verilog": "defparam_simple_failure.v",
        "warnings": [
            "defparam_simple_failure.v:23:1 [AST] there are no ports for the module (params)",
            "defparam_simple_failure.v:5:4 [NETLIST] This output is undriven (simple_op^out1~3) and will be removed",
            "defparam_simple_failure.v:5:4 [NETLIST] Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven."
        ],
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 5.6,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 3,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "defparam/override_same_param_name/no_arch": {
        "test_name": "defparam/override_same_param_name/no_arch",
        "verilog": "override_same_param_name.v",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 10,
        "Po": 7,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
