#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\pds_22\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JIA
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu May 11 21:18:31 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
W: Flow-4065: The port pixclk_in has a sdc constraint, but it do not connect to any pin.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.
C: STA-3009: The clock top|pixclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK' (gopIOMDDRDEL.DESCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'iic_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[16]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[16]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[17]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[17]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[18]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[18]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[19]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[19]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[20]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[20]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[21]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[21]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[22]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[22]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[23]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[23]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[24]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[24]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[25]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[25]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[26]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[26]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[27]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[27]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[28]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[28]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[29]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[29]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[30]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[30]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[31]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'de_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pixclk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'b_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'de_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_in' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred(period: 6730 ps) and ddrphy_clk_in(period: 10000 ps), its may be asynchronous clocks.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred(period: 100000 ps) and sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred(period: 6730 ps), its may be asynchronous clocks.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Thu May 11 21:18:38 2023
Action report_timing: Peak memory pool usage is 797 MB
