#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 12 14:23:06 2021
# Process ID: 81068
# Current directory: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1
# Command line: vivado.exe -log TOP_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_wrapper.tcl
# Log file: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/TOP_wrapper.vds
# Journal file: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 314.445 ; gain = 37.289
Command: synth_design -top TOP_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 78684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.352 ; gain = 115.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_wrapper' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:13]
INFO: [Synth 8-638] synthesizing module 'TOP_CPU_0_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_CPU_0_0/synth/TOP_CPU_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'PCC' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/PCC.v:7]
INFO: [Synth 8-638] synthesizing module 'MUX2' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2' (1#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCC' (2#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/PCC.v:7]
INFO: [Synth 8-638] synthesizing module 'REG_HE_PC' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE_PC.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net out_f in module/entity REG_HE_PC does not have driver. [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE_PC.v:36]
INFO: [Synth 8-256] done synthesizing module 'REG_HE_PC' (3#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE_PC.v:23]
WARNING: [Synth 8-350] instance 'PCREG' of module 'REG_HE_PC' requires 9 connections, but only 6 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:75]
WARNING: [Synth 8-350] instance 'RI2DC_PC' of module 'REG_HE_PC' requires 9 connections, but only 6 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:88]
INFO: [Synth 8-638] synthesizing module 'DC' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/DC.v:39]
INFO: [Synth 8-638] synthesizing module '_MUX8' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_MUX8' (4#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2__parameterized0' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2__parameterized0' (4#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
INFO: [Synth 8-638] synthesizing module '_MUX16' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX16.v:23]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_MUX16' (5#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX16.v:23]
INFO: [Synth 8-638] synthesizing module '_MUX8__parameterized0' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_MUX8__parameterized0' (5#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
INFO: [Synth 8-638] synthesizing module '_MUX8__parameterized1' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_MUX8__parameterized1' (5#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
INFO: [Synth 8-256] done synthesizing module 'DC' (6#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/DC.v:39]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:23]
WARNING: [Synth 8-5788] Register regfile_reg[31] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[30] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[29] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[28] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[27] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[26] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[25] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[24] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[23] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[22] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[21] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[20] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[19] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[18] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[17] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[16] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[15] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[14] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[13] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[12] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[11] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[10] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[1] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[0] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (7#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:23]
INFO: [Synth 8-638] synthesizing module 'REG_HE' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE' (8#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'REG_HE__parameterized0' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE__parameterized0' (8#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'REG_HE__parameterized1' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE__parameterized1' (8#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'EXE' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/EXE.v:17]
INFO: [Synth 8-638] synthesizing module 'MUX16' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX16.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX16' (9#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX16.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX16__parameterized0' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX16.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX16__parameterized0' (9#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX16.v:23]
INFO: [Synth 8-256] done synthesizing module 'EXE' (10#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/EXE.v:17]
WARNING: [Synth 8-350] instance 'EXE' of module 'EXE' requires 16 connections, but only 14 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:187]
INFO: [Synth 8-638] synthesizing module 'REG_HE__parameterized2' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE__parameterized2' (10#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MEM.v:3]
INFO: [Synth 8-638] synthesizing module 'MUX2__parameterized1' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2__parameterized1' (10#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (1) of module 'MUX2__parameterized1' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MEM.v:33]
INFO: [Synth 8-256] done synthesizing module 'MEM' (11#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MEM.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'MEM2WB_result_idx' does not match port width (32) of module 'MEM' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:242]
INFO: [Synth 8-638] synthesizing module 'REG_HE__parameterized3' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE__parameterized3' (11#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'WB' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/WB.v:9]
INFO: [Synth 8-638] synthesizing module 'MUX8' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX8.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX8' (12#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX8.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'D6' does not match port width (32) of module 'MUX8' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/WB.v:37]
INFO: [Synth 8-256] done synthesizing module 'WB' (13#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/WB.v:9]
INFO: [Synth 8-638] synthesizing module 'pipe_control' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/pipe_control.v:3]
WARNING: [Synth 8-3848] Net J_block in module/entity pipe_control does not have driver. [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/pipe_control.v:15]
INFO: [Synth 8-256] done synthesizing module 'pipe_control' (14#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/pipe_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (15#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:23]
INFO: [Synth 8-256] done synthesizing module 'TOP_CPU_0_0' (16#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_CPU_0_0/synth/TOP_CPU_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'TOP_blk_mem_gen_0_1' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_blk_mem_gen_0_1/synth/TOP_blk_mem_gen_0_1.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: TOP_blk_mem_gen_0_1.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388004 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_blk_mem_gen_0_1/synth/TOP_blk_mem_gen_0_1.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'TOP_blk_mem_gen_0_1' (27#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_blk_mem_gen_0_1/synth/TOP_blk_mem_gen_0_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TOP_blk_mem_gen_1_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_blk_mem_gen_1_0/synth/TOP_blk_mem_gen_1_0.vhd:78]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_blk_mem_gen_1_0/synth/TOP_blk_mem_gen_1_0.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'TOP_blk_mem_gen_1_0' (29#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_blk_mem_gen_1_0/synth/TOP_blk_mem_gen_1_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'TOP_axi_bram_ctrl_0_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_bram_ctrl_0_0/synth/TOP_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23741' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_bram_ctrl_0_0/synth/TOP_axi_bram_ctrl_0_0.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23911]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22911]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21854]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21922]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22099]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (30#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16983]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (31#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (32#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (33#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (34#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (35#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (36#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (37#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18174]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18451]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (38#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element curr_arsize_reg_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12641]
WARNING: [Synth 8-6014] Unused sequential element no_ar_ack_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:14982]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16034]
WARNING: [Synth 8-6014] Unused sequential element axi_arsize_pipe_max_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12181]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (39#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (40#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21854]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (41#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22911]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (42#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23911]
INFO: [Synth 8-256] done synthesizing module 'TOP_axi_bram_ctrl_0_0' (43#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_bram_ctrl_0_0/synth/TOP_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'TOP_axi_smc_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/synth/TOP_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_1LCUJPM' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:788]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_one_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_0/synth/bd_ab6f_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (44#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_one_0' (45#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_0/synth/bd_ab6f_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_psr_aclk_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/synth/bd_ab6f_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/synth/bd_ab6f_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (46#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (47#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (48#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (49#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (50#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (51#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_psr_aclk_0' (52#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/synth/bd_ab6f_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_ab6f_psr_aclk_0' requires 10 connections, but only 6 given [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:823]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1LCUJPM does not have driver. [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:804]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_1LCUJPM' (53#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:788]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_F0D1G1' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:832]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_m00e_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_12/synth/bd_ab6f_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_m00e_0' (62#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_12/synth/bd_ab6f_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_F0D1G1' (63#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:832]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_m00s2a_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_11/synth/bd_ab6f_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_m00s2a_0' (65#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_11/synth/bd_ab6f_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_s00a2s_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_5/synth/bd_ab6f_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_s00a2s_0' (67#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_5/synth/bd_ab6f_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_1E9VD02' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:1203]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_s00mmu_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_2/synth/bd_ab6f_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_s00mmu_0' (71#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_2/synth/bd_ab6f_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_s00sic_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_4/synth/bd_ab6f_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_s00sic_0' (76#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_4/synth/bd_ab6f_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_s00tr_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_3/synth/bd_ab6f_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_s00tr_0' (79#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_3/synth/bd_ab6f_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_ab6f_s00tr_0' requires 86 connections, but only 84 given [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:1764]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_1E9VD02' (80#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:1203]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_18JIGZS' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:1851]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_sarn_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_6/synth/bd_ab6f_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (85#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (86#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_sarn_0' (95#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_6/synth/bd_ab6f_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_sawn_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_8/synth/bd_ab6f_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_sawn_0' (96#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_8/synth/bd_ab6f_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_sbn_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_10/synth/bd_ab6f_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (96#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized0' (96#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_sbn_0' (97#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_10/synth/bd_ab6f_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_srn_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_7/synth/bd_ab6f_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 69 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 69 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 69 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (97#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized1' (97#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_srn_0' (98#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_7/synth/bd_ab6f_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ab6f_swn_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_9/synth/bd_ab6f_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 70 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 70 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 70 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (98#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized2' (98#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f_swn_0' (99#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_9/synth/bd_ab6f_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_18JIGZS' (100#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:1851]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_ab6f' (101#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/bd_ab6f.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'TOP_axi_smc_0' (102#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/synth/TOP_axi_smc_0.v:57]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'TOP_axi_smc_0' requires 73 connections, but only 71 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:275]
INFO: [Synth 8-638] synthesizing module 'TOP_mem_control_0_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_mem_control_0_0/synth/TOP_mem_control_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mem_control' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/mem_control.v:23]
INFO: [Synth 8-638] synthesizing module 'REG_HE__parameterized4' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE__parameterized4' (102#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-256] done synthesizing module 'mem_control' (103#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/mem_control.v:23]
INFO: [Synth 8-256] done synthesizing module 'TOP_mem_control_0_0' (104#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_mem_control_0_0/synth/TOP_mem_control_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'TOP_processing_system7_0_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/synth/TOP_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (105#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (106#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (107#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (108#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/synth/TOP_processing_system7_0_0.v:326]
INFO: [Synth 8-256] done synthesizing module 'TOP_processing_system7_0_0' (109#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/synth/TOP_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'TOP_processing_system7_0_0' requires 66 connections, but only 64 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:378]
INFO: [Synth 8-638] synthesizing module 'TOP_rst_ps7_0_50M_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/synth/TOP_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/synth/TOP_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (109#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (109#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'TOP_rst_ps7_0_50M_0' (110#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/synth/TOP_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'TOP_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:443]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'TOP' (111#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:13]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'TOP_wrapper' (112#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_2_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_2_pipeline__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_2_pipeline__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_2_pipeline__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port rstb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port enb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[68]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:18 ; elapsed = 00:03:20 . Memory (MB): peak = 1190.664 ; gain = 865.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:20 ; elapsed = 00:03:21 . Memory (MB): peak = 1190.664 ; gain = 865.078
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/TOP_processing_system7_0_0.xdc] for cell 'TOP_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/TOP_processing_system7_0_0.xdc] for cell 'TOP_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/TOP_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/TOP_rst_ps7_0_50M_0_board.xdc] for cell 'TOP_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/TOP_rst_ps7_0_50M_0_board.xdc] for cell 'TOP_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/TOP_rst_ps7_0_50M_0.xdc] for cell 'TOP_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/TOP_rst_ps7_0_50M_0.xdc] for cell 'TOP_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/bd_ab6f_psr_aclk_0_board.xdc] for cell 'TOP_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/bd_ab6f_psr_aclk_0_board.xdc] for cell 'TOP_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/bd_ab6f_psr_aclk_0.xdc] for cell 'TOP_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/bd_ab6f_psr_aclk_0.xdc] for cell 'TOP_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  FDR => FDRE: 25 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1399.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:47 ; elapsed = 00:03:49 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:47 ; elapsed = 00:03:49 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for TOP_i/processing_system7_0/inst. (constraint file  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for TOP_i/rst_ps7_0_50M/U0. (constraint file  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for TOP_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/CPU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/ID_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/IO_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/mem_control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:48 ; elapsed = 00:03:50 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element q_int_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:138]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0001
                sec_addr |                             0010 |                             0010
               full_pipe |                             0011 |                             0011
           full_throttle |                             0100 |                             0100
               last_addr |                             0101 |                             0101
           last_throttle |                             0110 |                             0110
               last_data |                             0111 |                             0111
       last_data_ar_pend |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:52 ; elapsed = 00:03:55 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall            |          14|      6601|
|2     |sc_exit_v1_0_6_top__GC0                 |           1|       485|
|3     |sc_mmu_v1_0_5_top__GC0                  |           1|      7430|
|4     |sc_si_converter_v1_0_5_wrap_narrow__GC0 |           1|      3550|
|5     |sc_si_converter_v1_0_5_top__GC0         |           1|       217|
|6     |bd_ab6f_s00tr_0                         |           1|       294|
|7     |bd_ab6f__GC0                            |           1|      2272|
|8     |TOP__GC0                                |           1|     14206|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 35    
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 17    
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 41    
+---Registers : 
	             2178 Bit    Registers := 28    
	              104 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 46    
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 283   
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 14    
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 36    
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 38    
	   2 Input      7 Bit        Muxes := 13    
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 34    
	   3 Input      4 Bit        Muxes := 2     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 26    
	   5 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 44    
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 87    
	   4 Input      1 Bit        Muxes := 56    
	  10 Input      1 Bit        Muxes := 28    
	   7 Input      1 Bit        Muxes := 42    
	  12 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 308   
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_2_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_2_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_5_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_5_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_5_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_5_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_transaction_regulator_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_2_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PCC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module REG_HE_PC__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE_PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module MUX2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_FILE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module REG_HE 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module REG_HE__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module EXE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module REG_HE__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module REG_HE__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module MUX2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module REG_HE__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module REG_HE__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module MUX2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_v8_4_1_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 11    
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  19 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 8     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module REG_HE__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mem_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17415]
WARNING: [Synth 8-6014] Unused sequential element U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/20fd/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11961]
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element SEQ/SEQ_COUNTER/q_int_reg was removed.  [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:138]
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_0 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][0]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][1]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][2]' (FDRE) to 'TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_0 /\w_accum_reg[user][3] )
INFO: [Synth 8-3886] merging instance 'TOP_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'TOP_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE0/out_reg[5]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE0/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[5]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[6]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[7]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[8]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[9]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[10]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[11]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[12]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[13]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[14]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[15]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[16]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[17]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[18]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[19]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[20]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[21]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[22]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[23]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[24]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[25]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[26]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[27]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[28]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[29]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[30]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE3/out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/i_0/CPU_0/inst/DC2EXE3/\out_reg[31] )
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[20]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[21]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[22]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[23]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[24]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[25]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[26]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[27]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[28]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[29]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[30]' (FDCE) to 'TOP_i/i_0/CPU_0/inst/DC2EXE5/out_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][31]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][30]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][29]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][28]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][27]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][26]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][25]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][24]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][23]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][22]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][21]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][20]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][19]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][18]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][17]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][16]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][15]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][14]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][13]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][12]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][11]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][10]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][9]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][8]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][7]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][6]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][5]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][4]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][3]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][2]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][1]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][0]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module REG_HE__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[30]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[29]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[28]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[27]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[26]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[25]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[24]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[23]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[22]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[21]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[20]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[19]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[18]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[17]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[16]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[15]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[13]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[12]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[11]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[10]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[9]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[8]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[7]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[6]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[5]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (EXE2MEM0/out_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXE2MEM0/out_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXE2MEM0/out_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DC2EXE0/out_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DC2EXE0/out_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DC2EXE0/out_reg[3]) is unused and will be removed from module CPU.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module TOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module TOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module TOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module TOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module TOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load_d1_reg) is unused and will be removed from module TOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]) is unused and will be removed from module TOP_axi_bram_ctrl_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1026] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1026] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[76] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:26 ; elapsed = 00:04:29 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                 | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12   | 
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall            |           2|       136|
|2     |sc_exit_v1_0_6_top__GC0                 |           1|       260|
|3     |sc_mmu_v1_0_5_top__GC0                  |           1|       435|
|4     |sc_si_converter_v1_0_5_wrap_narrow__GC0 |           1|      1820|
|5     |sc_si_converter_v1_0_5_top__GC0         |           1|       143|
|6     |bd_ab6f_s00tr_0                         |           1|       286|
|7     |bd_ab6f__GC0                            |           1|      1039|
|8     |TOP__GC0                                |           1|      8914|
|9     |sc_util_v1_0_2_axi_reg_stall__1         |           1|       151|
|10    |sc_util_v1_0_2_axi_reg_stall__2         |           1|       145|
|11    |sc_util_v1_0_2_axi_reg_stall__3         |           1|        46|
|12    |sc_util_v1_0_2_axi_reg_stall__4         |           2|       238|
|13    |sc_util_v1_0_2_axi_reg_stall__5         |           2|       226|
|14    |sc_util_v1_0_2_axi_reg_stall__6         |           1|       151|
|15    |sc_util_v1_0_2_axi_reg_stall__7         |           1|       181|
|16    |sc_util_v1_0_2_axi_reg_stall__8         |           1|        82|
|17    |sc_util_v1_0_2_axi_reg_stall__9         |           2|       205|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:33 ; elapsed = 00:04:36 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:04:39 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                 | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12   | 
|TOP_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall            |           2|       136|
|2     |sc_exit_v1_0_6_top__GC0                 |           1|       260|
|3     |sc_mmu_v1_0_5_top__GC0                  |           1|       435|
|4     |sc_si_converter_v1_0_5_wrap_narrow__GC0 |           1|      1787|
|5     |sc_si_converter_v1_0_5_top__GC0         |           1|       143|
|6     |bd_ab6f_s00tr_0                         |           1|       318|
|7     |bd_ab6f__GC0                            |           1|      1039|
|8     |TOP__GC0                                |           1|      8914|
|9     |sc_util_v1_0_2_axi_reg_stall__1         |           1|       151|
|10    |sc_util_v1_0_2_axi_reg_stall__2         |           1|       145|
|11    |sc_util_v1_0_2_axi_reg_stall__3         |           1|        46|
|12    |sc_util_v1_0_2_axi_reg_stall__4         |           2|       238|
|13    |sc_util_v1_0_2_axi_reg_stall__5         |           2|       226|
|14    |sc_util_v1_0_2_axi_reg_stall__6         |           1|       151|
|15    |sc_util_v1_0_2_axi_reg_stall__7         |           1|       181|
|16    |sc_util_v1_0_2_axi_reg_stall__8         |           1|        82|
|17    |sc_util_v1_0_2_axi_reg_stall__9         |           2|       202|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:40 ; elapsed = 00:04:43 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:41 ; elapsed = 00:04:45 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:42 ; elapsed = 00:04:45 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:42 ; elapsed = 00:04:45 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:42 ; elapsed = 00:04:45 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:43 ; elapsed = 00:04:46 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:43 ; elapsed = 00:04:46 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     2|
|3     |CARRY4     |    51|
|4     |LUT1       |   175|
|5     |LUT2       |   582|
|6     |LUT3       |   383|
|7     |LUT4       |   883|
|8     |LUT5       |   525|
|9     |LUT6       |  1627|
|10    |MUXF7      |   418|
|11    |MUXF8      |   192|
|12    |PS7        |     1|
|13    |RAM32M     |    80|
|14    |RAMB36E1   |     1|
|15    |RAMB36E1_1 |    57|
|16    |RAMB36E1_2 |     1|
|17    |RAMB36E1_3 |     1|
|18    |RAMB36E1_4 |     1|
|19    |RAMB36E1_5 |     1|
|20    |RAMB36E1_6 |     1|
|21    |RAMB36E1_7 |     1|
|22    |RAMB36E1_8 |     2|
|23    |SRL16      |     2|
|24    |SRLC32E    |   154|
|25    |FDCE       |   573|
|26    |FDPE       |     3|
|27    |FDR        |    12|
|28    |FDRE       |  2254|
|29    |FDSE       |   606|
|30    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                            |Cells |
+------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                                  |  8720|
|2     |  TOP_i                                                                                             |TOP                                                               |  8719|
|3     |    axi_smc                                                                                         |TOP_axi_smc_0                                                     |  3916|
|4     |      inst                                                                                          |bd_ab6f                                                           |  3916|
|5     |        clk_map                                                                                     |clk_map_imp_1LCUJPM                                               |    41|
|6     |          psr_aclk                                                                                  |bd_ab6f_psr_aclk_0                                                |    41|
|7     |            U0                                                                                      |proc_sys_reset                                                    |    41|
|8     |              EXT_LPF                                                                               |lpf                                                               |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_202                                                      |     5|
|10    |              SEQ                                                                                   |sequence_psr_200                                                  |    31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_201                                                       |    13|
|12    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_F0D1G1                                      |   584|
|13    |          m00_exit                                                                                  |bd_ab6f_m00e_0                                                    |   584|
|14    |            inst                                                                                    |sc_exit_v1_0_6_top                                                |   584|
|15    |              ar_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_179                                  |   106|
|16    |              aw_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_180                                  |   106|
|17    |              b_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_181                                  |    16|
|18    |              exit_inst                                                                             |sc_exit_v1_0_6_exit                                               |   119|
|19    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo                                  |    87|
|20    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_185                                        |     2|
|21    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_186                                        |     2|
|22    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_187                                        |     2|
|23    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_188                                        |     2|
|24    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_189                                        |     2|
|25    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_190                                        |     3|
|26    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_191                                        |     2|
|27    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_192                                        |     2|
|28    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_193                                        |     2|
|29    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_194                                        |     2|
|30    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_195                                        |     2|
|31    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_196                                        |     2|
|32    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_197                                        |     2|
|33    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_198                                        |     2|
|34    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_199                                        |     2|
|35    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0                  |    31|
|36    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_184                                        |     3|
|37    |              r_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_182                                  |   115|
|38    |              w_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_183                                  |   119|
|39    |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1E9VD02                                    |  2799|
|40    |          s00_mmu                                                                                   |bd_ab6f_s00mmu_0                                                  |  1302|
|41    |            inst                                                                                    |sc_mmu_v1_0_5_top                                                 |  1302|
|42    |              ar_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_172                                  |   203|
|43    |              ar_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_173                                  |   212|
|44    |              aw_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_174                                  |   203|
|45    |              aw_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_175                                  |   221|
|46    |              b_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_176                                  |    54|
|47    |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave                                        |    94|
|48    |              r_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_177                                  |   155|
|49    |              w_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_178                                  |   124|
|50    |          s00_si_converter                                                                          |bd_ab6f_s00sic_0                                                  |  1358|
|51    |            inst                                                                                    |sc_si_converter_v1_0_5_top                                        |  1358|
|52    |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_5_wrap_narrow                                |  1270|
|53    |                ar_reg_slice                                                                        |sc_util_v1_0_2_axi_reg_stall                                      |   195|
|54    |                aw_reg_slice                                                                        |sc_util_v1_0_2_axi_reg_stall_69                                   |   188|
|55    |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1                  |    63|
|56    |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_164                                        |     2|
|57    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_165                                        |     2|
|58    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_166                                        |     3|
|59    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_167                                        |     2|
|60    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_168                                        |     2|
|61    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_169                                        |     2|
|62    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_170                                        |     2|
|63    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_171                                        |     2|
|64    |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_5_offset_fifo                                |   263|
|65    |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2_121              |    82|
|66    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_156                                        |     2|
|67    |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_157                                        |     3|
|68    |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_158                                        |     4|
|69    |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_159                                        |     2|
|70    |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_160                                        |     2|
|71    |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_161                                        |     2|
|72    |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_162                                        |     3|
|73    |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_163                                        |     3|
|74    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_122                                        |     1|
|75    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_123                                        |     1|
|76    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_124                                        |     1|
|77    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_125                                        |     1|
|78    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_126                                        |     1|
|79    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_127                                        |     1|
|80    |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_128                                        |     1|
|81    |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_129                                        |     1|
|82    |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_130                                        |     1|
|83    |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_131                                        |     1|
|84    |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_132                                        |     1|
|85    |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_133                                        |     1|
|86    |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_134                                        |     1|
|87    |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_135                                        |     1|
|88    |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_136                                        |     1|
|89    |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_137                                        |     1|
|90    |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_138                                        |     1|
|91    |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_139                                        |     1|
|92    |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_140                                        |     1|
|93    |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_141                                        |     1|
|94    |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_142                                        |     1|
|95    |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_143                                        |     1|
|96    |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_144                                        |     1|
|97    |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_145                                        |     1|
|98    |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_146                                        |     1|
|99    |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_147                                        |     1|
|100   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_148                                        |     1|
|101   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_149                                        |     7|
|102   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_150                                        |     2|
|103   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_151                                        |     1|
|104   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_152                                        |     1|
|105   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_153                                        |     1|
|106   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_154                                        |     1|
|107   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_155                                        |     1|
|108   |                w_cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3                  |    83|
|109   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_115                                        |     2|
|110   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_116                                        |     2|
|111   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_117                                        |     2|
|112   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_118                                        |     2|
|113   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_119                                        |     2|
|114   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_120                                        |     2|
|115   |                w_payld_fifo                                                                        |sc_si_converter_v1_0_5_offset_fifo__parameterized0                |   244|
|116   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2_70               |    85|
|117   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_107                                        |     2|
|118   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_108                                        |     4|
|119   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_109                                        |     8|
|120   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_110                                        |     2|
|121   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_111                                        |     2|
|122   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_112                                        |     2|
|123   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_113                                        |     3|
|124   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_114                                        |     3|
|125   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_71                                         |     1|
|126   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_72                                         |     1|
|127   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_73                                         |     1|
|128   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_74                                         |     7|
|129   |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_75                                         |     2|
|130   |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_76                                         |     1|
|131   |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_77                                         |     1|
|132   |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_78                                         |     1|
|133   |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_79                                         |     1|
|134   |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_80                                         |     1|
|135   |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_81                                         |     1|
|136   |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_82                                         |     1|
|137   |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_83                                         |     1|
|138   |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_84                                         |     1|
|139   |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_85                                         |     1|
|140   |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_86                                         |     1|
|141   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_87                                         |     1|
|142   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_88                                         |     1|
|143   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_89                                         |     1|
|144   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_90                                         |     1|
|145   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_91                                         |     1|
|146   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_92                                         |     1|
|147   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_93                                         |     1|
|148   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_94                                         |     1|
|149   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_95                                         |     1|
|150   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_96                                         |     1|
|151   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_97                                         |     1|
|152   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_98                                         |     1|
|153   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_99                                         |     1|
|154   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_100                                        |     1|
|155   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_101                                        |     1|
|156   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_102                                        |     1|
|157   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_103                                        |     1|
|158   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_104                                        |     1|
|159   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_105                                        |     1|
|160   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_106                                        |     1|
|161   |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter                                   |    86|
|162   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4                  |    85|
|163   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_55                                         |     2|
|164   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_56                                         |     2|
|165   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_57                                         |     2|
|166   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_58                                         |     2|
|167   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_59                                         |     3|
|168   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_60                                         |     2|
|169   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_61                                         |     2|
|170   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_62                                         |     2|
|171   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_63                                         |     2|
|172   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_64                                         |     2|
|173   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_65                                         |     2|
|174   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_66                                         |     2|
|175   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_67                                         |     2|
|176   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_68                                         |     2|
|177   |          s00_transaction_regulator                                                                 |bd_ab6f_s00tr_0                                                   |   139|
|178   |            inst                                                                                    |sc_transaction_regulator_v1_0_6_top                               |   139|
|179   |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_6_singleorder                       |    68|
|180   |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2_42               |    68|
|181   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_43                                         |     2|
|182   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_44                                         |     2|
|183   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_45                                         |     3|
|184   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_46                                         |     2|
|185   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_47                                         |     2|
|186   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_48                                         |     2|
|187   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_49                                         |     2|
|188   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_50                                         |     2|
|189   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_51                                         |     2|
|190   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_52                                         |     2|
|191   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_53                                         |     2|
|192   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_54                                         |     2|
|193   |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_6_singleorder_30                    |    69|
|194   |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2                  |    69|
|195   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl                                            |     2|
|196   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_31                                         |     2|
|197   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_32                                         |     3|
|198   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_33                                         |     2|
|199   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_34                                         |     2|
|200   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_35                                         |     2|
|201   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_36                                         |     2|
|202   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_37                                         |     2|
|203   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_38                                         |     2|
|204   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_39                                         |     2|
|205   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_40                                         |     2|
|206   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_41                                         |     2|
|207   |        s00_nodes                                                                                   |s00_nodes_imp_18JIGZS                                             |   492|
|208   |          s00_ar_node                                                                               |bd_ab6f_sarn_0                                                    |   108|
|209   |            inst                                                                                    |sc_node_v1_0_7_top                                                |   108|
|210   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler                                         |   103|
|211   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__xdcDup__1                                    |   100|
|212   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1                         |   100|
|213   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                                 |    27|
|214   |                      xpm_memory_base_inst                                                          |xpm_memory_base                                                   |    27|
|215   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_27                                         |    15|
|216   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_28                                         |    13|
|217   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_29                         |    34|
|218   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler                                         |     4|
|219   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_26                                        |     4|
|220   |          s00_aw_node                                                                               |bd_ab6f_sawn_0                                                    |   108|
|221   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized0                                |   108|
|222   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized0                         |   103|
|223   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo                                               |   100|
|224   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo                                    |   100|
|225   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                              |    27|
|226   |                      xpm_memory_base_inst                                                          |xpm_memory_base__2                                                |    27|
|227   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_23                                         |    15|
|228   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_24                                         |    13|
|229   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_25                         |    34|
|230   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized0                         |     4|
|231   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_22                                        |     4|
|232   |          s00_b_node                                                                                |bd_ab6f_sbn_0                                                     |    86|
|233   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized1                                |    86|
|234   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized1                         |    81|
|235   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0                               |    78|
|236   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0                    |    78|
|237   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                                 |     5|
|238   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                   |     5|
|239   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_19                                         |    15|
|240   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_20                                         |    13|
|241   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_21                         |    34|
|242   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1                         |     4|
|243   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_18                                        |     4|
|244   |          s00_r_node                                                                                |bd_ab6f_srn_0                                                     |    95|
|245   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized2                                |    95|
|246   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized2                         |    90|
|247   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized1                               |    87|
|248   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1                    |    87|
|249   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                                 |    13|
|250   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                   |    13|
|251   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_15                                         |    15|
|252   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_16                                         |    13|
|253   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_17                         |    34|
|254   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2                         |     4|
|255   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_14                                        |     4|
|256   |          s00_w_node                                                                                |bd_ab6f_swn_0                                                     |    95|
|257   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized3                                |    95|
|258   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized3                         |    90|
|259   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized2                               |    87|
|260   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized2                    |    87|
|261   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                                 |    13|
|262   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                   |    13|
|263   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter                                            |    15|
|264   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_13                                         |    13|
|265   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0                            |    34|
|266   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized3                         |     4|
|267   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline                                           |     4|
|268   |    CPU_0                                                                                           |TOP_CPU_0_0                                                       |  3290|
|269   |      inst                                                                                          |CPU                                                               |  3290|
|270   |        DC2EXE0                                                                                     |REG_HE                                                            |   244|
|271   |        DC2EXE1                                                                                     |REG_HE__parameterized0                                            |   251|
|272   |        DC2EXE2                                                                                     |REG_HE__parameterized0_2                                          |   208|
|273   |        DC2EXE3                                                                                     |REG_HE__parameterized0_3                                          |     5|
|274   |        DC2EXE4                                                                                     |REG_HE__parameterized0_4                                          |    72|
|275   |        DC2EXE5                                                                                     |REG_HE__parameterized0_5                                          |    63|
|276   |        DC2EXE6                                                                                     |REG_HE__parameterized0_6                                          |    46|
|277   |        DC2EXE7                                                                                     |REG_HE__parameterized1                                            |     5|
|278   |        EXE2MEM0                                                                                    |REG_HE__parameterized2                                            |     3|
|279   |        EXE2MEM1                                                                                    |REG_HE__parameterized0_7                                          |    32|
|280   |        EXE2MEM2                                                                                    |REG_HE__parameterized0_8                                          |     5|
|281   |        EXE2MEM3                                                                                    |REG_HE__parameterized1_9                                          |     5|
|282   |        MEM2WB0                                                                                     |REG_HE__parameterized3                                            |    69|
|283   |        MEM2WB1                                                                                     |REG_HE__parameterized0_10                                         |    33|
|284   |        MEM2WB2                                                                                     |REG_HE__parameterized1_11                                         |   125|
|285   |        PCREG                                                                                       |REG_HE_PC                                                         |   103|
|286   |        REG_FILE                                                                                    |REG_FILE                                                          |  1987|
|287   |        RI2DC_PC                                                                                    |REG_HE_PC_12                                                      |    33|
|288   |        pipe_control                                                                                |pipe_control                                                      |     1|
|289   |    ID_memory                                                                                       |TOP_blk_mem_gen_0_1                                               |   552|
|290   |      U0                                                                                            |blk_mem_gen_v8_4_1                                                |   552|
|291   |        inst_blk_mem_gen                                                                            |blk_mem_gen_v8_4_1_synth                                          |   552|
|292   |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                    |blk_mem_gen_v8_4_1_blk_mem_gen_top                                |   552|
|293   |            \valid.cstr                                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                       |   552|
|294   |              \has_mux_a.A                                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_mux                                |   228|
|295   |              \has_mux_b.B                                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0                |   228|
|296   |              \ramloop[0].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                         |     1|
|297   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init                  |     1|
|298   |              \ramloop[10].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized9         |     1|
|299   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|300   |              \ramloop[11].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized10        |     1|
|301   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|302   |              \ramloop[12].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized11        |     1|
|303   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized11 |     1|
|304   |              \ramloop[13].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized12        |     1|
|305   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|306   |              \ramloop[14].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized13        |     1|
|307   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|308   |              \ramloop[15].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized14        |     1|
|309   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized14 |     1|
|310   |              \ramloop[16].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized15        |     1|
|311   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized15 |     1|
|312   |              \ramloop[17].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized16        |     1|
|313   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized16 |     1|
|314   |              \ramloop[18].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized17        |     1|
|315   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized17 |     1|
|316   |              \ramloop[19].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized18        |     1|
|317   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized18 |     1|
|318   |              \ramloop[1].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0         |     1|
|319   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|320   |              \ramloop[20].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized19        |     1|
|321   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized19 |     1|
|322   |              \ramloop[21].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized20        |     1|
|323   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized20 |     1|
|324   |              \ramloop[22].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized21        |     1|
|325   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized21 |     1|
|326   |              \ramloop[23].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized22        |     1|
|327   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized22 |     1|
|328   |              \ramloop[24].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized23        |     1|
|329   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized23 |     1|
|330   |              \ramloop[25].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized24        |     1|
|331   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized24 |     1|
|332   |              \ramloop[26].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized25        |     1|
|333   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized25 |     1|
|334   |              \ramloop[27].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized26        |     1|
|335   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized26 |     1|
|336   |              \ramloop[28].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized27        |     1|
|337   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized27 |     1|
|338   |              \ramloop[29].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized28        |     1|
|339   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized28 |     1|
|340   |              \ramloop[2].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1         |     1|
|341   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized1  |     1|
|342   |              \ramloop[30].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized29        |     1|
|343   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized29 |     1|
|344   |              \ramloop[31].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized30        |     1|
|345   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized30 |     1|
|346   |              \ramloop[32].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized31        |     3|
|347   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized31 |     3|
|348   |              \ramloop[33].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized32        |     3|
|349   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized32 |     3|
|350   |              \ramloop[34].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized33        |     3|
|351   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized33 |     3|
|352   |              \ramloop[35].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized34        |     3|
|353   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized34 |     3|
|354   |              \ramloop[36].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized35        |     3|
|355   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized35 |     3|
|356   |              \ramloop[37].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized36        |     3|
|357   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized36 |     3|
|358   |              \ramloop[38].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized37        |     3|
|359   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized37 |     3|
|360   |              \ramloop[39].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized38        |     3|
|361   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized38 |     3|
|362   |              \ramloop[3].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2         |     1|
|363   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|364   |              \ramloop[40].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized39        |     3|
|365   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized39 |     3|
|366   |              \ramloop[41].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized40        |     3|
|367   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized40 |     3|
|368   |              \ramloop[42].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized41        |     3|
|369   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized41 |     3|
|370   |              \ramloop[43].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized42        |     3|
|371   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized42 |     3|
|372   |              \ramloop[44].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized43        |     3|
|373   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized43 |     3|
|374   |              \ramloop[45].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized44        |     3|
|375   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized44 |     3|
|376   |              \ramloop[46].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized45        |     3|
|377   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized45 |     3|
|378   |              \ramloop[47].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized46        |     1|
|379   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized46 |     1|
|380   |              \ramloop[48].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized47        |     1|
|381   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized47 |     1|
|382   |              \ramloop[49].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized48        |     1|
|383   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized48 |     1|
|384   |              \ramloop[4].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3         |     1|
|385   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized3  |     1|
|386   |              \ramloop[50].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized49        |     1|
|387   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized49 |     1|
|388   |              \ramloop[51].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized50        |     1|
|389   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized50 |     1|
|390   |              \ramloop[52].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized51        |     1|
|391   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized51 |     1|
|392   |              \ramloop[53].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized52        |     1|
|393   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized52 |     1|
|394   |              \ramloop[54].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized53        |     1|
|395   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized53 |     1|
|396   |              \ramloop[55].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized54        |     1|
|397   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized54 |     1|
|398   |              \ramloop[56].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized55        |     1|
|399   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized55 |     1|
|400   |              \ramloop[57].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized56        |     1|
|401   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized56 |     1|
|402   |              \ramloop[58].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized57        |     1|
|403   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized57 |     1|
|404   |              \ramloop[59].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized58        |     1|
|405   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized58 |     1|
|406   |              \ramloop[5].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4         |     1|
|407   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|408   |              \ramloop[60].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized59        |     1|
|409   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized59 |     1|
|410   |              \ramloop[61].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized60        |     1|
|411   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized60 |     1|
|412   |              \ramloop[62].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized61        |     1|
|413   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized61 |     1|
|414   |              \ramloop[63].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized62        |     3|
|415   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized62 |     3|
|416   |              \ramloop[6].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5         |     1|
|417   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized5  |     1|
|418   |              \ramloop[7].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6         |     1|
|419   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|420   |              \ramloop[8].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized7         |     1|
|421   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|422   |              \ramloop[9].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized8         |     1|
|423   |                \prim_init.ram                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
|424   |    IO_memory                                                                                       |TOP_blk_mem_gen_1_0                                               |     2|
|425   |      U0                                                                                            |blk_mem_gen_v8_4_1__parameterized1                                |     2|
|426   |        inst_blk_mem_gen                                                                            |blk_mem_gen_v8_4_1_synth__parameterized0                          |     2|
|427   |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                    |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0                |     2|
|428   |            \valid.cstr                                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0       |     2|
|429   |              \ramloop[0].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized63        |     1|
|430   |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                       |     1|
|431   |              \ramloop[1].ram.r                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized64        |     1|
|432   |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0       |     1|
|433   |    axi_bram_ctrl_0                                                                                 |TOP_axi_bram_ctrl_0_0                                             |   447|
|434   |      U0                                                                                            |axi_bram_ctrl                                                     |   447|
|435   |        \gext_inst.abcv4_0_ext_inst                                                                 |axi_bram_ctrl_top                                                 |   447|
|436   |          \GEN_AXI4.I_FULL_AXI                                                                      |full_axi                                                          |   447|
|437   |            \GEN_ARB.I_SNG_PORT                                                                     |sng_port_arb                                                      |    29|
|438   |            I_RD_CHNL                                                                               |rd_chnl                                                           |   282|
|439   |              I_WRAP_BRST                                                                           |wrap_brst_1                                                       |    59|
|440   |            I_WR_CHNL                                                                               |wr_chnl                                                           |   124|
|441   |              I_WRAP_BRST                                                                           |wrap_brst                                                         |    50|
|442   |    mem_control_0                                                                                   |TOP_mem_control_0_0                                               |   201|
|443   |      inst                                                                                          |mem_control                                                       |   133|
|444   |        REG0                                                                                        |REG_HE__parameterized4                                            |     2|
|445   |    processing_system7_0                                                                            |TOP_processing_system7_0_0                                        |   245|
|446   |      inst                                                                                          |processing_system7_v5_5_processing_system7                        |   245|
|447   |    rst_ps7_0_50M                                                                                   |TOP_rst_ps7_0_50M_0                                               |    66|
|448   |      U0                                                                                            |proc_sys_reset__parameterized1                                    |    66|
|449   |        EXT_LPF                                                                                     |lpf__parameterized0                                               |    23|
|450   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                          |     6|
|451   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_0                                                        |     6|
|452   |        SEQ                                                                                         |sequence_psr                                                      |    38|
|453   |          SEQ_COUNTER                                                                               |upcnt_n                                                           |    13|
+------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:43 ; elapsed = 00:04:46 . Memory (MB): peak = 1399.188 ; gain = 1073.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4748 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:04:23 . Memory (MB): peak = 1399.188 ; gain = 865.078
Synthesis Optimization Complete : Time (s): cpu = 00:04:43 ; elapsed = 00:04:46 . Memory (MB): peak = 1399.188 ; gain = 1073.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  FDR => FDRE: 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 80 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
616 Infos, 247 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:47 ; elapsed = 00:04:54 . Memory (MB): peak = 1399.188 ; gain = 1084.742
INFO: [Common 17-1381] The checkpoint 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/TOP_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_wrapper_utilization_synth.rpt -pb TOP_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1399.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 14:28:11 2021...
