// Seed: 1347955486
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    input tri  id_3
);
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri  id_3,
    input wire id_4,
    input wor  id_5
);
  final begin : LABEL_0
    if (1);
  end
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2
  );
endmodule
module module_2 (
    output wand  id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  wire  id_3,
    input  uwire id_4,
    output wand  id_5,
    input  wand  id_6,
    input  tri1  id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.type_6 = 0;
endmodule
