The following files were generated for 'chipscope_ila_1port_41bits' in directory
/home/ianb/uhd_examples/fpga/usrp2/coregen/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_ila_1port_41bits.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_ila_1port_41bits.cdc
   * chipscope_ila_1port_41bits.constraints/chipscope_ila_1port_41bits.ucf
   * chipscope_ila_1port_41bits.constraints/chipscope_ila_1port_41bits.xdc
   * chipscope_ila_1port_41bits.ncf
   * chipscope_ila_1port_41bits.ngc
   * chipscope_ila_1port_41bits.ucf
   * chipscope_ila_1port_41bits.v
   * chipscope_ila_1port_41bits.veo
   * chipscope_ila_1port_41bits.xdc
   * chipscope_ila_1port_41bits_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * chipscope_ila_1port_41bits.gise
   * chipscope_ila_1port_41bits.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_ila_1port_41bits_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_ila_1port_41bits_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

