<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 682b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10885.87 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5566.40 --|
|-- Mem Ch  2: Reads (MB/s):   136.76 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    58.63 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   136.76 --||-- NODE 1 Mem Read (MB/s) : 10885.87 --|
|-- NODE 0 Mem Write(MB/s) :    58.63 --||-- NODE 1 Mem Write(MB/s) :  5566.40 --|
|-- NODE 0 P. Write (T/s):      31206 --||-- NODE 1 P. Write (T/s):     197822 --|
|-- NODE 0 Memory (MB/s):      195.39 --||-- NODE 1 Memory (MB/s):    16452.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11022.63                --|
            |--                System Write Throughput(MB/s):       5625.03                --|
            |--               System Memory Throughput(MB/s):      16647.66                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6964
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      88 M        36     599 K   544 K    521 K    36     564  
 1    1020          24      17 M   108 M      0       0     731 K
-----------------------------------------------------------------------
 *      88 M        60      18 M   109 M    521 K    36     732 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.75        Core1: 85.17        
Core2: 24.07        Core3: 84.49        
Core4: 30.27        Core5: 82.03        
Core6: 22.59        Core7: 77.61        
Core8: 22.78        Core9: 41.31        
Core10: 25.96        Core11: 94.60        
Core12: 21.17        Core13: 47.83        
Core14: 21.39        Core15: 93.17        
Core16: 20.61        Core17: 49.03        
Core18: 16.82        Core19: 85.71        
Core20: 31.27        Core21: 51.81        
Core22: 28.73        Core23: 92.19        
Core24: 30.14        Core25: 59.48        
Core26: 28.93        Core27: 92.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.44
Socket1: 70.33
DDR read Latency(ns)
Socket0: 22040.10
Socket1: 235.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.90        Core1: 81.04        
Core2: 29.14        Core3: 87.71        
Core4: 28.67        Core5: 83.78        
Core6: 21.23        Core7: 74.82        
Core8: 31.69        Core9: 40.06        
Core10: 32.21        Core11: 92.17        
Core12: 30.11        Core13: 39.21        
Core14: 21.55        Core15: 92.86        
Core16: 31.75        Core17: 42.00        
Core18: 8.06        Core19: 84.82        
Core20: 32.43        Core21: 44.72        
Core22: 32.09        Core23: 97.65        
Core24: 23.13        Core25: 94.33        
Core26: 26.43        Core27: 85.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 69.41
DDR read Latency(ns)
Socket0: 21517.77
Socket1: 230.54
irq_total: 157203.726620463
cpu_total: 18.27
cpu_0: 1.26
cpu_1: 58.05
cpu_2: 0.53
cpu_3: 50.07
cpu_4: 0.33
cpu_5: 50.07
cpu_6: 0.93
cpu_7: 36.37
cpu_8: 0.53
cpu_9: 20.68
cpu_10: 0.47
cpu_11: 22.87
cpu_12: 0.47
cpu_13: 42.15
cpu_14: 0.47
cpu_15: 21.28
cpu_16: 0.27
cpu_17: 45.55
cpu_18: 0.40
cpu_19: 25.07
cpu_20: 0.47
cpu_21: 44.22
cpu_22: 0.20
cpu_23: 31.45
cpu_24: 0.27
cpu_25: 31.32
cpu_26: 0.66
cpu_27: 25.33
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 638949
Total_tx_packets_phy: 638949
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5759396773
Total_tx_bytes: 5759396773
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 638939
Total_tx_packets: 638939
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 120058
Total_rx_packets: 120058
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5762051321
Total_tx_bytes_phy: 5762051321
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7923837
Total_rx_bytes: 7923837
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 120054
Total_rx_packets_phy: 120054
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8403828
Total_rx_bytes_phy: 8403828


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.79        Core1: 86.87        
Core2: 26.29        Core3: 86.81        
Core4: 25.17        Core5: 83.97        
Core6: 23.94        Core7: 74.51        
Core8: 24.20        Core9: 40.13        
Core10: 24.78        Core11: 96.03        
Core12: 21.41        Core13: 52.13        
Core14: 22.21        Core15: 92.81        
Core16: 21.00        Core17: 54.40        
Core18: 22.39        Core19: 83.91        
Core20: 10.14        Core21: 55.39        
Core22: 21.75        Core23: 76.61        
Core24: 20.27        Core25: 86.95        
Core26: 23.29        Core27: 62.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.65
Socket1: 72.13
DDR read Latency(ns)
Socket0: 19912.00
Socket1: 237.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.53        Core1: 88.83        
Core2: 20.21        Core3: 89.37        
Core4: 25.03        Core5: 85.59        
Core6: 31.67        Core7: 73.29        
Core8: 21.00        Core9: 44.38        
Core10: 25.81        Core11: 96.27        
Core12: 23.33        Core13: 59.41        
Core14: 22.65        Core15: 85.67        
Core16: 18.59        Core17: 59.65        
Core18: 23.74        Core19: 80.76        
Core20: 21.41        Core21: 61.61        
Core22: 25.31        Core23: 93.03        
Core24: 9.99        Core25: 103.17        
Core26: 23.03        Core27: 66.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.91
Socket1: 76.02
DDR read Latency(ns)
Socket0: 21755.87
Socket1: 237.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.22        Core1: 95.64        
Core2: 26.43        Core3: 89.51        
Core4: 24.43        Core5: 88.45        
Core6: 23.38        Core7: 90.07        
Core8: 31.34        Core9: 43.18        
Core10: 22.24        Core11: 102.49        
Core12: 20.87        Core13: 73.40        
Core14: 24.09        Core15: 75.19        
Core16: 23.50        Core17: 73.12        
Core18: 20.39        Core19: 85.82        
Core20: 24.61        Core21: 72.62        
Core22: 9.54        Core23: 89.80        
Core24: 18.63        Core25: 86.56        
Core26: 23.14        Core27: 97.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.31
Socket1: 84.00
DDR read Latency(ns)
Socket0: 21729.34
Socket1: 240.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.46        Core1: 96.95        
Core2: 21.06        Core3: 89.73        
Core4: 22.24        Core5: 87.14        
Core6: 30.48        Core7: 93.41        
Core8: 21.80        Core9: 43.01        
Core10: 30.37        Core11: 97.87        
Core12: 22.27        Core13: 74.22        
Core14: 26.33        Core15: 72.53        
Core16: 25.20        Core17: 73.15        
Core18: 20.78        Core19: 81.32        
Core20: 24.39        Core21: 71.31        
Core22: 10.19        Core23: 91.86        
Core24: 21.33        Core25: 82.68        
Core26: 23.09        Core27: 101.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.59
Socket1: 83.38
DDR read Latency(ns)
Socket0: 22319.08
Socket1: 240.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27596
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411414570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411420782; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205712978; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205712978; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205793236; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205793236; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004869863; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4021582; Consumed Joules: 245.46; Watts: 40.88; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 705775; Consumed DRAM Joules: 10.80; DRAM Watts: 1.80
S1P0; QPIClocks: 14411542270; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411547650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205861999; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205861999; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205779829; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205779829; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004922284; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5354263; Consumed Joules: 326.80; Watts: 54.43; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1701609; Consumed DRAM Joules: 26.03; DRAM Watts: 4.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6cf1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.57   0.01    0.60     334 K    980 K    0.66    0.12    0.01    0.02     4536        6        1     70
   1    1     0.05   0.10   0.55    1.08      37 M     44 M    0.17    0.19    0.07    0.08     3528     7197       24     61
   2    0     0.00   0.52   0.00    0.60      21 K     91 K    0.77    0.30    0.00    0.01     1904        2        0     69
   3    1     0.05   0.18   0.28    0.77      23 M     29 M    0.18    0.21    0.04    0.06     3472     4777       26     61
   4    0     0.00   0.59   0.00    0.60      41 K    122 K    0.66    0.34    0.00    0.01     1512        4        0     70
   5    1     0.10   0.20   0.52    1.03      32 M     39 M    0.19    0.23    0.03    0.04     2240     6366       30     62
   6    0     0.01   1.04   0.01    1.00      53 K    267 K    0.80    0.57    0.00    0.00     4256       13        2     70
   7    1     0.10   0.22   0.44    0.96      25 M     32 M    0.22    0.26    0.03    0.03     2352     4676       40     61
   8    0     0.01   1.07   0.01    0.97      46 K    243 K    0.81    0.59    0.00    0.00     3976        6        0     69
   9    1     0.12   0.75   0.17    0.64    3374 K   5256 K    0.36    0.49    0.00    0.00      504      218       54     60
  10    0     0.00   0.54   0.00    0.60      16 K     60 K    0.73    0.30    0.00    0.01     1512        2        1     68
  11    1     0.05   0.29   0.16    0.62      13 M     16 M    0.18    0.22    0.03    0.03     2296     2481       28     61
  12    0     0.00   0.52   0.00    0.60      18 K     72 K    0.75    0.33    0.00    0.01      784        1        1     70
  13    1     0.07   0.14   0.51    1.04      28 M     37 M    0.23    0.26    0.04    0.05     4648     6478       25     60
  14    0     0.01   1.77   0.00    0.72      25 K     84 K    0.70    0.43    0.00    0.00      840        2        0     70
  15    1     0.07   0.16   0.42    0.95      24 M     31 M    0.21    0.26    0.04    0.05     1736     5456      108     60
  16    0     0.00   0.51   0.00    0.60      32 K     88 K    0.64    0.29    0.00    0.01      560        1        2     70
  17    1     0.05   0.12   0.41    0.91      28 M     35 M    0.20    0.25    0.06    0.07     3192     6001       17     61
  18    0     0.00   0.51   0.00    0.60      31 K    100 K    0.68    0.30    0.00    0.01     1232        2        0     71
  19    1     0.10   0.24   0.41    0.95      21 M     27 M    0.23    0.29    0.02    0.03     3976     4091       26     61
  20    0     0.01   1.04   0.01    1.07      45 K    237 K    0.81    0.59    0.00    0.00     3360        9        1     71
  21    1     0.05   0.12   0.40    0.91      25 M     32 M    0.21    0.26    0.05    0.07     2520     5141       22     62
  22    0     0.00   0.49   0.00    0.60      28 K     93 K    0.69    0.31    0.00    0.01      784        3        1     71
  23    1     0.07   0.33   0.20    0.65      13 M     16 M    0.19    0.29    0.02    0.02     3080     2428       82     63
  24    0     0.01   1.10   0.01    0.96      42 K    233 K    0.82    0.59    0.00    0.00     3192        8        0     71
  25    1     0.05   0.17   0.27    0.78      20 M     25 M    0.19    0.24    0.04    0.05     1624     4064       27     62
  26    0     0.00   0.55   0.00    0.60      19 K     72 K    0.72    0.30    0.00    0.01     1176        2        0     70
  27    1     0.04   0.17   0.24    0.74      18 M     23 M    0.21    0.22    0.05    0.06     2968     3363       21     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.91   0.00    0.78     758 K   2748 K    0.72    0.41    0.00    0.00    29624       61        9     62
 SKT    1     0.07   0.19   0.36    0.89     316 M    397 M    0.20    0.25    0.03    0.04    38136    62737      530     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.20   0.18    0.89     317 M    400 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.29 %

 C1 core residency: 30.43 %; C3 core residency: 1.05 %; C6 core residency: 48.23 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5363 M   5307 M   |    5%     5%   
 SKT    1       19 G     19 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.64     0.28     206.75       8.99         200.23
 SKT   1    54.94    27.91     275.83      21.84         462.56
---------------------------------------------------------------------------------------------------------------
       *    55.58    28.18     482.58      30.84         462.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ed6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10822.40 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5584.60 --|
|-- Mem Ch  2: Reads (MB/s):   138.30 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    59.88 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   138.30 --||-- NODE 1 Mem Read (MB/s) : 10822.40 --|
|-- NODE 0 Mem Write(MB/s) :    59.88 --||-- NODE 1 Mem Write(MB/s) :  5584.60 --|
|-- NODE 0 P. Write (T/s):      31214 --||-- NODE 1 P. Write (T/s):     192715 --|
|-- NODE 0 Memory (MB/s):      198.19 --||-- NODE 1 Memory (MB/s):    16407.00 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10960.70                --|
            |--                System Write Throughput(MB/s):       5644.49                --|
            |--               System Memory Throughput(MB/s):      16605.19                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7012
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      93 M        12     842 K   473 K    574 K    36      72  
 1     996          24      18 M   115 M   3000     108     738 K
-----------------------------------------------------------------------
 *      93 M        36      19 M   116 M    577 K   144     738 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.43        Core1: 85.61        
Core2: 21.50        Core3: 91.87        
Core4: 26.44        Core5: 77.16        
Core6: 29.46        Core7: 67.06        
Core8: 31.56        Core9: 42.12        
Core10: 25.23        Core11: 68.62        
Core12: 22.23        Core13: 91.91        
Core14: 28.56        Core15: 65.91        
Core16: 23.96        Core17: 84.16        
Core18: 20.73        Core19: 61.14        
Core20: 21.30        Core21: 79.17        
Core22: 10.12        Core23: 85.29        
Core24: 21.43        Core25: 71.36        
Core26: 23.19        Core27: 60.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.70
Socket1: 73.85
DDR read Latency(ns)
Socket0: 19632.20
Socket1: 237.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.87        Core1: 89.40        
Core2: 23.53        Core3: 94.03        
Core4: 30.98        Core5: 78.35        
Core6: 33.57        Core7: 58.77        
Core8: 32.20        Core9: 41.72        
Core10: 32.40        Core11: 75.27        
Core12: 29.10        Core13: 88.30        
Core14: 25.83        Core15: 63.85        
Core16: 29.48        Core17: 83.69        
Core18: 28.97        Core19: 75.34        
Core20: 32.86        Core21: 76.81        
Core22: 32.77        Core23: 59.92        
Core24: 25.18        Core25: 94.93        
Core26: 24.93        Core27: 61.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.03
Socket1: 73.83
DDR read Latency(ns)
Socket0: 21352.97
Socket1: 238.58
irq_total: 152967.834318586
cpu_total: 18.60
cpu_0: 1.26
cpu_1: 55.05
cpu_2: 0.27
cpu_3: 45.35
cpu_4: 0.60
cpu_5: 34.84
cpu_6: 0.20
cpu_7: 50.20
cpu_8: 0.27
cpu_9: 15.76
cpu_10: 1.00
cpu_11: 47.34
cpu_12: 0.20
cpu_13: 31.85
cpu_14: 0.60
cpu_15: 50.00
cpu_16: 0.13
cpu_17: 34.31
cpu_18: 0.53
cpu_19: 25.40
cpu_20: 0.40
cpu_21: 23.80
cpu_22: 0.47
cpu_23: 35.70
cpu_24: 0.27
cpu_25: 18.09
cpu_26: 0.20
cpu_27: 46.81
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 113191
Total_rx_packets: 113191
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 635225
Total_tx_packets_phy: 635225
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7470656
Total_rx_bytes: 7470656
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5728466329
Total_tx_bytes_phy: 5728466329
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7923172
Total_rx_bytes_phy: 7923172
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5726113409
Total_tx_bytes: 5726113409
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 113188
Total_rx_packets_phy: 113188
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 635246
Total_tx_packets: 635246


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.64        Core1: 93.75        
Core2: 24.08        Core3: 100.01        
Core4: 10.41        Core5: 82.89        
Core6: 25.60        Core7: 74.32        
Core8: 21.42        Core9: 44.00        
Core10: 19.08        Core11: 94.64        
Core12: 29.05        Core13: 100.63        
Core14: 30.94        Core15: 75.10        
Core16: 26.35        Core17: 85.03        
Core18: 23.57        Core19: 99.96        
Core20: 26.99        Core21: 85.54        
Core22: 24.93        Core23: 78.27        
Core24: 20.18        Core25: 96.78        
Core26: 25.32        Core27: 80.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.92
Socket1: 86.40
DDR read Latency(ns)
Socket0: 20404.24
Socket1: 242.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.29        Core1: 91.96        
Core2: 10.12        Core3: 96.98        
Core4: 20.39        Core5: 80.04        
Core6: 28.10        Core7: 87.03        
Core8: 24.25        Core9: 41.80        
Core10: 25.98        Core11: 87.02        
Core12: 33.12        Core13: 94.02        
Core14: 23.22        Core15: 82.25        
Core16: 24.71        Core17: 81.78        
Core18: 25.26        Core19: 82.73        
Core20: 24.98        Core21: 77.14        
Core22: 24.96        Core23: 89.62        
Core24: 32.76        Core25: 97.07        
Core26: 22.85        Core27: 94.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.11
Socket1: 87.77
DDR read Latency(ns)
Socket0: 20636.70
Socket1: 243.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.49        Core1: 91.60        
Core2: 9.66        Core3: 94.17        
Core4: 20.55        Core5: 79.17        
Core6: 25.73        Core7: 72.42        
Core8: 20.83        Core9: 38.92        
Core10: 30.65        Core11: 94.05        
Core12: 22.92        Core13: 74.39        
Core14: 22.67        Core15: 71.94        
Core16: 30.78        Core17: 84.15        
Core18: 24.89        Core19: 96.35        
Core20: 23.03        Core21: 78.32        
Core22: 26.06        Core23: 74.12        
Core24: 27.91        Core25: 91.81        
Core26: 23.41        Core27: 75.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.86
Socket1: 81.00
DDR read Latency(ns)
Socket0: 20457.30
Socket1: 241.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.67        Core1: 92.63        
Core2: 27.56        Core3: 98.21        
Core4: 24.85        Core5: 84.38        
Core6: 22.53        Core7: 81.68        
Core8: 9.57        Core9: 41.84        
Core10: 22.97        Core11: 84.07        
Core12: 23.77        Core13: 88.22        
Core14: 25.66        Core15: 79.60        
Core16: 32.61        Core17: 84.60        
Core18: 24.11        Core19: 83.13        
Core20: 33.57        Core21: 75.99        
Core22: 28.15        Core23: 89.00        
Core24: 26.27        Core25: 91.78        
Core26: 25.64        Core27: 90.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.07
Socket1: 86.20
DDR read Latency(ns)
Socket0: 20847.66
Socket1: 243.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29305
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412337902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412346890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206177416; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206177416; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206254347; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206254347; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005238480; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4029908; Consumed Joules: 245.97; Watts: 40.96; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 708604; Consumed DRAM Joules: 10.84; DRAM Watts: 1.81
S1P0; QPIClocks: 14412428306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412431494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206301524; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206301524; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206219950; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206219950; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005439306; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5450717; Consumed Joules: 332.69; Watts: 55.40; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1706177; Consumed DRAM Joules: 26.10; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 73ae
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     312 K    942 K    0.67    0.09    0.01    0.02     4872        5        2     71
   1    1     0.06   0.12   0.53    1.05      34 M     41 M    0.18    0.21    0.05    0.07     3304     6342       49     61
   2    0     0.00   0.62   0.00    0.60      47 K    146 K    0.68    0.35    0.00    0.01     1680        4        0     70
   3    1     0.05   0.11   0.47    0.99      33 M     39 M    0.17    0.19    0.06    0.08     4256     6593      134     61
   4    0     0.01   1.35   0.00    0.64      54 K    136 K    0.60    0.38    0.00    0.00     1064        4        1     70
   5    1     0.11   0.40   0.29    0.76      17 M     22 M    0.21    0.27    0.02    0.02     4424     3075       70     61
   6    0     0.00   0.62   0.00    0.60      34 K    101 K    0.66    0.34    0.00    0.01      784        3        1     70
   7    1     0.08   0.14   0.54    1.07      28 M     36 M    0.21    0.25    0.04    0.05     3472     5485       71     60
   8    0     0.00   0.57   0.00    0.60      45 K     97 K    0.53    0.27    0.00    0.01     1288        2        3     69
   9    1     0.08   0.67   0.11    0.62    2412 K   3925 K    0.39    0.45    0.00    0.01      168      176       73     60
  10    0     0.00   0.51   0.00    0.60      25 K     84 K    0.70    0.32    0.00    0.01      728        4        1     68
  11    1     0.05   0.12   0.44    0.96      28 M     35 M    0.20    0.24    0.05    0.07     4088     5689       23     60
  12    0     0.00   0.46   0.00    0.60      26 K     77 K    0.66    0.29    0.00    0.01      728        1        0     70
  13    1     0.05   0.36   0.13    0.61    8682 K     10 M    0.20    0.24    0.02    0.02     1344     1721       28     60
  14    0     0.00   0.54   0.00    0.60      25 K     73 K    0.65    0.32    0.00    0.01     2072        3        0     70
  15    1     0.09   0.16   0.55    1.08      28 M     36 M    0.22    0.26    0.03    0.04     3528     6165      113     60
  16    0     0.00   0.61   0.00    0.60      36 K    103 K    0.65    0.32    0.00    0.01     1568        4        0     70
  17    1     0.08   0.15   0.55    1.07      29 M     37 M    0.22    0.25    0.04    0.05     4368     5766       20     60
  18    0     0.01   1.04   0.01    1.05      23 K    205 K    0.89    0.61    0.00    0.00     1848        6        1     71
  19    1     0.05   0.12   0.41    0.92      25 M     31 M    0.19    0.25    0.05    0.06     2296     5483       25     62
  20    0     0.00   0.52   0.00    0.60      16 K     80 K    0.80    0.33    0.00    0.01     1120        2        0     71
  21    1     0.06   0.43   0.14    0.61    9252 K     12 M    0.23    0.28    0.02    0.02     1680     1279       18     62
  22    0     0.01   0.99   0.01    0.96      44 K    267 K    0.83    0.57    0.00    0.00     3304        6        1     70
  23    1     0.05   0.11   0.44    0.97      27 M     33 M    0.19    0.23    0.06    0.07     1680     5731       49     63
  24    0     0.00   0.57   0.00    0.60      32 K    107 K    0.70    0.34    0.00    0.01      392        1        1     71
  25    1     0.06   0.29   0.21    0.73      12 M     15 M    0.18    0.28    0.02    0.02       56     2228       24     62
  26    0     0.02   1.11   0.02    1.09      45 K    367 K    0.87    0.63    0.00    0.00     6664       13        0     70
  27    1     0.05   0.10   0.47    1.00      27 M     34 M    0.19    0.23    0.06    0.07     3024     5174       24     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.84   0.00    0.77     770 K   2792 K    0.72    0.41    0.00    0.00    28112       58       11     62
 SKT    1     0.07   0.17   0.38    0.94     313 M    391 M    0.20    0.24    0.03    0.04    37688    60907      721     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.18   0.19    0.94     314 M    394 M    0.20    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9822 M ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.47 %

 C1 core residency: 30.22 %; C3 core residency: 0.38 %; C6 core residency: 48.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5357 M   5301 M   |    5%     5%   
 SKT    1       19 G     19 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.66     0.29     204.89       9.04         225.13
 SKT   1    54.71    27.64     279.53      21.80         476.47
---------------------------------------------------------------------------------------------------------------
       *    55.37    27.93     484.43      30.84         476.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7581
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11032.00 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5469.82 --|
|-- Mem Ch  2: Reads (MB/s):   123.36 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    53.26 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   123.36 --||-- NODE 1 Mem Read (MB/s) : 11032.00 --|
|-- NODE 0 Mem Write(MB/s) :    53.26 --||-- NODE 1 Mem Write(MB/s) :  5469.82 --|
|-- NODE 0 P. Write (T/s):      31219 --||-- NODE 1 P. Write (T/s):     204011 --|
|-- NODE 0 Memory (MB/s):      176.62 --||-- NODE 1 Memory (MB/s):    16501.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11155.36                --|
            |--                System Write Throughput(MB/s):       5523.08                --|
            |--               System Memory Throughput(MB/s):      16678.44                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 76bb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      84 M        24     785 K  1839 K    584 K     0     192  
 1     984           0      17 M   110 M   3348       0     644 K
-----------------------------------------------------------------------
 *      84 M        24      18 M   112 M    588 K     0     645 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.70        Core1: 92.89        
Core2: 31.46        Core3: 89.47        
Core4: 23.48        Core5: 89.82        
Core6: 20.95        Core7: 98.02        
Core8: 24.52        Core9: 42.46        
Core10: 10.73        Core11: 74.52        
Core12: 19.46        Core13: 66.39        
Core14: 19.92        Core15: 94.05        
Core16: 22.18        Core17: 65.72        
Core18: 23.87        Core19: 68.83        
Core20: 31.00        Core21: 94.13        
Core22: 32.60        Core23: 74.93        
Core24: 32.27        Core25: 90.27        
Core26: 25.18        Core27: 95.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.40
Socket1: 80.68
DDR read Latency(ns)
Socket0: 21432.81
Socket1: 236.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.88        Core1: 94.19        
Core2: 21.20        Core3: 91.91        
Core4: 25.73        Core5: 93.16        
Core6: 26.06        Core7: 97.98        
Core8: 20.07        Core9: 42.36        
Core10: 9.68        Core11: 73.95        
Core12: 22.44        Core13: 81.37        
Core14: 23.63        Core15: 98.44        
Core16: 21.92        Core17: 83.15        
Core18: 22.95        Core19: 77.32        
Core20: 22.25        Core21: 86.36        
Core22: 26.81        Core23: 85.84        
Core24: 37.42        Core25: 90.71        
Core26: 20.60        Core27: 94.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.64
Socket1: 86.03
DDR read Latency(ns)
Socket0: 22891.25
Socket1: 240.71
irq_total: 133142.768948494
cpu_total: 18.96
cpu_0: 1.33
cpu_1: 39.49
cpu_2: 0.60
cpu_3: 47.54
cpu_4: 0.53
cpu_5: 43.42
cpu_6: 0.33
cpu_7: 29.85
cpu_8: 0.73
cpu_9: 21.48
cpu_10: 0.73
cpu_11: 43.15
cpu_12: 0.73
cpu_13: 43.35
cpu_14: 0.27
cpu_15: 35.31
cpu_16: 0.27
cpu_17: 40.23
cpu_18: 0.20
cpu_19: 47.34
cpu_20: 0.60
cpu_21: 28.26
cpu_22: 0.20
cpu_23: 37.50
cpu_24: 0.20
cpu_25: 28.92
cpu_26: 0.53
cpu_27: 38.03
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 6328114
Total_rx_bytes: 6328114
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 597260
Total_tx_packets_phy: 597260
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5383854147
Total_tx_bytes: 5383854147
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5386097004
Total_tx_bytes_phy: 5386097004
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 6711771
Total_rx_bytes_phy: 6711771
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 95880
Total_rx_packets: 95880
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 95882
Total_rx_packets_phy: 95882
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 597276
Total_tx_packets: 597276


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.48        Core1: 97.16        
Core2: 26.79        Core3: 91.28        
Core4: 28.41        Core5: 91.03        
Core6: 25.85        Core7: 92.44        
Core8: 27.29        Core9: 40.50        
Core10: 29.21        Core11: 87.09        
Core12: 32.49        Core13: 75.55        
Core14: 34.13        Core15: 95.79        
Core16: 32.04        Core17: 74.65        
Core18: 36.61        Core19: 88.77        
Core20: 30.84        Core21: 73.55        
Core22: 30.24        Core23: 75.84        
Core24: 29.57        Core25: 103.09        
Core26: 25.56        Core27: 94.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.60
Socket1: 84.93
DDR read Latency(ns)
Socket0: 23416.38
Socket1: 240.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.78        Core1: 96.45        
Core2: 23.15        Core3: 92.81        
Core4: 25.17        Core5: 92.72        
Core6: 26.94        Core7: 103.61        
Core8: 22.58        Core9: 40.04        
Core10: 23.74        Core11: 76.52        
Core12: 23.38        Core13: 88.69        
Core14: 10.00        Core15: 94.41        
Core16: 27.65        Core17: 78.78        
Core18: 24.71        Core19: 72.60        
Core20: 21.36        Core21: 84.99        
Core22: 23.40        Core23: 82.24        
Core24: 31.46        Core25: 94.11        
Core26: 33.26        Core27: 93.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.15
Socket1: 86.06
DDR read Latency(ns)
Socket0: 22427.12
Socket1: 240.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.41        Core1: 93.06        
Core2: 27.32        Core3: 87.44        
Core4: 18.90        Core5: 90.53        
Core6: 24.75        Core7: 100.66        
Core8: 24.11        Core9: 40.24        
Core10: 27.66        Core11: 80.90        
Core12: 23.48        Core13: 71.85        
Core14: 20.80        Core15: 94.82        
Core16: 23.44        Core17: 72.89        
Core18: 10.19        Core19: 69.63        
Core20: 22.93        Core21: 74.57        
Core22: 20.62        Core23: 73.00        
Core24: 20.58        Core25: 88.26        
Core26: 23.25        Core27: 91.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.24
Socket1: 80.42
DDR read Latency(ns)
Socket0: 22232.55
Socket1: 239.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 95.30        
Core2: 19.92        Core3: 90.31        
Core4: 27.70        Core5: 90.03        
Core6: 25.61        Core7: 96.20        
Core8: 24.48        Core9: 40.79        
Core10: 23.18        Core11: 83.20        
Core12: 25.59        Core13: 78.06        
Core14: 32.46        Core15: 94.35        
Core16: 24.26        Core17: 79.23        
Core18: 22.62        Core19: 73.64        
Core20: 28.34        Core21: 80.34        
Core22: 10.48        Core23: 77.70        
Core24: 22.29        Core25: 86.00        
Core26: 20.51        Core27: 88.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.86
Socket1: 83.39
DDR read Latency(ns)
Socket0: 22227.71
Socket1: 240.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31011
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410762746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410777514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205392950; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205392950; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205479210; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205479210; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004614734; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4020287; Consumed Joules: 245.38; Watts: 40.87; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 705290; Consumed DRAM Joules: 10.79; DRAM Watts: 1.80
S1P0; QPIClocks: 14410933834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410939866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205561061; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205561061; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205477798; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205477798; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004665965; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5297258; Consumed Joules: 323.32; Watts: 53.85; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1710817; Consumed DRAM Joules: 26.18; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a59
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.70   0.01    0.61     304 K    902 K    0.66    0.13    0.00    0.01     6608        5        2     71
   1    1     0.04   0.10   0.42    0.93      32 M     38 M    0.16    0.19    0.07    0.09     3808     6041       21     61
   2    0     0.00   0.55   0.00    0.60      49 K    140 K    0.65    0.32    0.00    0.01     1232        2        1     69
   3    1     0.07   0.16   0.41    0.93      27 M     34 M    0.19    0.21    0.04    0.05     3360     5657       48     61
   4    0     0.00   0.50   0.00    0.60      36 K    108 K    0.67    0.32    0.00    0.01     1008        2        0     70
   5    1     0.08   0.16   0.49    1.02      29 M     37 M    0.20    0.21    0.04    0.05     2128     6090       30     62
   6    0     0.01   1.03   0.01    0.97      39 K    242 K    0.84    0.59    0.00    0.00     2968       10        0     70
   7    1     0.03   0.15   0.20    0.73      17 M     20 M    0.16    0.22    0.06    0.07     3080     3614       53     62
   8    0     0.01   1.06   0.01    1.00      35 K    219 K    0.84    0.61    0.00    0.00     3696        5        0     69
   9    1     0.11   0.67   0.16    0.62    3155 K   5134 K    0.39    0.53    0.00    0.00      560      167       32     61
  10    0     0.00   0.41   0.00    0.60      40 K     95 K    0.57    0.40    0.00    0.01     3304        5        2     68
  11    1     0.08   0.16   0.49    1.01      26 M     34 M    0.23    0.25    0.03    0.04     1624     5367       52     61
  12    0     0.00   0.57   0.00    0.60      29 K     96 K    0.70    0.35    0.00    0.01      784        2        0     70
  13    1     0.05   0.13   0.42    0.92      27 M     34 M    0.19    0.23    0.05    0.06     3192     5980       29     60
  14    0     0.00   0.46   0.00    0.61      19 K     54 K    0.64    0.31    0.00    0.01      336        1        1     70
  15    1     0.07   0.33   0.20    0.69      14 M     17 M    0.20    0.23    0.02    0.03     2520     2883       63     61
  16    0     0.00   0.66   0.00    0.60      30 K     84 K    0.64    0.29    0.00    0.01     1232        2        0     71
  17    1     0.02   0.07   0.32    0.81      26 M     31 M    0.16    0.21    0.11    0.13     1512     5085       14     62
  18    0     0.00   1.14   0.00    0.61      20 K     69 K    0.71    0.29    0.00    0.00      448        1        1     71
  19    1     0.08   0.15   0.55    1.08      28 M     36 M    0.22    0.26    0.03    0.04     3864     5537       29     62
  20    0     0.00   0.44   0.00    0.60      23 K     83 K    0.72    0.29    0.00    0.01     1008        2        1     70
  21    1     0.04   0.11   0.38    0.88      26 M     32 M    0.18    0.23    0.06    0.08     2576     4828       24     62
  22    0     0.00   0.49   0.00    0.60      15 K     61 K    0.75    0.32    0.00    0.01     1064        2        1     70
  23    1     0.06   0.20   0.28    0.80      18 M     23 M    0.20    0.24    0.03    0.04     4032     3662       36     62
  24    0     0.01   1.05   0.01    0.98      37 K    231 K    0.84    0.60    0.00    0.00     3024        7        0     71
  25    1     0.04   0.13   0.31    0.83      22 M     26 M    0.18    0.22    0.05    0.07     2632     4519       22     62
  26    0     0.01   1.06   0.01    0.95      39 K    240 K    0.83    0.59    0.00    0.00     3640        9        1     70
  27    1     0.06   0.29   0.21    0.68      14 M     18 M    0.18    0.25    0.02    0.03     2240     2587       20     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.86   0.00    0.76     720 K   2630 K    0.73    0.42    0.00    0.00    30352       55       10     62
 SKT    1     0.06   0.17   0.35    0.88     317 M    392 M    0.19    0.23    0.04    0.05    37128    62017      473     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.18   0.18    0.88     318 M    395 M    0.19    0.23    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 8988 M ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.03 %

 C1 core residency: 26.31 %; C3 core residency: 1.00 %; C6 core residency: 52.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.80 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5270 M   5223 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   47 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.26     205.46       8.98         218.87
 SKT   1    55.21    27.46     269.62      21.85         477.26
---------------------------------------------------------------------------------------------------------------
       *    55.80    27.72     475.08      30.83         476.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c2e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10925.82 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5534.75 --|
|-- Mem Ch  2: Reads (MB/s):   139.38 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    60.87 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   139.38 --||-- NODE 1 Mem Read (MB/s) : 10925.82 --|
|-- NODE 0 Mem Write(MB/s) :    60.87 --||-- NODE 1 Mem Write(MB/s) :  5534.75 --|
|-- NODE 0 P. Write (T/s):      31199 --||-- NODE 1 P. Write (T/s):     198327 --|
|-- NODE 0 Memory (MB/s):      200.25 --||-- NODE 1 Memory (MB/s):    16460.57 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11065.20                --|
            |--                System Write Throughput(MB/s):       5595.63                --|
            |--               System Memory Throughput(MB/s):      16660.82                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d66
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      87 M        72    1186 K  2559 K    670 K   384      72  
 1     492           0      17 M   107 M    504      36     716 K
-----------------------------------------------------------------------
 *      87 M        72      18 M   109 M    670 K   420     716 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.68        Core1: 99.61        
Core2: 24.24        Core3: 78.39        
Core4: 25.56        Core5: 98.45        
Core6: 23.28        Core7: 70.13        
Core8: 22.26        Core9: 47.93        
Core10: 23.51        Core11: 82.57        
Core12: 23.27        Core13: 88.40        
Core14: 9.94        Core15: 90.92        
Core16: 23.10        Core17: 76.31        
Core18: 24.68        Core19: 76.30        
Core20: 21.10        Core21: 89.59        
Core22: 24.76        Core23: 86.53        
Core24: 31.85        Core25: 65.64        
Core26: 26.79        Core27: 88.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.02
Socket1: 83.17
DDR read Latency(ns)
Socket0: 19476.09
Socket1: 238.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.87        Core1: 97.66        
Core2: 22.28        Core3: 81.33        
Core4: 21.53        Core5: 99.16        
Core6: 23.05        Core7: 78.58        
Core8: 21.80        Core9: 47.88        
Core10: 22.12        Core11: 93.98        
Core12: 21.72        Core13: 102.49        
Core14: 10.07        Core15: 72.54        
Core16: 21.58        Core17: 109.15        
Core18: 26.66        Core19: 72.92        
Core20: 23.40        Core21: 106.84        
Core22: 24.77        Core23: 80.70        
Core24: 34.00        Core25: 93.22        
Core26: 38.58        Core27: 80.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.18
Socket1: 88.33
DDR read Latency(ns)
Socket0: 19591.38
Socket1: 239.68
irq_total: 163850.976193833
cpu_total: 19.43
cpu_0: 1.26
cpu_1: 47.14
cpu_2: 0.80
cpu_3: 46.81
cpu_4: 0.53
cpu_5: 52.53
cpu_6: 0.27
cpu_7: 43.02
cpu_8: 0.86
cpu_9: 9.51
cpu_10: 0.66
cpu_11: 36.50
cpu_12: 0.33
cpu_13: 38.10
cpu_14: 0.86
cpu_15: 31.05
cpu_16: 0.27
cpu_17: 36.57
cpu_18: 0.13
cpu_19: 44.95
cpu_20: 0.27
cpu_21: 34.11
cpu_22: 0.20
cpu_23: 31.72
cpu_24: 0.20
cpu_25: 45.74
cpu_26: 0.40
cpu_27: 39.23
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5429256017
Total_tx_bytes_phy: 5429256017
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 121733
Total_rx_packets: 121733
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8034386
Total_rx_bytes: 8034386
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 602046
Total_tx_packets_phy: 602046
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 121730
Total_rx_packets_phy: 121730
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 602032
Total_tx_packets: 602032
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8521151
Total_rx_bytes_phy: 8521151
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5426718915
Total_tx_bytes: 5426718915


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.70        Core1: 97.40        
Core2: 22.66        Core3: 85.74        
Core4: 24.24        Core5: 93.99        
Core6: 23.74        Core7: 63.89        
Core8: 25.95        Core9: 45.50        
Core10: 20.35        Core11: 85.21        
Core12: 29.64        Core13: 106.22        
Core14: 28.92        Core15: 64.37        
Core16: 31.00        Core17: 105.27        
Core18: 33.61        Core19: 69.61        
Core20: 25.03        Core21: 93.26        
Core22: 26.68        Core23: 76.35        
Core24: 22.65        Core25: 95.32        
Core26: 23.01        Core27: 70.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.33
Socket1: 82.77
DDR read Latency(ns)
Socket0: 19767.99
Socket1: 239.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.75        Core1: 102.17        
Core2: 23.45        Core3: 85.14        
Core4: 17.81        Core5: 99.56        
Core6: 22.62        Core7: 83.92        
Core8: 33.19        Core9: 46.51        
Core10: 23.59        Core11: 90.37        
Core12: 9.55        Core13: 108.25        
Core14: 29.02        Core15: 89.28        
Core16: 31.06        Core17: 102.65        
Core18: 22.11        Core19: 93.69        
Core20: 23.79        Core21: 99.92        
Core22: 32.18        Core23: 88.05        
Core24: 21.40        Core25: 96.79        
Core26: 29.95        Core27: 88.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.44
Socket1: 92.80
DDR read Latency(ns)
Socket0: 22213.77
Socket1: 240.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.41        Core1: 100.85        
Core2: 23.99        Core3: 84.79        
Core4: 25.89        Core5: 102.01        
Core6: 31.67        Core7: 92.50        
Core8: 25.62        Core9: 48.67        
Core10: 22.40        Core11: 93.70        
Core12: 33.02        Core13: 102.00        
Core14: 22.11        Core15: 93.03        
Core16: 24.25        Core17: 97.19        
Core18: 21.82        Core19: 94.27        
Core20: 25.29        Core21: 96.01        
Core22: 9.95        Core23: 85.13        
Core24: 21.76        Core25: 91.74        
Core26: 21.55        Core27: 93.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.58
Socket1: 93.22
DDR read Latency(ns)
Socket0: 20921.47
Socket1: 241.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 99.18        
Core2: 27.09        Core3: 87.47        
Core4: 39.53        Core5: 100.20        
Core6: 19.97        Core7: 79.51        
Core8: 25.62        Core9: 52.82        
Core10: 25.81        Core11: 87.66        
Core12: 28.78        Core13: 99.89        
Core14: 22.83        Core15: 84.14        
Core16: 27.00        Core17: 88.83        
Core18: 25.92        Core19: 87.76        
Core20: 22.87        Core21: 97.54        
Core22: 29.48        Core23: 88.16        
Core24: 10.04        Core25: 80.02        
Core26: 25.98        Core27: 83.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.29
Socket1: 88.51
DDR read Latency(ns)
Socket0: 20507.58
Socket1: 240.18
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32718
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412827018; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412843382; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206429206; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206429206; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206537530; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206537530; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005500678; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4025924; Consumed Joules: 245.72; Watts: 40.92; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 707170; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14413070678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413077534; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206649820; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206649820; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206558453; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206558453; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006708311; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5409927; Consumed Joules: 330.20; Watts: 54.99; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1715113; Consumed DRAM Joules: 26.24; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 234
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.74   0.02    0.75     316 K   1017 K    0.69    0.27    0.00    0.01     5992        6        2     70
   1    1     0.05   0.09   0.52    1.05      34 M     41 M    0.18    0.19    0.07    0.09     2464     6848       16     61
   2    0     0.00   0.61   0.00    0.60      75 K    162 K    0.54    0.29    0.00    0.01     2296        3        4     69
   3    1     0.09   0.23   0.39    0.90      24 M     30 M    0.19    0.25    0.03    0.03     3696     4727       23     60
   4    0     0.00   0.48   0.00    0.60      21 K     82 K    0.73    0.32    0.00    0.01      224        2        0     70
   5    1     0.07   0.14   0.52    1.04      34 M     41 M    0.17    0.19    0.05    0.06     4928     6901       32     61
   6    0     0.02   1.12   0.02    1.03      45 K    371 K    0.88    0.63    0.00    0.00     5600       15        1     70
   7    1     0.08   0.19   0.42    0.94      24 M     30 M    0.21    0.25    0.03    0.04     1624     4655       43     61
   8    0     0.01   1.05   0.01    1.02      46 K    255 K    0.82    0.59    0.00    0.00     4200        6        1     69
   9    1     0.05   0.65   0.07    0.62    1480 K   2386 K    0.38    0.35    0.00    0.00      280      208       52     61
  10    0     0.00   0.56   0.00    0.60      20 K     68 K    0.70    0.34    0.00    0.01      560        1        0     68
  11    1     0.09   0.19   0.47    1.00      24 M     31 M    0.22    0.27    0.03    0.04     3136     4973       21     60
  12    0     0.00   0.51   0.00    0.60      14 K     64 K    0.78    0.36    0.00    0.01      336        0        1     70
  13    1     0.05   0.18   0.26    0.74      20 M     25 M    0.18    0.21    0.04    0.05      896     4376       17     60
  14    0     0.00   0.55   0.00    0.60      30 K     80 K    0.63    0.35    0.00    0.01     1008        3        0     70
  15    1     0.07   0.24   0.29    0.80      19 M     23 M    0.19    0.23    0.03    0.03     1176     4234      104     61
  16    0     0.00   0.62   0.00    0.60      25 K     70 K    0.64    0.30    0.00    0.01     1176        1        1     70
  17    1     0.02   0.07   0.34    0.83      27 M     33 M    0.17    0.22    0.12    0.14     3304     5634       10     62
  18    0     0.00   0.60   0.00    0.60      38 K    100 K    0.61    0.34    0.00    0.01      728        1        1     70
  19    1     0.09   0.17   0.50    1.03      25 M     32 M    0.22    0.28    0.03    0.04     3976     5310       26     61
  20    0     0.00   0.32   0.00    0.60      18 K     58 K    0.69    0.19    0.00    0.01      560        0        1     71
  21    1     0.06   0.21   0.30    0.79      20 M     25 M    0.19    0.25    0.03    0.04      448     3502       16     62
  22    0     0.00   0.71   0.00    0.60      21 K     82 K    0.74    0.34    0.00    0.01     1120        2        0     71
  23    1     0.08   0.35   0.23    0.69      13 M     17 M    0.21    0.31    0.02    0.02     3136     2466       77     62
  24    0     0.00   0.49   0.00    0.60      25 K     77 K    0.66    0.31    0.00    0.01     1232        2        0     71
  25    1     0.09   0.16   0.58    1.11      28 M     36 M    0.22    0.29    0.03    0.04     4144     5943       28     61
  26    0     0.00   0.42   0.00    0.60      20 K     70 K    0.72    0.27    0.00    0.01     4984        5        0     70
  27    1     0.06   0.16   0.40    0.93      23 M     29 M    0.20    0.24    0.04    0.05     3976     4424       58     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.83   0.00    0.78     720 K   2563 K    0.72    0.41    0.00    0.00    30016       47       12     62
 SKT    1     0.07   0.18   0.38    0.92     322 M    400 M    0.20    0.24    0.03    0.04    37184    64201      523     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.19   0.19    0.92     322 M    403 M    0.20    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.82 %

 C1 core residency: 27.94 %; C3 core residency: 0.39 %; C6 core residency: 50.85 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.89 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5377 M   5318 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.66     0.29     206.29       9.13         218.37
 SKT   1    55.71    27.54     279.74      22.07         480.36
---------------------------------------------------------------------------------------------------------------
       *    56.37    27.82     486.03      31.20         479.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 436
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10953.62 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5519.29 --|
|-- Mem Ch  2: Reads (MB/s):   131.12 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    57.30 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   131.12 --||-- NODE 1 Mem Read (MB/s) : 10953.62 --|
|-- NODE 0 Mem Write(MB/s) :    57.30 --||-- NODE 1 Mem Write(MB/s) :  5519.29 --|
|-- NODE 0 P. Write (T/s):      31206 --||-- NODE 1 P. Write (T/s):     199529 --|
|-- NODE 0 Memory (MB/s):      188.42 --||-- NODE 1 Memory (MB/s):    16472.90 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11084.74                --|
            |--                System Write Throughput(MB/s):       5576.59                --|
            |--               System Memory Throughput(MB/s):      16661.33                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      83 M       312      11 M   460 K    505 K    12       0  
 1       0         276      19 M   104 M    252       0     611 K
-----------------------------------------------------------------------
 *      83 M       588      31 M   104 M    505 K    12     611 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.28        Core1: 89.55        
Core2: 22.19        Core3: 94.23        
Core4: 23.08        Core5: 98.70        
Core6: 34.19        Core7: 75.02        
Core8: 21.59        Core9: 49.16        
Core10: 25.32        Core11: 76.99        
Core12: 21.16        Core13: 93.88        
Core14: 27.53        Core15: 92.15        
Core16: 22.24        Core17: 81.11        
Core18: 21.73        Core19: 85.66        
Core20: 34.12        Core21: 96.49        
Core22: 22.29        Core23: 87.71        
Core24: 10.01        Core25: 106.00        
Core26: 22.63        Core27: 88.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.39
Socket1: 87.43
DDR read Latency(ns)
Socket0: 22212.03
Socket1: 240.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.71        Core1: 92.11        
Core2: 17.94        Core3: 98.51        
Core4: 9.90        Core5: 99.70        
Core6: 22.09        Core7: 69.15        
Core8: 19.74        Core9: 50.54        
Core10: 21.12        Core11: 73.20        
Core12: 21.47        Core13: 105.75        
Core14: 26.57        Core15: 95.52        
Core16: 20.50        Core17: 70.64        
Core18: 22.86        Core19: 86.23        
Core20: 28.11        Core21: 100.35        
Core22: 24.68        Core23: 79.77        
Core24: 23.46        Core25: 100.65        
Core26: 24.97        Core27: 107.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.61
Socket1: 87.65
DDR read Latency(ns)
Socket0: 21814.18
Socket1: 240.52
irq_total: 151154.976333142
cpu_total: 19.32
cpu_0: 1.66
cpu_1: 45.01
cpu_2: 0.60
cpu_3: 47.94
cpu_4: 0.53
cpu_5: 44.61
cpu_6: 0.27
cpu_7: 49.73
cpu_8: 0.27
cpu_9: 15.49
cpu_10: 0.86
cpu_11: 41.29
cpu_12: 0.60
cpu_13: 36.70
cpu_14: 0.66
cpu_15: 32.65
cpu_16: 0.20
cpu_17: 39.16
cpu_18: 0.40
cpu_19: 41.09
cpu_20: 0.27
cpu_21: 29.99
cpu_22: 0.20
cpu_23: 41.69
cpu_24: 0.53
cpu_25: 33.24
cpu_26: 0.40
cpu_27: 34.64
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7382061
Total_rx_bytes: 7382061
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7829249
Total_rx_bytes_phy: 7829249
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5413337493
Total_tx_bytes_phy: 5413337493
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5410883632
Total_tx_bytes: 5410883632
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 111846
Total_rx_packets_phy: 111846
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 600275
Total_tx_packets: 600275
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 111849
Total_rx_packets: 111849
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 600281
Total_tx_packets_phy: 600281


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.18        Core1: 91.72        
Core2: 21.58        Core3: 94.47        
Core4: 10.83        Core5: 99.44        
Core6: 21.17        Core7: 89.15        
Core8: 20.85        Core9: 51.08        
Core10: 20.42        Core11: 71.75        
Core12: 19.03        Core13: 72.87        
Core14: 24.97        Core15: 97.42        
Core16: 18.94        Core17: 71.82        
Core18: 28.30        Core19: 71.21        
Core20: 20.78        Core21: 89.97        
Core22: 27.56        Core23: 75.73        
Core24: 21.56        Core25: 106.00        
Core26: 24.40        Core27: 79.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.04
Socket1: 82.37
DDR read Latency(ns)
Socket0: 20316.72
Socket1: 240.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.86        Core1: 92.82        
Core2: 23.09        Core3: 96.68        
Core4: 21.15        Core5: 103.48        
Core6: 28.15        Core7: 82.79        
Core8: 25.06        Core9: 47.04        
Core10: 27.24        Core11: 69.82        
Core12: 32.09        Core13: 66.96        
Core14: 28.96        Core15: 95.78        
Core16: 27.80        Core17: 66.18        
Core18: 30.73        Core19: 65.39        
Core20: 31.93        Core21: 85.59        
Core22: 29.32        Core23: 87.08        
Core24: 28.56        Core25: 108.19        
Core26: 35.71        Core27: 70.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.69
Socket1: 79.62
DDR read Latency(ns)
Socket0: 22187.79
Socket1: 239.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.78        Core1: 95.76        
Core2: 18.99        Core3: 91.12        
Core4: 25.67        Core5: 103.29        
Core6: 26.81        Core7: 83.63        
Core8: 20.67        Core9: 53.79        
Core10: 20.35        Core11: 79.90        
Core12: 19.28        Core13: 82.97        
Core14: 21.39        Core15: 88.03        
Core16: 9.69        Core17: 79.86        
Core18: 18.21        Core19: 78.97        
Core20: 18.97        Core21: 92.38        
Core22: 19.67        Core23: 84.98        
Core24: 29.12        Core25: 99.53        
Core26: 21.33        Core27: 82.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.68
Socket1: 85.92
DDR read Latency(ns)
Socket0: 24060.39
Socket1: 240.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.26        Core1: 96.40        
Core2: 21.16        Core3: 93.60        
Core4: 22.42        Core5: 102.51        
Core6: 23.27        Core7: 81.82        
Core8: 27.09        Core9: 52.48        
Core10: 23.88        Core11: 86.29        
Core12: 20.55        Core13: 90.25        
Core14: 24.41        Core15: 88.36        
Core16: 9.44        Core17: 91.16        
Core18: 18.59        Core19: 86.28        
Core20: 23.16        Core21: 93.34        
Core22: 33.98        Core23: 87.95        
Core24: 24.00        Core25: 98.62        
Core26: 31.02        Core27: 94.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.69
Socket1: 90.12
DDR read Latency(ns)
Socket0: 22594.50
Socket1: 241.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2015
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412514810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412531194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206271789; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206271789; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206363372; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206363372; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005315758; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4026077; Consumed Joules: 245.73; Watts: 40.92; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 708513; Consumed DRAM Joules: 10.84; DRAM Watts: 1.81
S1P0; QPIClocks: 14412599710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412605634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206400483; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206400483; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206314356; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206314356; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005355068; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5358083; Consumed Joules: 327.03; Watts: 54.46; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1711916; Consumed DRAM Joules: 26.19; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 920
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.99   0.03    0.91     339 K   1307 K    0.74    0.44    0.00    0.00    10864       18        1     71
   1    1     0.07   0.25   0.27    0.73      21 M     26 M    0.19    0.23    0.03    0.04     2520     3446       47     62
   2    0     0.00   0.67   0.00    0.60      68 K    158 K    0.57    0.31    0.00    0.01     1904        3        2     69
   3    1     0.04   0.17   0.25    0.73      23 M     28 M    0.18    0.20    0.05    0.07     1848     4277       51     61
   4    0     0.00   0.47   0.00    0.60      21 K     76 K    0.72    0.32    0.00    0.01     1736        3        1     70
   5    1     0.07   0.12   0.56    1.10      38 M     46 M    0.17    0.20    0.06    0.07     2240     6984       29     61
   6    0     0.00   0.50   0.00    0.60      27 K     83 K    0.67    0.34    0.00    0.01     1232        3        2     70
   7    1     0.10   0.17   0.59    1.12      30 M     39 M    0.23    0.29    0.03    0.04     4424     5401       85     60
   8    0     0.00   0.39   0.00    0.60      20 K     49 K    0.59    0.26    0.01    0.01      392        1        0     69
   9    1     0.08   0.61   0.13    0.63    3026 K   4786 K    0.37    0.46    0.00    0.01      112      240       36     61
  10    0     0.01   1.09   0.01    1.03      28 K    194 K    0.85    0.62    0.00    0.00     3584        5        1     69
  11    1     0.06   0.13   0.44    0.96      28 M     35 M    0.22    0.25    0.05    0.06     4536     5154       19     61
  12    0     0.00   0.57   0.00    0.60      24 K     71 K    0.66    0.34    0.00    0.01      728        1        1     70
  13    1     0.06   0.38   0.15    0.62      11 M     14 M    0.18    0.22    0.02    0.02     1176     2227       34     61
  14    0     0.00   0.48   0.00    0.60      25 K     75 K    0.66    0.33    0.00    0.01      952        2        1     70
  15    1     0.08   0.32   0.24    0.73      15 M     19 M    0.22    0.27    0.02    0.03      616     2982      135     60
  16    0     0.00   0.51   0.00    0.60      27 K     71 K    0.62    0.32    0.00    0.01     1456        4        1     70
  17    1     0.06   0.13   0.49    1.01      30 M     38 M    0.21    0.27    0.05    0.06     4312     5402       15     61
  18    0     0.00   1.15   0.00    0.60      44 K    112 K    0.61    0.29    0.00    0.00     1568        3        0     70
  19    1     0.11   0.19   0.59    1.11      27 M     37 M    0.26    0.29    0.02    0.03     4592     5363       29     62
  20    0     0.00   0.36   0.00    0.60      23 K     71 K    0.67    0.21    0.00    0.01      784        2        0     70
  21    1     0.05   0.32   0.15    0.62      11 M     14 M    0.20    0.25    0.02    0.03      168     1589       14     62
  22    0     0.00   0.40   0.00    0.60      18 K     77 K    0.76    0.27    0.00    0.01      112        1        0     71
  23    1     0.09   0.35   0.25    0.72      15 M     19 M    0.21    0.29    0.02    0.02     2408     2674       86     62
  24    0     0.00   0.50   0.00    0.60      28 K     89 K    0.68    0.32    0.00    0.01     3192        4        0     71
  25    1     0.05   0.12   0.44    0.95      28 M     36 M    0.20    0.27    0.05    0.07     3640     5475       27     61
  26    0     0.00   0.50   0.00    0.60      26 K     81 K    0.67    0.32    0.00    0.01     1848        2        0     70
  27    1     0.05   0.12   0.43    0.97      27 M     34 M    0.19    0.24    0.05    0.07     4536     4842       20     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.86   0.00    0.78     724 K   2520 K    0.71    0.42    0.00    0.00    30352       52       10     62
 SKT    1     0.07   0.19   0.36    0.91     313 M    395 M    0.21    0.26    0.03    0.04    37128    56056      627     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.20   0.18    0.90     314 M    398 M    0.21    0.26    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.92 %

 C1 core residency: 30.47 %; C3 core residency: 0.66 %; C6 core residency: 48.95 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.07 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5385 M   5324 M   |    5%     5%   
 SKT    1       19 G     19 G   |   20%    20%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.66     0.28     205.95       9.09         195.84
 SKT   1    54.55    28.11     277.05      21.92         449.46
---------------------------------------------------------------------------------------------------------------
       *    55.21    28.39     483.00      31.01         449.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: afb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11091.10 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5426.50 --|
|-- Mem Ch  2: Reads (MB/s):   131.81 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    58.02 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   131.81 --||-- NODE 1 Mem Read (MB/s) : 11091.10 --|
|-- NODE 0 Mem Write(MB/s) :    58.02 --||-- NODE 1 Mem Write(MB/s) :  5426.50 --|
|-- NODE 0 P. Write (T/s):      31200 --||-- NODE 1 P. Write (T/s):     204636 --|
|-- NODE 0 Memory (MB/s):      189.83 --||-- NODE 1 Memory (MB/s):    16517.60 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11222.91                --|
            |--                System Write Throughput(MB/s):       5484.52                --|
            |--               System Memory Throughput(MB/s):      16707.43                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c31
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      83 M       360     643 K   494 K    682 K     0      36  
 1    9432         336      19 M   106 M      0       0     686 K
-----------------------------------------------------------------------
 *      83 M       696      20 M   107 M    682 K     0     686 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.42        Core1: 95.05        
Core2: 30.44        Core3: 78.96        
Core4: 21.50        Core5: 94.37        
Core6: 28.10        Core7: 84.49        
Core8: 23.80        Core9: 38.27        
Core10: 27.13        Core11: 78.85        
Core12: 27.83        Core13: 91.82        
Core14: 23.93        Core15: 101.69        
Core16: 23.35        Core17: 79.83        
Core18: 24.04        Core19: 88.92        
Core20: 22.40        Core21: 78.49        
Core22: 33.80        Core23: 101.55        
Core24: 27.54        Core25: 78.32        
Core26: 29.27        Core27: 85.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 84.95
DDR read Latency(ns)
Socket0: 20063.03
Socket1: 240.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.34        Core1: 91.13        
Core2: 29.00        Core3: 81.07        
Core4: 21.40        Core5: 91.17        
Core6: 24.36        Core7: 82.51        
Core8: 27.75        Core9: 38.83        
Core10: 30.53        Core11: 97.01        
Core12: 23.90        Core13: 86.32        
Core14: 38.64        Core15: 71.58        
Core16: 19.36        Core17: 75.23        
Core18: 29.59        Core19: 91.47        
Core20: 30.86        Core21: 92.54        
Core22: 24.67        Core23: 76.54        
Core24: 22.58        Core25: 78.54        
Core26: 24.57        Core27: 88.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.18
Socket1: 82.16
DDR read Latency(ns)
Socket0: 20990.65
Socket1: 239.96
irq_total: 161562.08845314
cpu_total: 19.73
cpu_0: 1.40
cpu_1: 52.39
cpu_2: 0.33
cpu_3: 46.54
cpu_4: 0.47
cpu_5: 43.09
cpu_6: 0.93
cpu_7: 40.43
cpu_8: 0.73
cpu_9: 15.36
cpu_10: 0.47
cpu_11: 42.49
cpu_12: 0.20
cpu_13: 31.05
cpu_14: 0.27
cpu_15: 37.63
cpu_16: 0.33
cpu_17: 43.62
cpu_18: 0.20
cpu_19: 36.64
cpu_20: 0.47
cpu_21: 40.29
cpu_22: 0.27
cpu_23: 34.31
cpu_24: 0.20
cpu_25: 45.41
cpu_26: 0.27
cpu_27: 36.84
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 585865
Total_tx_packets_phy: 585865
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7584329
Total_rx_bytes: 7584329
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 114914
Total_rx_packets: 114914
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5283331864
Total_tx_bytes_phy: 5283331864
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 585896
Total_tx_packets: 585896
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5281271264
Total_tx_bytes: 5281271264
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8043344
Total_rx_bytes_phy: 8043344
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 114904
Total_rx_packets_phy: 114904


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.96        Core1: 94.42        
Core2: 22.18        Core3: 94.82        
Core4: 10.72        Core5: 95.98        
Core6: 22.87        Core7: 97.90        
Core8: 22.92        Core9: 40.11        
Core10: 25.01        Core11: 88.50        
Core12: 23.83        Core13: 83.38        
Core14: 22.74        Core15: 83.96        
Core16: 31.78        Core17: 86.28        
Core18: 20.89        Core19: 83.67        
Core20: 26.02        Core21: 81.26        
Core22: 23.76        Core23: 83.81        
Core24: 23.47        Core25: 89.67        
Core26: 27.24        Core27: 101.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.10
Socket1: 88.34
DDR read Latency(ns)
Socket0: 20552.69
Socket1: 240.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.94        Core1: 96.39        
Core2: 23.54        Core3: 98.55        
Core4: 24.28        Core5: 95.41        
Core6: 22.72        Core7: 82.69        
Core8: 23.38        Core9: 41.65        
Core10: 24.75        Core11: 81.15        
Core12: 23.42        Core13: 90.64        
Core14: 33.90        Core15: 80.45        
Core16: 21.09        Core17: 78.76        
Core18: 24.99        Core19: 87.89        
Core20: 24.20        Core21: 76.05        
Core22: 26.04        Core23: 96.61        
Core24: 23.02        Core25: 87.04        
Core26: 25.51        Core27: 88.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.34
Socket1: 86.53
DDR read Latency(ns)
Socket0: 20514.36
Socket1: 240.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.23        Core1: 95.03        
Core2: 37.57        Core3: 97.96        
Core4: 31.51        Core5: 93.56        
Core6: 28.88        Core7: 93.97        
Core8: 33.42        Core9: 43.35        
Core10: 30.74        Core11: 77.33        
Core12: 24.58        Core13: 79.42        
Core14: 29.49        Core15: 79.30        
Core16: 29.73        Core17: 79.01        
Core18: 32.42        Core19: 80.02        
Core20: 31.77        Core21: 80.26        
Core22: 31.20        Core23: 96.87        
Core24: 32.72        Core25: 85.25        
Core26: 30.41        Core27: 98.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.50
Socket1: 85.37
DDR read Latency(ns)
Socket0: 22618.27
Socket1: 240.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.15        Core1: 95.52        
Core2: 27.68        Core3: 97.55        
Core4: 21.13        Core5: 92.84        
Core6: 22.83        Core7: 78.29        
Core8: 30.32        Core9: 42.06        
Core10: 10.00        Core11: 80.71        
Core12: 20.71        Core13: 79.25        
Core14: 27.54        Core15: 86.19        
Core16: 23.07        Core17: 82.96        
Core18: 21.96        Core19: 84.89        
Core20: 24.33        Core21: 80.70        
Core22: 25.04        Core23: 100.29        
Core24: 33.06        Core25: 85.48        
Core26: 23.58        Core27: 87.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.69
Socket1: 85.24
DDR read Latency(ns)
Socket0: 20726.14
Socket1: 240.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3743
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414421818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414435850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207224974; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207224974; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207323385; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207323385; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006106785; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4031415; Consumed Joules: 246.06; Watts: 40.97; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 711741; Consumed DRAM Joules: 10.89; DRAM Watts: 1.81
S1P0; QPIClocks: 14414496850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414504910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207361382; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207361382; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207269956; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207269956; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006168274; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5430247; Consumed Joules: 331.44; Watts: 55.18; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1713015; Consumed DRAM Joules: 26.21; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: fe0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.77   0.02    0.76     348 K   1121 K    0.69    0.27    0.00    0.01     8456        5        2     71
   1    1     0.06   0.18   0.33    0.84      24 M     30 M    0.19    0.22    0.04    0.05     1288     4041       18     62
   2    0     0.02   1.08   0.02    1.08      81 K    445 K    0.82    0.61    0.00    0.00     6720       12        1     69
   3    1     0.05   0.14   0.38    0.88      29 M     36 M    0.18    0.20    0.06    0.07     2688     5378       24     61
   4    0     0.01   1.02   0.01    0.95      62 K    273 K    0.77    0.59    0.00    0.00     3976        9        0     70
   5    1     0.08   0.17   0.47    0.98      32 M     39 M    0.19    0.21    0.04    0.05     4984     5619       92     60
   6    0     0.00   0.59   0.00    0.60      26 K     96 K    0.72    0.35    0.00    0.01      672        2        0     70
   7    1     0.10   0.18   0.53    1.05      28 M     36 M    0.23    0.30    0.03    0.04     4200     5179       50     60
   8    0     0.00   0.57   0.00    0.60      30 K     92 K    0.67    0.34    0.00    0.01      840        2        0     69
   9    1     0.09   0.65   0.14    0.61    3047 K   5256 K    0.42    0.50    0.00    0.01      280      193       81     61
  10    0     0.00   0.48   0.00    0.60      24 K     80 K    0.69    0.32    0.00    0.01     2240        4        1     68
  11    1     0.09   0.16   0.57    1.09      28 M     38 M    0.25    0.30    0.03    0.04     5488     5361       32     60
  12    0     0.00   0.43   0.00    0.60      13 K     56 K    0.76    0.29    0.00    0.01      504        1        0     70
  13    1     0.08   0.19   0.45    0.98      25 M     32 M    0.22    0.29    0.03    0.04     3528     5027       28     60
  14    0     0.00   0.41   0.00    0.60    8605       42 K    0.80    0.30    0.00    0.01     1008        1        0     70
  15    1     0.07   0.16   0.41    0.96      25 M     32 M    0.23    0.28    0.04    0.05      224     5282      132     60
  16    0     0.00   0.67   0.00    0.60      26 K     98 K    0.73    0.25    0.00    0.01      896        2        0     70
  17    1     0.07   0.14   0.49    1.02      27 M     36 M    0.23    0.29    0.04    0.05     4144     5055       47     61
  18    0     0.00   0.35   0.00    0.60    7456       49 K    0.85    0.20    0.00    0.01     1064        3        0     71
  19    1     0.09   0.40   0.24    0.69      14 M     17 M    0.22    0.30    0.01    0.02      560     1935       33     62
  20    0     0.00   0.39   0.00    0.60      15 K     78 K    0.80    0.26    0.00    0.01     1456        2        1     70
  21    1     0.11   0.33   0.35    0.84      18 M     23 M    0.23    0.31    0.02    0.02      392     2495       34     62
  22    0     0.00   0.54   0.00    0.60      33 K    116 K    0.71    0.33    0.00    0.01      896        2        1     71
  23    1     0.04   0.21   0.17    0.62      15 M     18 M    0.16    0.22    0.04    0.05     2912     2940       47     63
  24    0     0.00   1.14   0.00    0.60      37 K    117 K    0.68    0.39    0.00    0.00      728        3        0     71
  25    1     0.06   0.17   0.36    0.88      22 M     28 M    0.21    0.25    0.04    0.05     2576     4042       26     61
  26    0     0.00   0.57   0.00    0.60      33 K    110 K    0.69    0.33    0.00    0.01     1624        2        2     70
  27    1     0.04   0.17   0.22    0.71      18 M     23 M    0.19    0.22    0.05    0.06     3752     2956       12     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.84   0.00    0.78     750 K   2778 K    0.73    0.41    0.00    0.00    31080       50        7     62
 SKT    1     0.07   0.20   0.36    0.90     315 M    401 M    0.21    0.27    0.03    0.04    37016    55503      656     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.21   0.18    0.90     316 M    404 M    0.22    0.27    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.61 %

 C1 core residency: 28.94 %; C3 core residency: 1.09 %; C6 core residency: 49.36 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.98 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5394 M   5330 M   |    5%     5%   
 SKT    1       19 G     19 G   |   20%    20%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.71     0.31     206.75       9.15         204.49
 SKT   1    54.46    27.82     276.04      21.91         457.88
---------------------------------------------------------------------------------------------------------------
       *    55.17    28.14     482.78      31.06         455.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11ea
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10963.76 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5532.00 --|
|-- Mem Ch  2: Reads (MB/s):   123.19 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    55.02 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   123.19 --||-- NODE 1 Mem Read (MB/s) : 10963.76 --|
|-- NODE 0 Mem Write(MB/s) :    55.02 --||-- NODE 1 Mem Write(MB/s) :  5532.00 --|
|-- NODE 0 P. Write (T/s):      31201 --||-- NODE 1 P. Write (T/s):     199655 --|
|-- NODE 0 Memory (MB/s):      178.21 --||-- NODE 1 Memory (MB/s):    16495.76 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11086.95                --|
            |--                System Write Throughput(MB/s):       5587.02                --|
            |--               System Memory Throughput(MB/s):      16673.97                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 131a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      86 M        12    1233 K   594 K    577 K     0       0  
 1      10 K         0      19 M   110 M      0       0     666 K
-----------------------------------------------------------------------
 *      86 M        12      20 M   110 M    577 K     0     666 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.33        Core1: 87.00        
Core2: 14.06        Core3: 92.44        
Core4: 30.65        Core5: 89.29        
Core6: 22.90        Core7: 59.52        
Core8: 21.59        Core9: 43.62        
Core10: 30.73        Core11: 80.72        
Core12: 20.69        Core13: 56.62        
Core14: 22.32        Core15: 82.92        
Core16: 33.57        Core17: 91.37        
Core18: 33.97        Core19: 56.75        
Core20: 35.51        Core21: 94.66        
Core22: 21.86        Core23: 85.81        
Core24: 34.93        Core25: 86.38        
Core26: 33.06        Core27: 58.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.20
Socket1: 73.51
DDR read Latency(ns)
Socket0: 21985.31
Socket1: 235.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.26        Core1: 86.85        
Core2: 20.29        Core3: 91.38        
Core4: 19.41        Core5: 88.20        
Core6: 33.28        Core7: 56.62        
Core8: 21.69        Core9: 41.43        
Core10: 22.71        Core11: 88.39        
Core12: 26.37        Core13: 53.80        
Core14: 22.78        Core15: 90.87        
Core16: 18.15        Core17: 96.42        
Core18: 25.41        Core19: 54.57        
Core20: 32.19        Core21: 92.50        
Core22: 26.04        Core23: 90.51        
Core24: 21.55        Core25: 79.69        
Core26: 23.10        Core27: 55.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 72.62
DDR read Latency(ns)
Socket0: 21342.23
Socket1: 238.38
irq_total: 157277.245720882
cpu_total: 18.89
cpu_0: 1.46
cpu_1: 54.32
cpu_2: 0.66
cpu_3: 51.06
cpu_4: 0.33
cpu_5: 35.70
cpu_6: 0.47
cpu_7: 45.08
cpu_8: 0.47
cpu_9: 18.55
cpu_10: 0.27
cpu_11: 44.08
cpu_12: 0.20
cpu_13: 46.28
cpu_14: 0.60
cpu_15: 31.91
cpu_16: 1.00
cpu_17: 19.41
cpu_18: 0.47
cpu_19: 44.41
cpu_20: 0.47
cpu_21: 32.38
cpu_22: 0.47
cpu_23: 33.11
cpu_24: 0.20
cpu_25: 24.93
cpu_26: 0.27
cpu_27: 40.43
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5518283139
Total_tx_bytes_phy: 5518283139
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 611920
Total_tx_packets: 611920
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 611918
Total_tx_packets_phy: 611918
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7552453
Total_rx_bytes: 7552453
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 114431
Total_rx_packets: 114431
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5515846247
Total_tx_bytes: 5515846247
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 114425
Total_rx_packets_phy: 114425
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8009777
Total_rx_bytes_phy: 8009777


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.40        Core1: 88.39        
Core2: 25.10        Core3: 94.51        
Core4: 20.32        Core5: 86.38        
Core6: 9.86        Core7: 56.92        
Core8: 21.21        Core9: 40.76        
Core10: 23.72        Core11: 84.02        
Core12: 17.86        Core13: 66.66        
Core14: 20.67        Core15: 91.88        
Core16: 23.37        Core17: 98.03        
Core18: 31.40        Core19: 54.86        
Core20: 21.67        Core21: 93.98        
Core22: 24.14        Core23: 90.97        
Core24: 28.38        Core25: 79.01        
Core26: 20.49        Core27: 55.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 75.11
DDR read Latency(ns)
Socket0: 19877.46
Socket1: 237.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.89        Core1: 90.80        
Core2: 27.69        Core3: 83.92        
Core4: 24.11        Core5: 85.59        
Core6: 22.76        Core7: 68.54        
Core8: 24.99        Core9: 42.98        
Core10: 9.74        Core11: 85.74        
Core12: 19.38        Core13: 85.25        
Core14: 23.79        Core15: 95.26        
Core16: 21.30        Core17: 90.08        
Core18: 33.55        Core19: 63.77        
Core20: 26.08        Core21: 101.20        
Core22: 29.54        Core23: 98.41        
Core24: 22.65        Core25: 83.24        
Core26: 23.84        Core27: 65.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.01
Socket1: 80.98
DDR read Latency(ns)
Socket0: 21327.64
Socket1: 240.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.43        Core1: 91.20        
Core2: 22.25        Core3: 85.99        
Core4: 20.98        Core5: 85.40        
Core6: 10.02        Core7: 78.79        
Core8: 21.73        Core9: 43.77        
Core10: 21.23        Core11: 83.04        
Core12: 22.94        Core13: 72.96        
Core14: 22.75        Core15: 96.96        
Core16: 34.40        Core17: 75.21        
Core18: 18.24        Core19: 71.05        
Core20: 22.67        Core21: 100.06        
Core22: 22.83        Core23: 92.71        
Core24: 29.63        Core25: 81.48        
Core26: 22.45        Core27: 75.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.60
Socket1: 81.13
DDR read Latency(ns)
Socket0: 22299.85
Socket1: 240.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.54        Core1: 89.28        
Core2: 31.19        Core3: 98.38        
Core4: 38.75        Core5: 89.48        
Core6: 32.67        Core7: 71.92        
Core8: 26.25        Core9: 43.22        
Core10: 36.38        Core11: 85.10        
Core12: 36.35        Core13: 69.69        
Core14: 40.16        Core15: 95.83        
Core16: 36.59        Core17: 71.64        
Core18: 27.43        Core19: 67.56        
Core20: 34.55        Core21: 95.00        
Core22: 35.54        Core23: 89.76        
Core24: 35.45        Core25: 82.47        
Core26: 38.17        Core27: 70.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.46
Socket1: 79.34
DDR read Latency(ns)
Socket0: 23959.61
Socket1: 240.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5536
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415893542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415898198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207951929; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207951929; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208034540; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208034540; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006720655; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4044928; Consumed Joules: 246.88; Watts: 41.11; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 708376; Consumed DRAM Joules: 10.84; DRAM Watts: 1.80
S1P0; QPIClocks: 14415981298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415989454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208095630; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208095630; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208009728; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208009728; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008266793; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5405333; Consumed Joules: 329.92; Watts: 54.93; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1713607; Consumed DRAM Joules: 26.22; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
Package thermal spec power: 105STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16d5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.76   0.02    0.75     332 K   1084 K    0.69    0.28    0.00    0.01     8064        8        2     70
   1    1     0.07   0.11   0.61    1.13      35 M     44 M    0.21    0.24    0.05    0.07     5880     6574       20     61
   2    0     0.00   0.62   0.00    0.60      49 K    140 K    0.65    0.34    0.00    0.01     2016        4        1     69
   3    1     0.05   0.13   0.42    0.95      29 M     35 M    0.18    0.21    0.05    0.07     5712     5423      139     60
   4    0     0.00   1.10   0.00    0.60      39 K    110 K    0.65    0.35    0.00    0.00     1288        2        1     70
   5    1     0.09   0.24   0.37    0.89      24 M     30 M    0.20    0.22    0.03    0.03     3136     4234       39     61
   6    0     0.00   1.24   0.00    0.60      52 K    143 K    0.63    0.40    0.00    0.00     2016        4        3     70
   7    1     0.06   0.13   0.49    1.01      28 M     35 M    0.20    0.24    0.04    0.06     1512     5362       52     61
   8    0     0.00   0.54   0.00    0.60      37 K    102 K    0.63    0.33    0.00    0.01     1008        2        1     69
   9    1     0.09   0.72   0.13    0.62    2610 K   3908 K    0.33    0.47    0.00    0.00       56      131       30     61
  10    0     0.00   1.14   0.00    0.60      34 K     97 K    0.65    0.34    0.00    0.00     1008        4        1     69
  11    1     0.07   0.30   0.24    0.75      15 M     19 M    0.21    0.26    0.02    0.03     2520     2756       86     60
  12    0     0.00   0.71   0.00    0.60      26 K     75 K    0.65    0.31    0.00    0.01      728        1        1     70
  13    1     0.07   0.13   0.54    1.06      28 M     36 M    0.22    0.26    0.04    0.05     3640     5889       23     60
  14    0     0.00   1.21   0.00    0.60      20 K     69 K    0.70    0.30    0.00    0.00      952        3        0     70
  15    1     0.04   0.20   0.20    0.64      19 M     22 M    0.16    0.21    0.05    0.06      448     3837      107     60
  16    0     0.00   0.55   0.00    0.60      18 K     67 K    0.73    0.28    0.00    0.01     1008        1        1     71
  17    1     0.05   0.11   0.43    0.94      28 M     35 M    0.21    0.25    0.06    0.07     2016     5009       17     61
  18    0     0.00   0.39   0.00    0.60    6914       45 K    0.85    0.22    0.00    0.01      840        1        0     70
  19    1     0.08   0.15   0.51    1.05      26 M     34 M    0.23    0.27    0.03    0.05     2128     4921       29     62
  20    0     0.00   0.46   0.00    0.60      10 K     75 K    0.85    0.32    0.00    0.01      616        1        0     71
  21    1     0.04   0.21   0.20    0.72      14 M     18 M    0.18    0.23    0.03    0.04     3864     2427       48     62
  22    0     0.02   1.13   0.02    1.01      41 K    368 K    0.89    0.64    0.00    0.00     5488       11        1     71
  23    1     0.05   0.23   0.21    0.65      19 M     23 M    0.19    0.21    0.04    0.05     3248     3625       67     63
  24    0     0.00   0.59   0.00    0.60      28 K     97 K    0.70    0.32    0.00    0.01      336        0        0     71
  25    1     0.08   0.30   0.28    0.77      15 M     19 M    0.21    0.29    0.02    0.02       56     2558       23     62
  26    0     0.01   1.16   0.01    0.93      50 K    252 K    0.80    0.59    0.00    0.00     4480        8        0     70
  27    1     0.07   0.14   0.48    1.02      26 M     33 M    0.22    0.26    0.04    0.05     2240     4537       26     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.93   0.00    0.75     750 K   2731 K    0.73    0.42    0.00    0.00    29848       50       12     62
 SKT    1     0.07   0.18   0.37    0.91     313 M    394 M    0.20    0.25    0.03    0.04    36456    57283      706     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.19   0.18    0.91     314 M    397 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9849 M ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.39 %

 C1 core residency: 30.96 %; C3 core residency: 1.01 %; C6 core residency: 47.64 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.74 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.88 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5311 M   5255 M   |    5%     5%   
 SKT    1       19 G     19 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.61     0.28     206.20       9.06         229.81
 SKT   1    54.72    27.78     276.90      21.87         466.26
---------------------------------------------------------------------------------------------------------------
       *    55.33    28.06     483.10      30.93         465.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18bc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10967.24 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5495.97 --|
|-- Mem Ch  2: Reads (MB/s):   121.02 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    54.87 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   121.02 --||-- NODE 1 Mem Read (MB/s) : 10967.24 --|
|-- NODE 0 Mem Write(MB/s) :    54.87 --||-- NODE 1 Mem Write(MB/s) :  5495.97 --|
|-- NODE 0 P. Write (T/s):      31209 --||-- NODE 1 P. Write (T/s):     198235 --|
|-- NODE 0 Memory (MB/s):      175.89 --||-- NODE 1 Memory (MB/s):    16463.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11088.26                --|
            |--                System Write Throughput(MB/s):       5550.85                --|
            |--               System Memory Throughput(MB/s):      16639.11                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19f5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      93 M        24     979 K   538 K    529 K     0      36  
 1       0           0      17 M   108 M    504       0     597 K
-----------------------------------------------------------------------
 *      93 M        24      18 M   108 M    529 K     0     598 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.28        Core1: 100.23        
Core2: 23.98        Core3: 84.27        
Core4: 22.37        Core5: 77.36        
Core6: 26.96        Core7: 85.28        
Core8: 31.50        Core9: 47.82        
Core10: 33.90        Core11: 87.64        
Core12: 20.63        Core13: 92.67        
Core14: 31.10        Core15: 77.18        
Core16: 31.94        Core17: 90.31        
Core18: 32.74        Core19: 88.78        
Core20: 29.77        Core21: 99.96        
Core22: 32.47        Core23: 79.32        
Core24: 30.98        Core25: 95.37        
Core26: 26.49        Core27: 95.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.87
Socket1: 85.56
DDR read Latency(ns)
Socket0: 24370.65
Socket1: 239.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.08        Core1: 102.62        
Core2: 30.23        Core3: 97.60        
Core4: 24.85        Core5: 83.87        
Core6: 10.39        Core7: 90.93        
Core8: 21.22        Core9: 49.98        
Core10: 20.56        Core11: 95.81        
Core12: 25.50        Core13: 95.08        
Core14: 25.22        Core15: 96.68        
Core16: 29.64        Core17: 90.53        
Core18: 22.55        Core19: 94.19        
Core20: 23.65        Core21: 97.34        
Core22: 23.88        Core23: 91.90        
Core24: 35.13        Core25: 98.65        
Core26: 21.83        Core27: 96.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.15
Socket1: 93.09
DDR read Latency(ns)
Socket0: 24989.82
Socket1: 241.20
irq_total: 126280.508886839
cpu_total: 18.99
cpu_0: 1.26
cpu_1: 30.50
cpu_2: 0.60
cpu_3: 51.56
cpu_4: 0.60
cpu_5: 47.77
cpu_6: 0.60
cpu_7: 44.19
cpu_8: 0.33
cpu_9: 16.88
cpu_10: 0.47
cpu_11: 42.99
cpu_12: 0.60
cpu_13: 43.72
cpu_14: 0.66
cpu_15: 41.93
cpu_16: 0.53
cpu_17: 42.06
cpu_18: 0.27
cpu_19: 40.27
cpu_20: 0.40
cpu_21: 20.20
cpu_22: 0.20
cpu_23: 39.67
cpu_24: 0.47
cpu_25: 25.71
cpu_26: 0.33
cpu_27: 37.08
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5584382
Total_rx_bytes: 5584382
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 84615
Total_rx_packets_phy: 84615
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5923076
Total_rx_bytes_phy: 5923076
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 84611
Total_rx_packets: 84611
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5462235758
Total_tx_bytes_phy: 5462235758
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5459806405
Total_tx_bytes: 5459806405
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 605702
Total_tx_packets: 605702
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 605703
Total_tx_packets_phy: 605703


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.63        Core1: 99.55        
Core2: 22.58        Core3: 94.76        
Core4: 23.52        Core5: 82.90        
Core6: 23.12        Core7: 85.58        
Core8: 23.66        Core9: 46.69        
Core10: 10.12        Core11: 88.06        
Core12: 21.57        Core13: 92.34        
Core14: 22.40        Core15: 83.02        
Core16: 22.09        Core17: 88.33        
Core18: 26.43        Core19: 86.69        
Core20: 33.78        Core21: 97.37        
Core22: 23.37        Core23: 91.46        
Core24: 23.47        Core25: 98.70        
Core26: 31.55        Core27: 84.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.83
Socket1: 88.35
DDR read Latency(ns)
Socket0: 21323.51
Socket1: 240.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.41        Core1: 99.88        
Core2: 26.31        Core3: 81.14        
Core4: 22.25        Core5: 84.92        
Core6: 21.00        Core7: 77.95        
Core8: 32.15        Core9: 44.51        
Core10: 22.20        Core11: 87.27        
Core12: 23.56        Core13: 73.70        
Core14: 22.18        Core15: 78.95        
Core16: 9.81        Core17: 74.97        
Core18: 21.76        Core19: 85.29        
Core20: 22.82        Core21: 96.18        
Core22: 21.70        Core23: 81.87        
Core24: 22.13        Core25: 95.06        
Core26: 26.86        Core27: 78.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.98
Socket1: 81.84
DDR read Latency(ns)
Socket0: 22965.62
Socket1: 240.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.52        Core1: 101.31        
Core2: 27.90        Core3: 82.64        
Core4: 23.00        Core5: 91.74        
Core6: 22.95        Core7: 87.56        
Core8: 24.36        Core9: 39.15        
Core10: 24.93        Core11: 92.26        
Core12: 19.36        Core13: 78.74        
Core14: 24.77        Core15: 85.58        
Core16: 23.22        Core17: 80.60        
Core18: 30.56        Core19: 90.42        
Core20: 21.96        Core21: 95.66        
Core22: 26.56        Core23: 83.44        
Core24: 32.29        Core25: 99.87        
Core26: 19.60        Core27: 94.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.15
Socket1: 86.53
DDR read Latency(ns)
Socket0: 22852.76
Socket1: 241.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.89        Core1: 99.98        
Core2: 24.82        Core3: 77.16        
Core4: 38.48        Core5: 90.05        
Core6: 29.15        Core7: 88.76        
Core8: 32.66        Core9: 44.12        
Core10: 27.15        Core11: 79.26        
Core12: 31.36        Core13: 75.34        
Core14: 25.55        Core15: 89.94        
Core16: 32.59        Core17: 73.47        
Core18: 33.35        Core19: 82.40        
Core20: 30.53        Core21: 101.38        
Core22: 32.48        Core23: 73.69        
Core24: 34.81        Core25: 102.47        
Core26: 34.93        Core27: 95.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.26
Socket1: 82.92
DDR read Latency(ns)
Socket0: 24695.19
Socket1: 240.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7246
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411884466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411889134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205946001; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205946001; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206018400; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206018400; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005052869; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4023939; Consumed Joules: 245.60; Watts: 40.91; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 704656; Consumed DRAM Joules: 10.78; DRAM Watts: 1.80
S1P0; QPIClocks: 14411977078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411980374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206078619; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206078619; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205995494; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205995494; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005119234; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5367817; Consumed Joules: 327.63; Watts: 54.57; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1708603; Consumed DRAM Joules: 26.14; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d80
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.59   0.01    0.61     295 K    887 K    0.67    0.11    0.00    0.01     3136        5        1     70
   1    1     0.03   0.14   0.18    0.62      16 M     20 M    0.19    0.19    0.07    0.08      728     2868        8     61
   2    0     0.00   0.72   0.00    0.60      48 K    125 K    0.61    0.30    0.00    0.01     2128        3        1     69
   3    1     0.06   0.11   0.60    1.12      35 M     43 M    0.19    0.22    0.05    0.07     5488     6484       87     61
   4    0     0.01   1.34   0.01    0.70     104 K    212 K    0.51    0.36    0.00    0.00     3192        5        4     70
   5    1     0.10   0.25   0.42    0.93      25 M     31 M    0.20    0.23    0.02    0.03     2576     4552       57     62
   6    0     0.00   0.68   0.00    0.60      36 K    111 K    0.67    0.28    0.00    0.01     1456        4        0     70
   7    1     0.10   0.18   0.57    1.10      27 M     35 M    0.22    0.25    0.03    0.03     4872     4993       55     60
   8    0     0.01   1.08   0.01    1.06      24 K    199 K    0.87    0.62    0.00    0.00     3528        6        0     69
   9    1     0.09   0.60   0.14    0.64    2873 K   4619 K    0.38    0.49    0.00    0.01      280      160       27     61
  10    0     0.00   0.53   0.00    0.60      19 K     79 K    0.76    0.34    0.00    0.01     2072        4        0     68
  11    1     0.06   0.13   0.47    1.00      27 M     33 M    0.19    0.23    0.05    0.06     3248     5262       21     61
  12    0     0.00   0.59   0.00    0.60      25 K     76 K    0.66    0.36    0.00    0.01      448        2        0     70
  13    1     0.08   0.16   0.53    1.06      27 M     35 M    0.22    0.24    0.03    0.04     4200     5539       24     59
  14    0     0.00   0.58   0.00    0.60      35 K     90 K    0.61    0.30    0.00    0.01     1232        1        2     70
  15    1     0.06   0.15   0.41    0.92      24 M     30 M    0.19    0.24    0.04    0.05     3304     5335       92     60
  16    0     0.03   1.14   0.02    1.10      54 K    509 K    0.89    0.65    0.00    0.00     8960       14        1     70
  17    1     0.04   0.09   0.38    0.89      25 M     31 M    0.19    0.24    0.07    0.09     2912     4650        9     61
  18    0     0.00   0.68   0.00    0.60      19 K     67 K    0.71    0.36    0.00    0.01     1120        2        0     70
  19    1     0.04   0.10   0.41    0.93      25 M     31 M    0.19    0.22    0.06    0.07     1344     4839       55     63
  20    0     0.00   0.50   0.00    0.60      15 K     67 K    0.77    0.34    0.00    0.01      560        0        1     71
  21    1     0.03   0.27   0.12    0.60    9249 K     11 M    0.17    0.21    0.03    0.03       56     1349       19     63
  22    0     0.00   0.47   0.00    0.60      12 K     68 K    0.81    0.32    0.00    0.01      392        1        0     71
  23    1     0.05   0.11   0.42    0.94      27 M     33 M    0.19    0.23    0.06    0.07     4144     5269       64     63
  24    0     0.00   1.47   0.00    0.62      33 K     87 K    0.62    0.36    0.00    0.00      672        2        0     71
  25    1     0.04   0.24   0.15    0.62      12 M     15 M    0.16    0.20    0.04    0.04      112     2255       19     62
  26    0     0.00   0.40   0.00    0.60      14 K     52 K    0.72    0.22    0.00    0.01     1792        2        0     70
  27    1     0.04   0.11   0.36    0.89      24 M     29 M    0.18    0.22    0.06    0.08     3976     4255       18     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.94   0.00    0.77     741 K   2634 K    0.72    0.42    0.00    0.00    30688       51        9     62
 SKT    1     0.06   0.16   0.37    0.92     312 M    388 M    0.20    0.23    0.04    0.05    37240    57810      555     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.17   0.19    0.92     313 M    391 M    0.20    0.23    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 8834 M ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.33 %

 C1 core residency: 29.22 %; C3 core residency: 1.68 %; C6 core residency: 48.76 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.21 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.79 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5246 M   5199 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.26     205.59       9.04         239.24
 SKT   1    54.78    27.52     276.85      21.83         485.45
---------------------------------------------------------------------------------------------------------------
       *    55.37    27.78     482.43      30.87         484.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f6a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10848.91 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5567.95 --|
|-- Mem Ch  2: Reads (MB/s):   140.07 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    61.83 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   140.07 --||-- NODE 1 Mem Read (MB/s) : 10848.91 --|
|-- NODE 0 Mem Write(MB/s) :    61.83 --||-- NODE 1 Mem Write(MB/s) :  5567.95 --|
|-- NODE 0 P. Write (T/s):      31204 --||-- NODE 1 P. Write (T/s):     195269 --|
|-- NODE 0 Memory (MB/s):      201.90 --||-- NODE 1 Memory (MB/s):    16416.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10988.97                --|
            |--                System Write Throughput(MB/s):       5629.78                --|
            |--               System Memory Throughput(MB/s):      16618.76                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20a3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      92 M        60     765 K   500 K    555 K     0       0  
 1       0          12      17 M   116 M   3000       0     742 K
-----------------------------------------------------------------------
 *      92 M        72      18 M   116 M    558 K     0     742 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 91.50        
Core2: 24.02        Core3: 94.89        
Core4: 28.52        Core5: 82.97        
Core6: 20.88        Core7: 74.39        
Core8: 30.30        Core9: 47.84        
Core10: 25.54        Core11: 86.99        
Core12: 28.32        Core13: 64.59        
Core14: 21.18        Core15: 77.62        
Core16: 21.53        Core17: 97.08        
Core18: 24.89        Core19: 82.76        
Core20: 9.86        Core21: 92.32        
Core22: 22.91        Core23: 60.58        
Core24: 21.05        Core25: 83.07        
Core26: 22.43        Core27: 73.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.80
Socket1: 78.37
DDR read Latency(ns)
Socket0: 20532.37
Socket1: 235.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.43        Core1: 84.74        
Core2: 36.12        Core3: 86.69        
Core4: 23.72        Core5: 76.74        
Core6: 30.52        Core7: 46.03        
Core8: 29.09        Core9: 48.20        
Core10: 32.07        Core11: 83.14        
Core12: 31.01        Core13: 40.71        
Core14: 31.10        Core15: 79.00        
Core16: 30.91        Core17: 88.14        
Core18: 32.50        Core19: 44.99        
Core20: 30.15        Core21: 84.01        
Core22: 22.55        Core23: 37.42        
Core24: 24.14        Core25: 94.92        
Core26: 28.39        Core27: 91.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.73
Socket1: 63.14
DDR read Latency(ns)
Socket0: 21056.10
Socket1: 225.81
irq_total: 147102.839797942
cpu_total: 18.13
cpu_0: 1.60
cpu_1: 45.94
cpu_2: 1.26
cpu_3: 42.82
cpu_4: 0.27
cpu_5: 51.40
cpu_6: 0.53
cpu_7: 44.55
cpu_8: 0.47
cpu_9: 10.70
cpu_10: 0.33
cpu_11: 28.19
cpu_12: 0.47
cpu_13: 51.46
cpu_14: 0.13
cpu_15: 25.60
cpu_16: 0.40
cpu_17: 19.02
cpu_18: 0.20
cpu_19: 46.61
cpu_20: 0.33
cpu_21: 34.97
cpu_22: 0.47
cpu_23: 42.75
cpu_24: 0.40
cpu_25: 24.67
cpu_26: 0.27
cpu_27: 31.85
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5791560580
Total_tx_bytes_phy: 5791560580
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 642214
Total_tx_packets: 642214
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7008875
Total_rx_bytes: 7008875
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 106195
Total_rx_packets: 106195
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 642222
Total_tx_packets_phy: 642222
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7433846
Total_rx_bytes_phy: 7433846
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5788923390
Total_tx_bytes: 5788923390
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 106197
Total_rx_packets_phy: 106197


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.94        Core1: 87.95        
Core2: 23.36        Core3: 88.23        
Core4: 22.45        Core5: 76.73        
Core6: 21.15        Core7: 46.23        
Core8: 22.23        Core9: 45.88        
Core10: 24.00        Core11: 84.38        
Core12: 27.27        Core13: 41.31        
Core14: 22.43        Core15: 84.80        
Core16: 24.96        Core17: 89.42        
Core18: 22.41        Core19: 47.21        
Core20: 29.62        Core21: 83.87        
Core22: 9.73        Core23: 40.21        
Core24: 18.36        Core25: 75.13        
Core26: 22.04        Core27: 90.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.71
Socket1: 63.84
DDR read Latency(ns)
Socket0: 19322.07
Socket1: 223.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.73        Core1: 87.23        
Core2: 24.63        Core3: 89.88        
Core4: 25.28        Core5: 81.67        
Core6: 24.93        Core7: 60.38        
Core8: 35.55        Core9: 48.28        
Core10: 19.04        Core11: 78.67        
Core12: 26.65        Core13: 53.61        
Core14: 24.30        Core15: 86.13        
Core16: 19.39        Core17: 87.41        
Core18: 9.69        Core19: 59.56        
Core20: 21.14        Core21: 60.35        
Core22: 20.36        Core23: 52.66        
Core24: 24.74        Core25: 82.86        
Core26: 24.42        Core27: 84.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.85
Socket1: 69.58
DDR read Latency(ns)
Socket0: 20316.66
Socket1: 234.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.61        Core1: 93.06        
Core2: 22.38        Core3: 102.09        
Core4: 23.79        Core5: 84.20        
Core6: 23.22        Core7: 85.68        
Core8: 24.08        Core9: 51.44        
Core10: 32.71        Core11: 86.33        
Core12: 21.18        Core13: 75.31        
Core14: 22.32        Core15: 88.77        
Core16: 30.06        Core17: 77.60        
Core18: 24.00        Core19: 78.17        
Core20: 25.84        Core21: 71.89        
Core22: 19.91        Core23: 73.11        
Core24: 24.19        Core25: 94.90        
Core26: 11.24        Core27: 84.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.49
Socket1: 82.42
DDR read Latency(ns)
Socket0: 21287.79
Socket1: 240.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.56        Core1: 92.10        
Core2: 10.46        Core3: 98.48        
Core4: 23.66        Core5: 85.92        
Core6: 25.40        Core7: 79.85        
Core8: 25.20        Core9: 47.68        
Core10: 25.41        Core11: 83.58        
Core12: 38.30        Core13: 80.13        
Core14: 20.91        Core15: 92.89        
Core16: 22.09        Core17: 84.22        
Core18: 26.07        Core19: 86.65        
Core20: 33.48        Core21: 75.34        
Core22: 23.45        Core23: 75.09        
Core24: 22.08        Core25: 92.58        
Core26: 25.02        Core27: 80.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.40
Socket1: 83.77
DDR read Latency(ns)
Socket0: 21405.26
Socket1: 240.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8974
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413634878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413643306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206825127; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206825127; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206899790; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206899790; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005762752; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4033579; Consumed Joules: 246.19; Watts: 40.99; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 708930; Consumed DRAM Joules: 10.85; DRAM Watts: 1.81
S1P0; QPIClocks: 14413673546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413679954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206932934; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206932934; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206849751; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206849751; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005797209; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5361336; Consumed Joules: 327.23; Watts: 54.48; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1710328; Consumed DRAM Joules: 26.17; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2444
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.50   0.01    0.60     320 K    932 K    0.66    0.11    0.01    0.02     3696        5        3     70
   1    1     0.05   0.11   0.48    1.00      33 M     41 M    0.18    0.20    0.06    0.08     4368     5577       47     61
   2    0     0.00   0.44   0.00    0.60      75 K    156 K    0.51    0.26    0.01    0.02     4480        7        3     69
   3    1     0.06   0.16   0.38    0.91      26 M     32 M    0.19    0.23    0.04    0.05     3248     5195       89     61
   4    0     0.00   0.52   0.00    0.60      44 K    110 K    0.60    0.31    0.00    0.01      784        5        0     70
   5    1     0.14   0.22   0.62    1.11      34 M     43 M    0.21    0.26    0.03    0.03     2968     5951       35     61
   6    0     0.00   0.47   0.00    0.60      32 K     87 K    0.63    0.26    0.00    0.01      448        2        1     70
   7    1     0.07   0.16   0.45    0.97      27 M     34 M    0.21    0.27    0.04    0.05     3864     5226       76     60
   8    0     0.00   0.63   0.00    0.60      30 K     92 K    0.67    0.32    0.00    0.01     1008        1        1     68
   9    1     0.06   0.69   0.09    0.63    1788 K   2822 K    0.37    0.34    0.00    0.00      168      228       32     60
  10    0     0.01   1.10   0.01    1.02      23 K    195 K    0.88    0.62    0.00    0.00     1680        6        1     68
  11    1     0.08   0.42   0.20    0.66      12 M     15 M    0.22    0.30    0.02    0.02      168     1990       21     61
  12    0     0.00   0.58   0.00    0.60      15 K     59 K    0.75    0.33    0.00    0.01      728        2        1     70
  13    1     0.11   0.18   0.59    1.12      28 M     38 M    0.25    0.31    0.03    0.03     4032     5738       28     60
  14    0     0.01   1.04   0.01    1.06      39 K    252 K    0.84    0.58    0.00    0.00     4088        8        0     70
  15    1     0.06   0.38   0.16    0.63      11 M     13 M    0.18    0.25    0.02    0.02      448     1977      124     61
  16    0     0.00   0.59   0.00    0.60      36 K    111 K    0.68    0.34    0.00    0.01     1176        2        0     70
  17    1     0.03   0.24   0.12    0.61      10 M     13 M    0.22    0.19    0.04    0.05      168     1609       11     62
  18    0     0.01   1.19   0.01    0.97      35 K    224 K    0.84    0.60    0.00    0.00     3360        8        0     70
  19    1     0.06   0.12   0.46    0.98      28 M     37 M    0.22    0.26    0.05    0.07     3976     5454       22     61
  20    0     0.01   1.07   0.01    1.04      29 K    216 K    0.86    0.61    0.00    0.00     3920        6        0     70
  21    1     0.07   0.20   0.36    0.88      22 M     27 M    0.20    0.27    0.03    0.04     3584     3472       24     62
  22    0     0.00   0.57   0.00    0.60      25 K     77 K    0.67    0.30    0.00    0.01      840        2        0     71
  23    1     0.06   0.15   0.43    0.95      27 M     35 M    0.23    0.28    0.04    0.06     5152     5475      173     63
  24    0     0.00   0.51   0.00    0.60      22 K     83 K    0.73    0.31    0.00    0.01     1624        3        0     71
  25    1     0.01   0.08   0.17    0.70      17 M     21 M    0.15    0.19    0.13    0.16     2688     3251        9     62
  26    0     0.00   0.53   0.00    0.66      43 K    106 K    0.60    0.27    0.00    0.01     2184        2        2     70
  27    1     0.05   0.13   0.42    0.93      26 M     33 M    0.21    0.27    0.05    0.06     3864     4830       22     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.85   0.00    0.78     774 K   2705 K    0.71    0.40    0.00    0.00    30016       59       12     62
 SKT    1     0.07   0.19   0.35    0.92     308 M    390 M    0.21    0.26    0.03    0.04    38696    55973      713     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.20   0.18    0.91     309 M    392 M    0.21    0.26    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9825 M ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.50 %

 C1 core residency: 27.10 %; C3 core residency: 1.58 %; C6 core residency: 51.82 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5369 M   5312 M   |    5%     5%   
 SKT    1       19 G     19 G   |   20%    20%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.66     0.29     204.97       9.06         226.29
 SKT   1    54.35    28.04     273.67      21.83         449.47
---------------------------------------------------------------------------------------------------------------
       *    55.02    28.33     478.64      30.89         448.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 261a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10882.18 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5563.73 --|
|-- Mem Ch  2: Reads (MB/s):   130.06 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    56.82 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   130.06 --||-- NODE 1 Mem Read (MB/s) : 10882.18 --|
|-- NODE 0 Mem Write(MB/s) :    56.82 --||-- NODE 1 Mem Write(MB/s) :  5563.73 --|
|-- NODE 0 P. Write (T/s):      31197 --||-- NODE 1 P. Write (T/s):     196644 --|
|-- NODE 0 Memory (MB/s):      186.88 --||-- NODE 1 Memory (MB/s):    16445.91 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11012.24                --|
            |--                System Write Throughput(MB/s):       5620.55                --|
            |--               System Memory Throughput(MB/s):      16632.79                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2755
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      86 M         0     564 K  2092 K    535 K     0      36  
 1     996          24      17 M   110 M   3096       0     619 K
-----------------------------------------------------------------------
 *      86 M        24      18 M   112 M    538 K     0     619 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.56        Core1: 88.10        
Core2: 25.05        Core3: 92.89        
Core4: 10.40        Core5: 83.32        
Core6: 19.58        Core7: 85.99        
Core8: 22.46        Core9: 55.65        
Core10: 20.89        Core11: 78.13        
Core12: 22.12        Core13: 88.46        
Core14: 25.10        Core15: 72.22        
Core16: 23.82        Core17: 79.04        
Core18: 20.79        Core19: 78.80        
Core20: 22.72        Core21: 82.79        
Core22: 23.85        Core23: 99.51        
Core24: 28.39        Core25: 76.34        
Core26: 24.01        Core27: 101.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.44
Socket1: 83.30
DDR read Latency(ns)
Socket0: 21016.09
Socket1: 239.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.33        Core1: 75.57        
Core2: 24.58        Core3: 101.47        
Core4: 25.84        Core5: 91.65        
Core6: 21.01        Core7: 91.45        
Core8: 24.95        Core9: 51.66        
Core10: 9.75        Core11: 89.10        
Core12: 18.28        Core13: 87.24        
Core14: 20.81        Core15: 69.50        
Core16: 22.03        Core17: 79.55        
Core18: 23.68        Core19: 73.14        
Core20: 24.24        Core21: 72.54        
Core22: 23.85        Core23: 103.77        
Core24: 32.71        Core25: 77.61        
Core26: 27.84        Core27: 102.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.59
Socket1: 82.53
DDR read Latency(ns)
Socket0: 21983.29
Socket1: 239.28
irq_total: 134278.059145818
cpu_total: 18.40
cpu_0: 1.60
cpu_1: 42.55
cpu_2: 0.27
cpu_3: 40.69
cpu_4: 0.60
cpu_5: 48.54
cpu_6: 0.47
cpu_7: 36.10
cpu_8: 0.60
cpu_9: 7.31
cpu_10: 0.66
cpu_11: 39.03
cpu_12: 0.20
cpu_13: 35.37
cpu_14: 0.20
cpu_15: 44.88
cpu_16: 0.40
cpu_17: 32.85
cpu_18: 0.40
cpu_19: 45.01
cpu_20: 0.13
cpu_21: 40.09
cpu_22: 0.27
cpu_23: 23.40
cpu_24: 0.40
cpu_25: 36.77
cpu_26: 0.53
cpu_27: 35.70
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 98630
Total_rx_packets: 98630
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5533808651
Total_tx_bytes: 5533808651
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 6903948
Total_rx_bytes_phy: 6903948
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 613912
Total_tx_packets: 613912
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5536308153
Total_tx_bytes_phy: 5536308153
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 613917
Total_tx_packets_phy: 613917
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 98627
Total_rx_packets_phy: 98627
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 6509621
Total_rx_bytes: 6509621


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.36        Core1: 86.74        
Core2: 33.42        Core3: 98.54        
Core4: 34.79        Core5: 96.18        
Core6: 36.31        Core7: 84.48        
Core8: 36.73        Core9: 49.22        
Core10: 36.70        Core11: 96.28        
Core12: 27.61        Core13: 84.98        
Core14: 27.76        Core15: 61.81        
Core16: 31.96        Core17: 63.54        
Core18: 32.65        Core19: 68.03        
Core20: 34.15        Core21: 80.47        
Core22: 38.31        Core23: 98.69        
Core24: 23.62        Core25: 91.02        
Core26: 26.29        Core27: 89.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.12
Socket1: 81.93
DDR read Latency(ns)
Socket0: 22181.24
Socket1: 239.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.52        Core1: 95.72        
Core2: 32.57        Core3: 93.16        
Core4: 25.61        Core5: 95.89        
Core6: 28.23        Core7: 86.63        
Core8: 22.14        Core9: 41.13        
Core10: 20.19        Core11: 85.21        
Core12: 24.12        Core13: 74.36        
Core14: 23.72        Core15: 66.22        
Core16: 28.80        Core17: 71.15        
Core18: 24.92        Core19: 71.94        
Core20: 37.58        Core21: 84.79        
Core22: 21.32        Core23: 79.15        
Core24: 26.69        Core25: 91.75        
Core26: 33.53        Core27: 96.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 81.78
DDR read Latency(ns)
Socket0: 20622.10
Socket1: 238.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 93.04        
Core2: 23.36        Core3: 97.84        
Core4: 22.77        Core5: 91.35        
Core6: 27.78        Core7: 90.55        
Core8: 22.51        Core9: 50.24        
Core10: 26.94        Core11: 68.16        
Core12: 21.41        Core13: 71.56        
Core14: 23.40        Core15: 65.63        
Core16: 21.73        Core17: 72.98        
Core18: 9.11        Core19: 71.38        
Core20: 20.42        Core21: 83.79        
Core22: 22.54        Core23: 89.85        
Core24: 22.76        Core25: 87.08        
Core26: 32.88        Core27: 98.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 80.41
DDR read Latency(ns)
Socket0: 21889.42
Socket1: 239.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.22        Core1: 92.52        
Core2: 24.93        Core3: 101.39        
Core4: 33.38        Core5: 91.74        
Core6: 23.60        Core7: 89.24        
Core8: 24.06        Core9: 51.41        
Core10: 26.30        Core11: 69.85        
Core12: 25.48        Core13: 79.94        
Core14: 26.77        Core15: 71.04        
Core16: 25.41        Core17: 81.11        
Core18: 27.97        Core19: 79.92        
Core20: 22.53        Core21: 83.72        
Core22: 10.29        Core23: 96.65        
Core24: 23.35        Core25: 85.57        
Core26: 24.67        Core27: 101.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.36
Socket1: 84.20
DDR read Latency(ns)
Socket0: 21550.70
Socket1: 239.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10685
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416277374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416290186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208150104; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208150104; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208250080; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208250080; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006905420; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4031666; Consumed Joules: 246.07; Watts: 40.96; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 705228; Consumed DRAM Joules: 10.79; DRAM Watts: 1.80
S1P0; QPIClocks: 14416422390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416425934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208307787; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208307787; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208222843; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208222843; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006941997; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5311090; Consumed Joules: 324.16; Watts: 53.96; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1710887; Consumed DRAM Joules: 26.18; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2af4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.54   0.01    0.60     313 K    920 K    0.66    0.12    0.01    0.02     4256        6        2     70
   1    1     0.08   0.16   0.48    1.01      27 M     34 M    0.19    0.23    0.04    0.04     3080     4743       51     61
   2    0     0.00   0.63   0.00    0.60      26 K    119 K    0.78    0.37    0.00    0.01     1232        1        0     69
   3    1     0.04   0.13   0.32    0.83      23 M     28 M    0.17    0.19    0.06    0.07     5936     4829       87     61
   4    0     0.02   1.10   0.02    1.05      56 K    397 K    0.86    0.62    0.00    0.00     6776       11        2     70
   5    1     0.07   0.15   0.45    0.98      28 M     35 M    0.19    0.21    0.04    0.05      560     5436       21     62
   6    0     0.00   1.10   0.00    0.60      45 K    122 K    0.63    0.37    0.00    0.00     1456        5        1     70
   7    1     0.11   0.20   0.54    1.07      27 M     34 M    0.21    0.26    0.03    0.03     2520     4851       59     61
   8    0     0.01   1.56   0.00    0.70      47 K    138 K    0.66    0.40    0.00    0.00     1064        2        0     69
   9    1     0.05   0.73   0.07    0.62    1435 K   2287 K    0.37    0.33    0.00    0.00      112      205       49     61
  10    0     0.00   0.54   0.00    0.60      29 K     91 K    0.67    0.32    0.00    0.01      616        2        1     69
  11    1     0.05   0.22   0.25    0.80      15 M     19 M    0.20    0.24    0.03    0.04     2408     3043       14     61
  12    0     0.00   0.58   0.00    0.60      50 K    118 K    0.57    0.33    0.00    0.01     1288        3        0     70
  13    1     0.07   0.15   0.44    0.97      24 M     30 M    0.20    0.24    0.04    0.05     3584     5079       26     60
  14    0     0.00   0.46   0.00    0.60      19 K     59 K    0.66    0.30    0.00    0.01      280        1        1     70
  15    1     0.07   0.16   0.47    1.00      27 M     34 M    0.21    0.23    0.04    0.05     4984     5683      120     60
  16    0     0.00   0.64   0.00    0.60      21 K     59 K    0.63    0.28    0.00    0.01     1064        2        0     70
  17    1     0.05   0.11   0.42    0.93      26 M     32 M    0.19    0.22    0.05    0.07     1120     4874       15     61
  18    0     0.00   0.41   0.00    0.60      13 K     51 K    0.74    0.23    0.00    0.01      784        1        0     70
  19    1     0.05   0.12   0.40    0.92      25 M     30 M    0.19    0.21    0.05    0.07     2744     4829       16     62
  20    0     0.00   0.60   0.00    0.60      29 K     96 K    0.69    0.28    0.00    0.01     1008        1        1     71
  21    1     0.08   0.21   0.37    0.91      20 M     26 M    0.21    0.24    0.03    0.03     4088     3388       16     62
  22    0     0.00   0.47   0.00    0.60      14 K     64 K    0.77    0.27    0.00    0.01     1624        4        1     71
  23    1     0.04   0.11   0.40    0.92      25 M     31 M    0.18    0.21    0.06    0.07     3080     5243       43     62
  24    0     0.00   0.45   0.00    0.60      22 K     86 K    0.74    0.29    0.00    0.01     2016        5        0     71
  25    1     0.05   0.16   0.32    0.86      19 M     23 M    0.18    0.24    0.04    0.05      336     3828       19     61
  26    0     0.02   1.10   0.02    1.05      45 K    377 K    0.88    0.63    0.00    0.00     7168       13        0     70
  27    1     0.04   0.11   0.41    0.93      25 M     31 M    0.18    0.21    0.06    0.07     2632     4524       17     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.92   0.00    0.77     736 K   2704 K    0.73    0.42    0.00    0.00    30632       57        9     62
 SKT    1     0.06   0.16   0.38    0.93     319 M    396 M    0.19    0.23    0.04    0.05    37184    60555      553     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.17   0.19    0.93     320 M    398 M    0.20    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9178 M ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.74 %

 C1 core residency: 30.09 %; C3 core residency: 1.10 %; C6 core residency: 48.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.23 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.82 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5275 M   5226 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   47 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.61     0.27     205.82       9.04         216.78
 SKT   1    55.46    27.17     279.48      21.87         491.56
---------------------------------------------------------------------------------------------------------------
       *    56.07    27.44     485.30      30.91         490.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
