#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 27 12:13:24 2023
# Process ID: 15364
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/TCL_main
# Command line: vivado.exe -mode batch -source E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\TimeController\TimeController.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/TCL_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/TCL_main\vivado.jou
#-----------------------------------------------------------
source {E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\TimeController\TimeController.tcl}
# set project_name "TimeController"
# set project_dir "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TimeController"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
# add_files -norecurse {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TimeController/AXI2COM.sv}
# add_files -norecurse {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TimeController/TimeController.sv}
# add_files -norecurse {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TimeController/Timestamp_Counter.sv}
# set boardpath {E:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
INFO: [Common 17-206] Exiting Vivado at Thu Jul 27 12:13:31 2023...
