{
  "Top": "gen",
  "RtlTop": "gen",
  "RtlPrefix": "",
  "RtlSubPrefix": "gen_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"gst": {
      "index": "0",
      "direction": "out",
      "srcType": "stream<std::complex<float>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "gst",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }},
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/sam-admin\/git\/Training\/HLS_Vivado\/A8\/meth1\/gen_ip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top gen -name gen"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "gen"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "8804",
    "Latency": "8803"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gen",
    "Version": "1.0",
    "DisplayName": "Gen",
    "Revision": "2113041666",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_gen_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/meth1\/cpr.cpp",
      "..\/..\/..\/..\/meth1\/datagen.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/gen_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/gen_mux_880014_32_1_1.vhd",
      "impl\/vhdl\/gen_regslice_both.vhd",
      "impl\/vhdl\/gen.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gen_flow_control_loop_pipe.v",
      "impl\/verilog\/gen_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/gen_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/gen_mux_880014_32_1_1.v",
      "impl\/verilog\/gen_regslice_both.v",
      "impl\/verilog\/gen.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/gen.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "gst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "gst": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "gst_",
      "ports": [
        "gst_TDATA",
        "gst_TREADY",
        "gst_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "gst"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "gst_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "gst_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "gst_TVALID": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "gen"},
    "Info": {"gen": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"gen": {
        "Latency": {
          "LatencyBest": "8803",
          "LatencyAvg": "8803",
          "LatencyWorst": "8803",
          "PipelineII": "8804",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.347"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1769_1",
            "TripCount": "8800",
            "Latency": "8801",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "33",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "5470",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-05-22 11:06:05 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
