$date
	Wed Apr 27 13:02:32 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sll_testbench $end
$scope module sll_dut $end
$var wire 32 ! shift_num [31:0] $end
$var wire 6 " shift_filter [5:0] $end
$var wire 6 # shift [5:0] $end
$var wire 32 $ num [31:0] $end
$var wire 32 % mux5 [31:0] $end
$var wire 32 & mux4 [31:0] $end
$var wire 32 ' mux3 [31:0] $end
$var wire 32 ( mux2 [31:0] $end
$var wire 32 ) mux1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5
b11110000111100001111010100001111 !
b11110000111100001111010100001111 %
b11110000111100001111010100001111 &
b11110000111100001111010100001111 '
b11110000111100001111010100001111 (
b0 "
b11110000111100001111010100001111 )
b0 #
b11110000111100001111010100001111 $
#10
b1111000011110101000011110000 !
b1111000011110101000011110000 %
b1111000011110101000011110000 &
b1111000011110101000011110000 '
b100 "
b100 #
#15
b1111000011110101000011110000000 !
b1111000011110101000011110000000 %
b1111000011110101000011110000000 &
b1111000011110101000011110000000 '
b10000111100001111010100001111000 (
b11100001111000011110101000011110 )
b111 "
b111 #
#20
b10000000000000000000000000000000 !
b10000000000000000000000000000000 %
b1111010100001111000000000000000 &
b11111 "
b11111 #
#25
b0 !
b11110000111100001111010100001111 %
b11110000111100001111010100001111 &
b11110000111100001111010100001111 '
b11110000111100001111010100001111 (
b11110000111100001111010100001111 )
b100000 "
b100000 #
#30
