# HDL  
https://verilogguide.readthedocs.io/en/latest/verilog/designs.html#random-access-memory-ram
