// Seed: 2553157960
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input uwire id_6,
    input wire id_7,
    output tri0 id_8,
    output tri1 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri0 id_12
);
endmodule
module module_1 #(
    parameter id_0 = 32'd63,
    parameter id_4 = 32'd47
) (
    input wor _id_0,
    output tri1 id_1,
    input tri id_2,
    output uwire id_3,
    input supply0 _id_4,
    input wire id_5,
    output wor id_6
);
  wire [id_0  *  -1 : id_4  -  id_4] id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_6,
      id_2,
      id_3,
      id_5,
      id_5,
      id_3,
      id_1,
      id_5,
      id_1,
      id_2
  );
  assign modCall_1.id_12 = 0;
endmodule
