Hello !!!
	
	This Project is for Design & Implementation and also Simulation of Verilog Majority Circuit Module .

	A.H.M :)


		GoodLuck ^_^
