#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Tue Oct 06 00:07:16 2015
# Process ID: 1420
# Log file: C:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty/B.0/board.xml as part xc7a15ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:56]
get_clocks: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 927.207 ; gain = 462.801
Finished Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/constrs_1/imports/ZYBO_Master_xdc/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/constrs_1/imports/ZYBO_Master_xdc/ZYBO_Master.xdc]
Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

link_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 927.238 ; gain = 728.309
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 927.238 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b024b653

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.683 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 19 cells.
Phase 2 Constant Propagation | Checksum: 128007733

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 320 unconnected nets.
INFO: [Opt 31-11] Eliminated 370 unconnected cells.
Phase 3 Sweep | Checksum: 157e8bfe5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 927.238 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 927.238 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 157e8bfe5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 927.238 ; gain = 0.000
Implement Debug Cores | Checksum: 1a863f806
Logic Optimization | Checksum: 1a863f806

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 157e8bfe5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 927.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 927.238 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 13ca8a1a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 927.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: f6f67a3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 927.238 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: f6f67a3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: f6f67a3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 48e9c031

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 107bfc0b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: ecaad7b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 11b4e2c08

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 2.2 Build Placer Netlist Model | Checksum: 11b4e2c08

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 11b4e2c08

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 2.3 Constrain Clocks/Macros | Checksum: 11b4e2c08

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 11b4e2c08

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 62c32862

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 62c32862

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: e666d475

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: eb4dde64

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: eb4dde64

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: a7b0732d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 8fec84dd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 198a78ef7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 198a78ef7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 198a78ef7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 198a78ef7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 198a78ef7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 198a78ef7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 198a78ef7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: ef08662e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: ef08662e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.384. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1ccfd0f5a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 1ccfd0f5a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 1ccfd0f5a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1ccfd0f5a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1ccfd0f5a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1ccfd0f5a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 1ccfd0f5a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 28b440a6b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 28b440a6b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000
Ending Placer Task | Checksum: 19f043c34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 927.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.238 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 927.238 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 927.238 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.209 . Memory (MB): peak = 927.238 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 927.238 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6c83c7d1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 989.113 ; gain = 61.875

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6c83c7d1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 992.602 ; gain = 65.363

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6c83c7d1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 998.945 ; gain = 71.707
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b1de1bd4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1006.211 ; gain = 78.973
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.383  | TNS=0.000  | WHS=-0.148 | THS=-32.286|

Phase 2 Router Initialization | Checksum: 1a77a521f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 1006.211 ; gain = 78.973

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d3df3566

Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1006.211 ; gain = 78.973

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 26742d0bb

Time (s): cpu = 00:01:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.211 ; gain = 78.973
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.268  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dcb2c72

Time (s): cpu = 00:01:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.211 ; gain = 78.973

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b3ba4d41

Time (s): cpu = 00:01:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.211 ; gain = 78.973
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.268  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d1dc1db9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.211 ; gain = 78.973
Phase 4 Rip-up And Reroute | Checksum: 1d1dc1db9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.211 ; gain = 78.973

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b5e4f0e0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1006.211 ; gain = 78.973
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.420  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b5e4f0e0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1006.211 ; gain = 78.973

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b5e4f0e0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1006.211 ; gain = 78.973
Phase 5 Delay and Skew Optimization | Checksum: 1b5e4f0e0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1006.211 ; gain = 78.973

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 16b73d8a7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1006.211 ; gain = 78.973
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.420  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1c6b1c8cc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1006.211 ; gain = 78.973

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.534206 %
  Global Horizontal Routing Utilization  = 0.691636 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 256e44543

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1006.211 ; gain = 78.973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 256e44543

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1006.680 ; gain = 79.441

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a313d0f3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1006.680 ; gain = 79.441

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.420  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2a313d0f3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 1006.680 ; gain = 79.441
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 1006.680 ; gain = 79.441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1006.680 ; gain = 79.441
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1006.680 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Kyle/Documents/Zynq/SPI_Tx/SPI_Tx.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Oct 06 00:10:06 2015...
