{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 15:47:28 2022 " "Info: Processing started: Sun Nov 20 15:47:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RAM -c RAM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "RAM EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design RAM" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a7 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a6 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a5 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a4 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a3 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a2 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a1 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "Warning: No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timeout " "Info: Pin timeout not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { timeout } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 128 680 856 144 "timeout" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeout } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[7\] " "Info: Pin dataout\[7\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { dataout[7] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 256 960 1136 272 "dataout\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[6\] " "Info: Pin dataout\[6\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { dataout[6] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 256 960 1136 272 "dataout\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[5\] " "Info: Pin dataout\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { dataout[5] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 256 960 1136 272 "dataout\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[4\] " "Info: Pin dataout\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { dataout[4] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 256 960 1136 272 "dataout\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[3\] " "Info: Pin dataout\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { dataout[3] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 256 960 1136 272 "dataout\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[2\] " "Info: Pin dataout\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { dataout[2] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 256 960 1136 272 "dataout\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[1\] " "Info: Pin dataout\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { dataout[1] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 256 960 1136 272 "dataout\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[0\] " "Info: Pin dataout\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { dataout[0] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 256 960 1136 272 "dataout\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[7\] " "Info: Pin rom\[7\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { rom[7] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { -32 352 528 -16 "rom\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[6\] " "Info: Pin rom\[6\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { rom[6] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { -32 352 528 -16 "rom\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[5\] " "Info: Pin rom\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { rom[5] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { -32 352 528 -16 "rom\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[4\] " "Info: Pin rom\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { rom[4] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { -32 352 528 -16 "rom\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[3\] " "Info: Pin rom\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { rom[3] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { -32 352 528 -16 "rom\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[2\] " "Info: Pin rom\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { rom[2] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { -32 352 528 -16 "rom\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[1\] " "Info: Pin rom\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { rom[1] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { -32 352 528 -16 "rom\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[0\] " "Info: Pin rom\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { rom[0] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { -32 352 528 -16 "rom\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "En " "Info: Pin En not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { En } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 184 80 248 200 "En" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readclk " "Info: Pin readclk not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { readclk } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 336 232 400 352 "readclk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readaddres\[0\] " "Info: Pin readaddres\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { readaddres[0] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 304 192 360 320 "readaddres\[5..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readaddres[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readaddres\[1\] " "Info: Pin readaddres\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { readaddres[1] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 304 192 360 320 "readaddres\[5..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readaddres[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readaddres\[2\] " "Info: Pin readaddres\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { readaddres[2] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 304 192 360 320 "readaddres\[5..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readaddres[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readaddres\[3\] " "Info: Pin readaddres\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { readaddres[3] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 304 192 360 320 "readaddres\[5..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readaddres[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readaddres\[4\] " "Info: Pin readaddres\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { readaddres[4] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 304 192 360 320 "readaddres\[5..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readaddres[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readaddres\[5\] " "Info: Pin readaddres\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { readaddres[5] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 304 192 360 320 "readaddres\[5..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readaddres[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 128 48 216 144 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig\[4\] " "Info: Pin trig\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { trig[4] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 160 48 216 176 "trig\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig\[7\] " "Info: Pin trig\[7\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { trig[7] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 160 48 216 176 "trig\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig\[6\] " "Info: Pin trig\[6\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { trig[6] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 160 48 216 176 "trig\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig\[5\] " "Info: Pin trig\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { trig[5] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 160 48 216 176 "trig\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig\[3\] " "Info: Pin trig\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { trig[3] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 160 48 216 176 "trig\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig\[2\] " "Info: Pin trig\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { trig[2] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 160 48 216 176 "trig\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig\[1\] " "Info: Pin trig\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { trig[1] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 160 48 216 176 "trig\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig\[0\] " "Info: Pin trig\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { trig[0] } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 160 48 216 176 "trig\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\] " "Info: Destination node time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\]" {  } { { "db/mux_fle.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/mux_fle.tdf" 30 14 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 128 48 216 144 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "readclk (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node readclk (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { readclk } } } { "RAM.bdf" "" { Schematic "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.bdf" { { 336 232 400 352 "readclk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\]  " "Info: Automatically promoted node time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a7 " "Info: Destination node buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 248 2 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a6 " "Info: Destination node buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 218 2 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a5 " "Info: Destination node buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 188 2 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a4 " "Info: Destination node buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 158 2 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a3 " "Info: Destination node buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 128 2 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a2 " "Info: Destination node buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 98 2 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a1 " "Info: Destination node buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 68 2 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0 " "Info: Destination node buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/altsyncram_g7k1.tdf" 38 2 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\] " "Info: Destination node time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\]" {  } { { "db/mux_fle.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/mux_fle.tdf" 30 14 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|counter_comb_bita0 " "Info: Destination node time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|counter_comb_bita0" {  } { { "db/cntr_p3i.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/cntr_p3i.tdf" 35 2 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0~COMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "db/cntr_p3i.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/cntr_p3i.tdf" 41 19 0 } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 15 17 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 15 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.950 ns register register " "Info: Estimated most critical path is register to register delay of 0.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\] 1 REG LAB_X6_Y8 84 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y8; Fanout = 84; REG Node = 'time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_p3i.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/cntr_p3i.tdf" 49 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.746 ns) 0.950 ns time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated\|safe_q\[7\] 2 REG LAB_X6_Y8 2 " "Info: 2: + IC(0.204 ns) + CELL(0.746 ns) = 0.950 ns; Loc. = LAB_X6_Y8; Fanout = 2; REG Node = 'time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated\|safe_q\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_0oj.tdf" "" { Text "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/db/cntr_0oj.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 78.53 % ) " "Info: Total cell delay = 0.746 ns ( 78.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.204 ns ( 21.47 % ) " "Info: Total interconnect delay = 0.204 ns ( 21.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Warning: Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "timeout 0 " "Info: Pin \"timeout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[7\] 0 " "Info: Pin \"dataout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[6\] 0 " "Info: Pin \"dataout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[5\] 0 " "Info: Pin \"dataout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[4\] 0 " "Info: Pin \"dataout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[3\] 0 " "Info: Pin \"dataout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[2\] 0 " "Info: Pin \"dataout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[1\] 0 " "Info: Pin \"dataout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[0\] 0 " "Info: Pin \"dataout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[7\] 0 " "Info: Pin \"rom\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[6\] 0 " "Info: Pin \"rom\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[5\] 0 " "Info: Pin \"rom\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[4\] 0 " "Info: Pin \"rom\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[3\] 0 " "Info: Pin \"rom\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[2\] 0 " "Info: Pin \"rom\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[1\] 0 " "Info: Pin \"rom\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[0\] 0 " "Info: Pin \"rom\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.fit.smsg " "Info: Generated suppressed messages file D:/OneDrive_for_nannan/OneDrive - jsmwyz/作业/FPGA/RAM/RAM.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 15:47:52 2022 " "Info: Processing ended: Sun Nov 20 15:47:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
