INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/shift_register_sipo/shift_register_sipo.srcs/sources_1/new/shift_reg_sipo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/shift_register_sipo/shift_register_sipo.srcs/sim_1/new/shift_reg_sipo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_sipo_tb
