# Single-Cycle CPU
Implementation of a single-cycle MIPS CPU using UCSB Archlab's PyRTL, extended from lab assignment in CMPSC 154. This implementation aims to include all R, I, and J type instructions from the MIPS reference card. 
