Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  3 12:55:27 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LuckyNumberGame_timing_summary_routed.rpt -pb LuckyNumberGame_timing_summary_routed.pb -rpx LuckyNumberGame_timing_summary_routed.rpx -warn_on_violation
| Design       : LuckyNumberGame
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  273         
TIMING-20  Warning           Non-clocked latch             137         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1343)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2863)
5. checking no_input_delay (8)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1343)
---------------------------
 There are 589 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 137 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 444 register/latch pins with no clock driven by root clock pin: frequency_for_button_read_inst/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[102]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: lcd_controller_inst/line1_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line1_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lcd_controller_inst/line2_reg[94]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: speed_controller_inst/frequency_for_button_read_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2863)
---------------------------------------------------
 There are 2863 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


