// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sun May 10 23:29:25 2026
// Host        : LAPTOP-KGNOGRA4 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mb_pacman_pacman_AXI4_graphics_0_0_stub.v
// Design      : mb_pacman_pacman_AXI4_graphics_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7s50csga324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "pacman_AXI4_graphics_v1_0,Vivado 2022.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(pacman_x, pacman_y, ghost1_x, ghost1_y, ghost2_x, 
  ghost2_y, ghost3_x, ghost3_y, ghost4_x, ghost4_y, game_score, ghost_status, lives, level, vga_clk, 
  VGA_R, VGA_G, VGA_B, VGA_HS, VGA_VS, active_nblank, s00_axi_aclk, s00_axi_aresetn, 
  s00_axi_awaddr, s00_axi_awprot, s00_axi_awvalid, s00_axi_awready, s00_axi_wdata, 
  s00_axi_wstrb, s00_axi_wvalid, s00_axi_wready, s00_axi_bresp, s00_axi_bvalid, 
  s00_axi_bready, s00_axi_araddr, s00_axi_arprot, s00_axi_arvalid, s00_axi_arready, 
  s00_axi_rdata, s00_axi_rresp, s00_axi_rvalid, s00_axi_rready)
/* synthesis syn_black_box black_box_pad_pin="pacman_x[9:0],pacman_y[9:0],ghost1_x[9:0],ghost1_y[9:0],ghost2_x[9:0],ghost2_y[9:0],ghost3_x[9:0],ghost3_y[9:0],ghost4_x[9:0],ghost4_y[9:0],game_score[31:0],ghost_status[3:0],lives[3:0],level[7:0],vga_clk,VGA_R[7:0],VGA_G[7:0],VGA_B[7:0],VGA_HS,VGA_VS,active_nblank,s00_axi_aclk,s00_axi_aresetn,s00_axi_awaddr[6:0],s00_axi_awprot[2:0],s00_axi_awvalid,s00_axi_awready,s00_axi_wdata[31:0],s00_axi_wstrb[3:0],s00_axi_wvalid,s00_axi_wready,s00_axi_bresp[1:0],s00_axi_bvalid,s00_axi_bready,s00_axi_araddr[6:0],s00_axi_arprot[2:0],s00_axi_arvalid,s00_axi_arready,s00_axi_rdata[31:0],s00_axi_rresp[1:0],s00_axi_rvalid,s00_axi_rready" */;
  output [9:0]pacman_x;
  output [9:0]pacman_y;
  output [9:0]ghost1_x;
  output [9:0]ghost1_y;
  output [9:0]ghost2_x;
  output [9:0]ghost2_y;
  output [9:0]ghost3_x;
  output [9:0]ghost3_y;
  output [9:0]ghost4_x;
  output [9:0]ghost4_y;
  output [31:0]game_score;
  output [3:0]ghost_status;
  output [3:0]lives;
  output [7:0]level;
  input vga_clk;
  output [7:0]VGA_R;
  output [7:0]VGA_G;
  output [7:0]VGA_B;
  output VGA_HS;
  output VGA_VS;
  output active_nblank;
  input s00_axi_aclk;
  input s00_axi_aresetn;
  input [6:0]s00_axi_awaddr;
  input [2:0]s00_axi_awprot;
  input s00_axi_awvalid;
  output s00_axi_awready;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input s00_axi_wvalid;
  output s00_axi_wready;
  output [1:0]s00_axi_bresp;
  output s00_axi_bvalid;
  input s00_axi_bready;
  input [6:0]s00_axi_araddr;
  input [2:0]s00_axi_arprot;
  input s00_axi_arvalid;
  output s00_axi_arready;
  output [31:0]s00_axi_rdata;
  output [1:0]s00_axi_rresp;
  output s00_axi_rvalid;
  input s00_axi_rready;
endmodule
