\doxysection{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____u_a_r_t___handle_type_def}\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}


UART handle Structure definition.  




{\ttfamily \#include $<$stm32g4xx\+\_\+hal\+\_\+uart.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ USART\+\_\+\+Type\+Def} $\ast$ \textbf{ Instance}
\item 
\textbf{ UART\+\_\+\+Init\+Type\+Def} \textbf{ Init}
\item 
\textbf{ UART\+\_\+\+Adv\+Feature\+Init\+Type\+Def} \textbf{ Advanced\+Init}
\item 
const uint8\+\_\+t $\ast$ \textbf{ p\+Tx\+Buff\+Ptr}
\item 
uint16\+\_\+t \textbf{ Tx\+Xfer\+Size}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ Tx\+Xfer\+Count}
\item 
uint8\+\_\+t $\ast$ \textbf{ p\+Rx\+Buff\+Ptr}
\item 
uint16\+\_\+t \textbf{ Rx\+Xfer\+Size}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ Rx\+Xfer\+Count}
\item 
uint16\+\_\+t \textbf{ Mask}
\item 
uint32\+\_\+t \textbf{ Fifo\+Mode}
\item 
uint16\+\_\+t \textbf{ Nb\+Rx\+Data\+To\+Process}
\item 
uint16\+\_\+t \textbf{ Nb\+Tx\+Data\+To\+Process}
\item 
\textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+UART\+\_\+\+Rx\+Type\+Type\+Def} \textbf{ Reception\+Type}
\item 
void($\ast$ \textbf{ Rx\+ISR} )(struct \textbf{ \+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void($\ast$ \textbf{ Tx\+ISR} )(struct \textbf{ \+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$ \textbf{ hdmatx}
\item 
\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$ \textbf{ hdmarx}
\item 
\textbf{ HAL\+\_\+\+Lock\+Type\+Def} \textbf{ Lock}
\item 
\textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def} \textbf{ g\+State}
\item 
\textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def} \textbf{ Rx\+State}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ Error\+Code}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UART handle Structure definition. 

Definition at line \textbf{ 208} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_____u_a_r_t___handle_type_def_a4785c6c4b0e998062a50b706a739c6c5}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!AdvancedInit@{AdvancedInit}}
\index{AdvancedInit@{AdvancedInit}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{AdvancedInit}
{\footnotesize\ttfamily \textbf{ UART\+\_\+\+Adv\+Feature\+Init\+Type\+Def} Advanced\+Init}

UART Advanced Features initialization parameters 

Definition at line \textbf{ 214} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{ErrorCode}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t Error\+Code}

UART Error code ~\newline
 

Definition at line \textbf{ 256} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_af1e1c91773389b7106a54bcc8d48b64e}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!FifoMode@{FifoMode}}
\index{FifoMode@{FifoMode}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{FifoMode}
{\footnotesize\ttfamily uint32\+\_\+t Fifo\+Mode}

Specifies if the FIFO mode is being used. This parameter can be a value of \doxyref{UARTEx FIFO mode}{p.}{group___u_a_r_t_ex___f_i_f_o__mode}. 

Definition at line \textbf{ 230} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_ab596705b6ce037e8debc149ccee148da}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!gState@{gState}}
\index{gState@{gState}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{gState}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def} g\+State}

UART state information related to global Handle management and also related to Tx operations. This parameter can be a value of \doxyref{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}{p.}{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19} 

Definition at line \textbf{ 249} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_abd0aeec20298a55d89a440320e35634f}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{hdmarx}
{\footnotesize\ttfamily \textbf{ DMA\+\_\+\+Handle\+Type\+Def}$\ast$ hdmarx}

UART Rx DMA Handle parameters ~\newline
 

Definition at line \textbf{ 245} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{hdmatx}
{\footnotesize\ttfamily \textbf{ DMA\+\_\+\+Handle\+Type\+Def}$\ast$ hdmatx}

UART Tx DMA Handle parameters ~\newline
 

Definition at line \textbf{ 243} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a6b5ab0619ea07655a7f3bc92f78fafaa}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{Init}
{\footnotesize\ttfamily \textbf{ UART\+\_\+\+Init\+Type\+Def} Init}

UART communication parameters ~\newline
 

Definition at line \textbf{ 212} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{Instance}
{\footnotesize\ttfamily \textbf{ USART\+\_\+\+Type\+Def}$\ast$ Instance}

UART registers base address ~\newline
 

Definition at line \textbf{ 210} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{Lock}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Lock\+Type\+Def} Lock}

Locking object ~\newline
 

Definition at line \textbf{ 247} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_ab8dae64f3b86c2eb2b7a080fcdee3ef4}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Mask@{Mask}}
\index{Mask@{Mask}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{Mask}
{\footnotesize\ttfamily uint16\+\_\+t Mask}

UART Rx RDR register mask ~\newline
 

Definition at line \textbf{ 228} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a3cd3fa87f15dcbca9a876ec343ccf3b7}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!NbRxDataToProcess@{NbRxDataToProcess}}
\index{NbRxDataToProcess@{NbRxDataToProcess}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{NbRxDataToProcess}
{\footnotesize\ttfamily uint16\+\_\+t Nb\+Rx\+Data\+To\+Process}

Number of data to process during RX ISR execution 

Definition at line \textbf{ 233} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a4edc9627c21dad457c2cfadf59f08b45}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!NbTxDataToProcess@{NbTxDataToProcess}}
\index{NbTxDataToProcess@{NbTxDataToProcess}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{NbTxDataToProcess}
{\footnotesize\ttfamily uint16\+\_\+t Nb\+Tx\+Data\+To\+Process}

Number of data to process during TX ISR execution 

Definition at line \textbf{ 235} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a7cee540cb21048ac48ba17355440e668}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!pRxBuffPtr@{pRxBuffPtr}}
\index{pRxBuffPtr@{pRxBuffPtr}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{pRxBuffPtr}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Rx\+Buff\+Ptr}

Pointer to UART Rx transfer Buffer 

Definition at line \textbf{ 222} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a56746f60fbacd516e52e344de94f8195}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!pTxBuffPtr@{pTxBuffPtr}}
\index{pTxBuffPtr@{pTxBuffPtr}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{pTxBuffPtr}
{\footnotesize\ttfamily const uint8\+\_\+t$\ast$ p\+Tx\+Buff\+Ptr}

Pointer to UART Tx transfer Buffer 

Definition at line \textbf{ 216} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a861b12a5639c751ef2c54a2508b7919f}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!ReceptionType@{ReceptionType}}
\index{ReceptionType@{ReceptionType}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{ReceptionType}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+UART\+\_\+\+Rx\+Type\+Type\+Def} Reception\+Type}

Type of ongoing reception ~\newline
 

Definition at line \textbf{ 237} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a0926a4022cd4341cf25b918a7d74f9b8}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxISR@{RxISR}}
\index{RxISR@{RxISR}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{RxISR}
{\footnotesize\ttfamily void($\ast$ Rx\+ISR) (struct \textbf{ \+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)}

Function pointer on Rx IRQ handler 

Definition at line \textbf{ 239} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a198c30da19a1529e1665bec6dc455815}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxState@{RxState}}
\index{RxState@{RxState}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{RxState}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def} Rx\+State}

UART state information related to Rx operations. This parameter can be a value of \doxyref{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}{p.}{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19} 

Definition at line \textbf{ 253} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxXferCount@{RxXferCount}}
\index{RxXferCount@{RxXferCount}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{RxXferCount}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t Rx\+Xfer\+Count}

UART Rx Transfer Counter ~\newline
 

Definition at line \textbf{ 226} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxXferSize@{RxXferSize}}
\index{RxXferSize@{RxXferSize}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{RxXferSize}
{\footnotesize\ttfamily uint16\+\_\+t Rx\+Xfer\+Size}

UART Rx Transfer size ~\newline
 

Definition at line \textbf{ 224} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a0cdae59c1d16b3bd4bcba349503728ed}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!TxISR@{TxISR}}
\index{TxISR@{TxISR}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{TxISR}
{\footnotesize\ttfamily void($\ast$ Tx\+ISR) (struct \textbf{ \+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)}

Function pointer on Tx IRQ handler 

Definition at line \textbf{ 241} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a1823437fbed80bdd1510782ced4e5532}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!TxXferCount@{TxXferCount}}
\index{TxXferCount@{TxXferCount}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{TxXferCount}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t Tx\+Xfer\+Count}

UART Tx Transfer Counter ~\newline
 

Definition at line \textbf{ 220} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{struct_____u_a_r_t___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!TxXferSize@{TxXferSize}}
\index{TxXferSize@{TxXferSize}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{TxXferSize}
{\footnotesize\ttfamily uint16\+\_\+t Tx\+Xfer\+Size}

UART Tx Transfer size ~\newline
 

Definition at line \textbf{ 218} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}\end{DoxyCompactItemize}
