;redcode
;assert 1
	SPL 0, <-29
	CMP -7, <-420
	MOV -1, <-22
	MOV 207, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 6
	SUB 300, 0
	SUB 430, 200
	ADD @121, 106
	JMP 430, 200
	SUB @121, 103
	ADD 210, 30
	JMZ -1, @-400
	SPL <130, 9
	ADD 300, 90
	SUB #0, -2
	ADD -700, -10
	ADD 300, 90
	SLT 270, 1
	MOV 207, <-20
	SUB -1, <-20
	SUB #0, -2
	SUB @121, 100
	SUB 210, 60
	JMZ -1, @-0
	SUB @121, 100
	SUB 12, @10
	SUB 12, @11
	SUB 12, @11
	SUB @12, @10
	SPL <127, 6
	SUB #72, @200
	SUB 12, @10
	SPL <130, 9
	SUB #72, @200
	SUB 0, 0
	ADD #0, -2
	ADD 300, 90
	JMZ 300, 90
	SLT 270, 1
	SLT 0, @42
	SUB -7, <-420
	SPL 0, <-29
	SPL 0, <-29
	JMN 0, <-29
	SPL 0, <-29
	SPL 0, <-29
	SPL 0, <-29
	JMP 72, #200
