strict digraph "" {
	node [label="\N"];
	"Leaf_183:AL"	 [def_var="['divisor_reg', 'dividend_reg']",
		label="Leaf_183:AL"];
	"183:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f284bca9950>",
		clk_sens=True,
		fillcolor=gold,
		label="183:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['count_nonzero_reg', 'divisor_reg', 'divisor_1', 'enable_reg_e', 'rst', 'dividend_reg', 'dividend_1']"];
	"184:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f284bca9a50>",
		fillcolor=turquoise,
		label="184:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"183:AL" -> "184:BL"	 [cond="[]",
		lineno=None];
	"185:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f284bca9a90>",
		fillcolor=springgreen,
		label="185:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"184:BL" -> "185:IF"	 [cond="[]",
		lineno=None];
	"189:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f284bca9b10>",
		fillcolor=springgreen,
		label="189:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"189:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f284bcca150>",
		fillcolor=turquoise,
		label="189:BL
dividend_reg <= dividend_1;
divisor_reg <= divisor_1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcca190>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f284bcca2d0>]",
		style=filled,
		typ=Block];
	"189:IF" -> "189:BL"	 [cond="['enable_reg_e']",
		label=enable_reg_e,
		lineno=189];
	"193:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f284bca9b50>",
		fillcolor=springgreen,
		label="193:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"189:IF" -> "193:IF"	 [cond="['enable_reg_e']",
		label="!(enable_reg_e)",
		lineno=189];
	"185:IF" -> "189:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=185];
	"185:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f284bdf4690>",
		fillcolor=turquoise,
		label="185:BL
dividend_reg <= 0;
divisor_reg <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcca410>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f284bcca590>]",
		style=filled,
		typ=Block];
	"185:IF" -> "185:BL"	 [cond="['rst']",
		label=rst,
		lineno=185];
	"194:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bca9bd0>",
		fillcolor=firebrick,
		label="194:NS
dividend_reg <= (divisor_reg > dividend_reg)? dividend_reg << 1 : dividend_reg - divisor_reg << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bca9bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"194:NS" -> "Leaf_183:AL"	 [cond="[]",
		lineno=None];
	"189:BL" -> "Leaf_183:AL"	 [cond="[]",
		lineno=None];
	"193:IF" -> "194:NS"	 [cond="['count_nonzero_reg']",
		label=count_nonzero_reg,
		lineno=193];
	"185:BL" -> "Leaf_183:AL"	 [cond="[]",
		lineno=None];
}
