#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 20 21:33:39 2022
# Process ID: 2780
# Current directory: C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.runs/synth_1
# Command line: vivado.exe -log q7_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source q7_top.tcl
# Log file: C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.runs/synth_1/q7_top.vds
# Journal file: C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source q7_top.tcl -notrace
Command: synth_design -top q7_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1005.898 ; gain = 235.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'q7_top' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/q7_top.vhd:29]
	Parameter N bound to: 4 - type: integer 
	Parameter display bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_adder' declared at 'C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/n_bit_adder.vhd:4' bound to instance 'adder' of component 'n_bit_adder' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/q7_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'n_bit_adder' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/n_bit_adder.vhd:14]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'full_adder_k' of component 'full_adder' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/n_bit_adder.vhd:30]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/full_adder.vhd:12]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'full_adder_k' of component 'full_adder' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/n_bit_adder.vhd:30]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'full_adder_k' of component 'full_adder' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/n_bit_adder.vhd:30]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'full_adder_k' of component 'full_adder' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/n_bit_adder.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'n_bit_adder' (2#1) [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/n_bit_adder.vhd:14]
INFO: [Synth 8-3491] module 'bcd_to_disp' declared at 'C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/bcd_to_disp.vhd:5' bound to instance 'bcdtodisp' of component 'bcd_to_disp' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/q7_top.vhd:66]
INFO: [Synth 8-638] synthesizing module 'bcd_to_disp' [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/bcd_to_disp.vhd:16]
	Parameter N bound to: 4 - type: integer 
	Parameter display bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_to_disp' (3#1) [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/bcd_to_disp.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'q7_top' (4#1) [C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.srcs/sources_1/new/q7_top.vhd:29]
WARNING: [Synth 8-3917] design q7_top has port display_anode driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1078.562 ; gain = 307.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.562 ; gain = 307.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.562 ; gain = 307.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1078.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ysfyi/Desktop/pldlab_project/q_7/Basys3_q7.xdc]
Finished Parsing XDC File [C:/Users/ysfyi/Desktop/pldlab_project/q_7/Basys3_q7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ysfyi/Desktop/pldlab_project/q_7/Basys3_q7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/q7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/q7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1145.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.340 ; gain = 374.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.340 ; gain = 374.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.340 ; gain = 374.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.340 ; gain = 374.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design q7_top has port display_anode driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.340 ; gain = 374.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1153.836 ; gain = 383.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1153.836 ; gain = 383.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.898 ; gain = 393.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1179.762 ; gain = 408.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1179.762 ; gain = 408.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1179.762 ; gain = 408.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1179.762 ; gain = 408.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1179.762 ; gain = 408.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1179.762 ; gain = 408.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT5 |     3|
|4     |LUT6 |     7|
|5     |IBUF |     9|
|6     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    30|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1179.762 ; gain = 408.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1179.762 ; gain = 342.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1179.762 ; gain = 408.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1198.324 ; gain = 715.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.324 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ysfyi/Desktop/pldlab_project/q_7/q_7.runs/synth_1/q7_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file q7_top_utilization_synth.rpt -pb q7_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 20 21:34:17 2022...
