<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/33748029479</prism:url><dc:identifier>SCOPUS_ID:33748029479</dc:identifier><eid>2-s2.0-33748029479</eid><prism:doi>10.1002/cae.20072</prism:doi><dc:title>Learning computer architecture concepts with the FPGA-based "move" microprocessor</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>8</citedby-count><prism:publicationName>Computer Applications in Engineering Education</prism:publicationName><source-id>18156</source-id><prism:issn>10613773 10990542</prism:issn><prism:volume>14</prism:volume><prism:issueIdentifier>2</prism:issueIdentifier><prism:startingPage>135</prism:startingPage><prism:endingPage>141</prism:endingPage><prism:pageRange>135-141</prism:pageRange><prism:coverDate>2006-08-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="7004621708"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7004621708</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>In this article we introduce the use of a programmable logic device (PLD) in an application-oriented study as an example of designing a microprocessor based on reduced instruction set computer (RISC) architecture. Since the concept of an in-system configurable logic circuit is becoming increasingly popular, we now use it for the purpose of logic design. We suggest that students use PLDs when constructing a central processing unit (CPU) with their own configured functions that are directly implemented in the logic. Such an approach could greatly increase the understanding of the architectural concept of the CPU. © 2006 Wiley Periodicals, Inc.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/33748029479" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=33748029479&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=33748029479&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="7004621708"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7004621708</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Configuration of the CPU</author-keyword><author-keyword>FPGA</author-keyword><author-keyword>Microprocessor design</author-keyword><author-keyword>Programmable logic devices</author-keyword><author-keyword>RISC</author-keyword><author-keyword>VHDL</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Central processing unit (CPU)</mainterm><mainterm weight="a" candidate="n">Microprocessor design</mainterm><mainterm weight="a" candidate="n">Programmable logic device (PLD)</mainterm><mainterm weight="a" candidate="n">Reduced instruction set computer (RISC)</mainterm><mainterm weight="a" candidate="n">VHDL</mainterm></idxterms><subject-areas><subject-area code="1700" abbrev="COMP">Computer Science (all)</subject-area><subject-area code="3304" abbrev="SOCI">Education</subject-area><subject-area code="2200" abbrev="ENGI">Engineering (all)</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2017" month="08" day="20" timestamp="2017-08-20T22:29:25.000025-04:00"/><ait:date-sort year="2006" month="08" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2008 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:doi>10.1002/cae.20072</ce:doi><itemid idtype="PUI">44299028</itemid><itemid idtype="CPX">20063610096715</itemid><itemid idtype="SCP">33748029479</itemid><itemid idtype="SGR">33748029479</itemid></itemidlist><history><date-created year="2006" month="09" day="04"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords><author-keyword>Configuration of the CPU</author-keyword><author-keyword>FPGA</author-keyword><author-keyword>Microprocessor design</author-keyword><author-keyword>Programmable logic devices</author-keyword><author-keyword>RISC</author-keyword><author-keyword>VHDL</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">Learning computer architecture concepts with the FPGA-based "move" microprocessor</titletext></citation-title><author-group><author auid="7004621708" seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name></author><author auid="6603205527" seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><address-part>Tržaška 25</address-part><city-group>SI-1000 Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:degrees>Dr.</ce:degrees><ce:surname>Guštin</ce:surname></person><affiliation country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><address-part>Tržaška 25</address-part><city-group>SI-1000 Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>In this article we introduce the use of a programmable logic device (PLD) in an application-oriented study as an example of designing a microprocessor based on reduced instruction set computer (RISC) architecture. Since the concept of an in-system configurable logic circuit is becoming increasingly popular, we now use it for the purpose of logic design. We suggest that students use PLDs when constructing a central processing unit (CPU) with their own configured functions that are directly implemented in the logic. Such an approach could greatly increase the understanding of the architectural concept of the CPU. © 2006 Wiley Periodicals, Inc.</ce:para></abstract></abstracts><source srcid="18156" type="j" country="usa"><sourcetitle>Computer Applications in Engineering Education</sourcetitle><sourcetitle-abbrev>Comput Appl Eng Educ</sourcetitle-abbrev><issn type="print">10613773</issn><issn type="electronic">10990542</issn><codencode>CAPEE</codencode><volisspag><voliss volume="14" issue="2"/><pagerange first="135" last="141"/></volisspag><publicationyear first="2006"/><publicationdate><year>2006</year><month>08</month><date-text xfab-added="true">August 2006</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification>714.2</classification><classification>721.2</classification><classification>722</classification><classification>723.4</classification></classifications><classifications type="ASJC"><classification>1700</classification><classification>3304</classification><classification>2200</classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification><classification>SOCI</classification><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="11"><reference id="1"><ref-info><refd-itemidlist><itemid idtype="SGR">33748088254</itemid></refd-itemidlist><ref-sourcetitle>MOVE Microprocessor VHDL Program List and IDE Source Code</ref-sourcetitle><ref-publicationyear first="2004"/><ref-website><ce:e-address type="url">http://lra-l.fri.uni-lj.si/move</ce:e-address></ref-website></ref-info><ref-fulltext>MOVE Microprocessor VHDL program list and IDE source code, http://lra-l.fri.uni-lj.si/move, 2004.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>Using verilog HDL to teach computer architecture concepts</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0442315399</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.C.</ce:initials><ce:indexed-name>Hyde D.C.</ce:indexed-name><ce:surname>Hyde</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Comp Soc Tech Comm Comp Arch Newsl</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="31" last="33"/></ref-volisspag></ref-info><ref-fulltext>D. C. Hyde, Using Verilog HDL to teach computer architecture concepts, IEEE Comp Soc Tech Comm Comp Arch Newsl (1999), 31-33.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Designing the microprocessor with Abel-HDL</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">17044455886</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author></ref-authors><ref-sourcetitle>Comput Appl Eng Educ</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="9"/><pagerange first="87" last="92"/></ref-volisspag></ref-info><ref-fulltext>V. Guštin, Designing the microprocessor with Abel-HDL, Comput Appl Eng Educ 9 (2001), 87-92.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>Garp: A MIPS processor with a reconfigurable coprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031360911</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.R.</ce:initials><ce:indexed-name>Hauser J.R.</ce:indexed-name><ce:surname>Hauser</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Wawrzynek J.</ce:indexed-name><ce:surname>Wawrzynek</ce:surname></author></ref-authors><ref-sourcetitle>The 5th Annual IEEE Symposium on Field-programmable Custom Computing Machines</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="12" last="21"/></ref-volisspag></ref-info><ref-fulltext>J. R. Hauser and J. Wawrzynek, Garp: A MIPS processor with a reconfigurable coprocessor, The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (1997), 12-21.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>Seeking solutions in configurable computing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031343311</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.H.</ce:initials><ce:indexed-name>Mangione-Smith W.H.</ce:indexed-name><ce:surname>Mangione-Smith</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>IEEE Comput</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="30"/><pagerange first="38" last="43"/></ref-volisspag></ref-info><ref-fulltext>W. H. Mangione-Smith, et al., Seeking solutions in configurable computing, IEEE Comput 30 (1997), 38-43.</ref-fulltext></reference><reference id="6"><ref-info><refd-itemidlist><itemid idtype="SGR">33748079535</itemid></refd-itemidlist><ref-sourcetitle>Insight Xilinx Spartan II Demo Board</ref-sourcetitle><ref-publicationyear first="2002"/><ref-website><ce:e-address type="url">http://www.insight-electronics.com/webpackcd</ce:e-address></ref-website></ref-info><ref-fulltext>Insight Xilinx Spartan II demo board, http://www.insight-electronics.com/ webpackcd, 2002.</ref-fulltext></reference><reference id="7"><ref-info><refd-itemidlist><itemid idtype="SGR">0004302191</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.L.</ce:initials><ce:indexed-name>Hennessy J.L.</ce:indexed-name><ce:surname>Hennessy</ce:surname></author><author seq="2"><ce:initials>D.A.</ce:initials><ce:indexed-name>Patterson D.A.</ce:indexed-name><ce:surname>Patterson</ce:surname></author></ref-authors><ref-sourcetitle>Computer Architecture: A Quantitative Approach, 2nd Ed.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-text>Morgan Kaufman</ref-text></ref-info><ref-fulltext>J. L. Hennessy and D. A. Patterson, Computer architecture: A quantitative approach, 2nd ed., Morgan Kaufman, 1996.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Reduced instruction set computers</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33748042350</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Stalling W.</ce:indexed-name><ce:surname>Stalling</ce:surname></author></ref-authors><ref-sourcetitle>Tutorial</ref-sourcetitle><ref-publicationyear first="1986"/><ref-volisspag><pagerange first="58" last="81"/></ref-volisspag><ref-text>The Computer Society Press</ref-text></ref-info><ref-fulltext>W. Stalling, Reduced instruction set computers, Tutorial, The Computer Society Press, 1986, pp 58-81.</ref-fulltext></reference><reference id="9"><ref-info><ref-title><ref-titletext>A rudimentary machine. Experience in the design of a pedagogic computer</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0442299833</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.</ce:initials><ce:indexed-name>Pastor E.</ce:indexed-name><ce:surname>Pastor</ce:surname></author><author seq="2"><ce:initials>F.</ce:initials><ce:indexed-name>Sanchez F.</ce:indexed-name><ce:surname>Sanchez</ce:surname></author><author seq="3"><ce:initials>A.M.</ce:initials><ce:indexed-name>Del Corral A.M.</ce:indexed-name><ce:surname>Del Corral</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Comp Soc Tech Comm Comp Arch Newsl</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="51" last="53"/></ref-volisspag></ref-info><ref-fulltext>E. Pastor, F. Sanchez, and A. M. del Corral, A Rudimentary Machine. Experience in the Design of a Pedagogic Computer, IEEE Comp Soc Tech Comm Comp Arch Newsl (1999), 51-53.</ref-fulltext></reference><reference id="10"><ref-info><refd-itemidlist><itemid idtype="SGR">0005528724</itemid></refd-itemidlist><ref-sourcetitle>Microsoft Visual C++ 6. Enterprise Edition</ref-sourcetitle><ref-publicationyear first="1998"/><ref-text>Microsoft Corporation</ref-text></ref-info><ref-fulltext>Microsoft Visual C++ 6. Enterprise Edition, Microsoft Corporation, 1998.</ref-fulltext></reference><reference id="11"><ref-info><ref-title><ref-titletext>An FPGA extension to ALU functions</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0344614543</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author></ref-authors><ref-sourcetitle>Microproc Microsyst</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="22"/><pagerange first="500" last="508"/></ref-volisspag></ref-info><ref-fulltext>V. Guštin, An FPGA extension to ALU functions, Microproc Microsyst 22 (1999), 500-508.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>