
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bac  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000254c  08007d3c  08007d3c  00008d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a288  0800a288  0000c108  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a288  0800a288  0000b288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a290  0800a290  0000c108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a290  0800a290  0000b290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a294  0800a294  0000b294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000108  20000000  0800a298  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  20000108  0800a3a0  0000c108  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000818  0800a3a0  0000c818  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c108  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d88  00000000  00000000  0000c138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003173  00000000  00000000  00020ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011d8  00000000  00000000  00024038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000db1  00000000  00000000  00025210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028573  00000000  00000000  00025fc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016bd9  00000000  00000000  0004e534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0fd6  00000000  00000000  0006510d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001560e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005644  00000000  00000000  00156128  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0015b76c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000108 	.word	0x20000108
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007d24 	.word	0x08007d24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000010c 	.word	0x2000010c
 80001cc:	08007d24 	.word	0x08007d24

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__io_putchar>:
void DisplayTerminalPrompt(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005d4:	1d39      	adds	r1, r7, #4
 80005d6:	f04f 33ff 	mov.w	r3, #4294967295
 80005da:	2201      	movs	r2, #1
 80005dc:	4803      	ldr	r0, [pc, #12]	@ (80005ec <__io_putchar+0x20>)
 80005de:	f004 fc3b 	bl	8004e58 <HAL_UART_Transmit>
    return ch;
 80005e2:	687b      	ldr	r3, [r7, #4]
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200001dc 	.word	0x200001dc

080005f0 <Flash_WriteBalance>:
    {0, 1, 0, 88}  // Bƒôben 3
};

//Obs≈Çuga pamiƒôci flash
bool Flash_WriteBalance(uint32_t balance)
{
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b08a      	sub	sp, #40	@ 0x28
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 80005f8:	f002 f80e 	bl	8002618 <HAL_FLASH_Unlock>

    // Wyma≈º stronƒô
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60fb      	str	r3, [r7, #12]

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000600:	2300      	movs	r3, #0
 8000602:	613b      	str	r3, [r7, #16]
    EraseInitStruct.Banks     = FLASH_BANK_2;
 8000604:	2302      	movs	r3, #2
 8000606:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Page      = FLASH_USER_START_PAGE;
 8000608:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800060c:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbPages   = FLASH_USER_NBPAGES;
 800060e:	2301      	movs	r3, #1
 8000610:	61fb      	str	r3, [r7, #28]

    if(HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK)
 8000612:	f107 020c 	add.w	r2, r7, #12
 8000616:	f107 0310 	add.w	r3, r7, #16
 800061a:	4611      	mov	r1, r2
 800061c:	4618      	mov	r0, r3
 800061e:	f002 f8df 	bl	80027e0 <HAL_FLASHEx_Erase>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d003      	beq.n	8000630 <Flash_WriteBalance+0x40>
    {
        HAL_FLASH_Lock();
 8000628:	f002 f818 	bl	800265c <HAL_FLASH_Lock>
        return false;
 800062c:	2300      	movs	r3, #0
 800062e:	e015      	b.n	800065c <Flash_WriteBalance+0x6c>
    }

    // Flash wymaga zapisu double word = 64-bit
    uint64_t data64 = (uint64_t)balance; // dolne 32-bit = saldo, g√≥rne 32-bit = 0
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2200      	movs	r2, #0
 8000634:	461c      	mov	r4, r3
 8000636:	4615      	mov	r5, r2
 8000638:	e9c7 4508 	strd	r4, r5, [r7, #32]

    if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_USER_START_ADDR, data64) != HAL_OK)
 800063c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000640:	4908      	ldr	r1, [pc, #32]	@ (8000664 <Flash_WriteBalance+0x74>)
 8000642:	2000      	movs	r0, #0
 8000644:	f001 ff7c 	bl	8002540 <HAL_FLASH_Program>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d003      	beq.n	8000656 <Flash_WriteBalance+0x66>
    {
        HAL_FLASH_Lock();
 800064e:	f002 f805 	bl	800265c <HAL_FLASH_Lock>
        return false;
 8000652:	2300      	movs	r3, #0
 8000654:	e002      	b.n	800065c <Flash_WriteBalance+0x6c>
    }

    HAL_FLASH_Lock();
 8000656:	f002 f801 	bl	800265c <HAL_FLASH_Lock>
    return true;
 800065a:	2301      	movs	r3, #1
}
 800065c:	4618      	mov	r0, r3
 800065e:	3728      	adds	r7, #40	@ 0x28
 8000660:	46bd      	mov	sp, r7
 8000662:	bdb0      	pop	{r4, r5, r7, pc}
 8000664:	080ff800 	.word	0x080ff800

08000668 <Flash_ReadBalance>:

uint32_t Flash_ReadBalance(void)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
    uint64_t value = *(uint64_t*)FLASH_USER_START_ADDR;
 800066e:	4b0b      	ldr	r3, [pc, #44]	@ (800069c <Flash_ReadBalance+0x34>)
 8000670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000674:	e9c7 2300 	strd	r2, r3, [r7]
    if(value == 0xFFFFFFFFFFFFFFFF) return 0; // Flash nie by≈Ça jeszcze zapisana
 8000678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800067c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000680:	bf08      	it	eq
 8000682:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8000686:	d101      	bne.n	800068c <Flash_ReadBalance+0x24>
 8000688:	2300      	movs	r3, #0
 800068a:	e000      	b.n	800068e <Flash_ReadBalance+0x26>
    return (uint32_t)(value & 0xFFFFFFFF);   // bierzemy dolne 32-bit
 800068c:	683b      	ldr	r3, [r7, #0]
}
 800068e:	4618      	mov	r0, r3
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	080ff800 	.word	0x080ff800

080006a0 <DisplayTerminalPrompt>:

void DisplayTerminalPrompt(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
    printf("ùì¨ùì™ùìºùì≤ùì∑ùì∏@ùìíùì™ùìºùì≤ùì∑ùì∏ùìûùì¢:~$ ");
 80006a4:	4805      	ldr	r0, [pc, #20]	@ (80006bc <DisplayTerminalPrompt+0x1c>)
 80006a6:	f006 f9e9 	bl	8006a7c <iprintf>
    fflush(stdout);
 80006aa:	4b05      	ldr	r3, [pc, #20]	@ (80006c0 <DisplayTerminalPrompt+0x20>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f006 f90d 	bl	80068d0 <fflush>
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	08007d3c 	.word	0x08007d3c
 80006c0:	200000b8 	.word	0x200000b8

080006c4 <CheckCommand>:



//Parser komend
bool CheckCommand(const char* cmd)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
    if(strcmp(cmd, "help") == 0 || strcmp(cmd, "help") == 0)
 80006cc:	4968      	ldr	r1, [pc, #416]	@ (8000870 <CheckCommand+0x1ac>)
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f7ff fd7e 	bl	80001d0 <strcmp>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d006      	beq.n	80006e8 <CheckCommand+0x24>
 80006da:	4965      	ldr	r1, [pc, #404]	@ (8000870 <CheckCommand+0x1ac>)
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f7ff fd77 	bl	80001d0 <strcmp>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d119      	bne.n	800071c <CheckCommand+0x58>
    {
        printf("Usefull commands:\r\n");
 80006e8:	4862      	ldr	r0, [pc, #392]	@ (8000874 <CheckCommand+0x1b0>)
 80006ea:	f006 fa2f 	bl	8006b4c <puts>
        printf("\r\n");
 80006ee:	4862      	ldr	r0, [pc, #392]	@ (8000878 <CheckCommand+0x1b4>)
 80006f0:	f006 fa2c 	bl	8006b4c <puts>
        printf("help - print a list of commands used on software\r\n");
 80006f4:	4861      	ldr	r0, [pc, #388]	@ (800087c <CheckCommand+0x1b8>)
 80006f6:	f006 fa29 	bl	8006b4c <puts>
        printf("balance - prints an actual cash stored in Flash memory\r\n");
 80006fa:	4861      	ldr	r0, [pc, #388]	@ (8000880 <CheckCommand+0x1bc>)
 80006fc:	f006 fa26 	bl	8006b4c <puts>
        printf("deposit <num> - deposits an number of cash to user\r\n");
 8000700:	4860      	ldr	r0, [pc, #384]	@ (8000884 <CheckCommand+0x1c0>)
 8000702:	f006 fa23 	bl	8006b4c <puts>
        printf("vithdraw <num> - withdraw an number of cash from user\r\n");
 8000706:	4860      	ldr	r0, [pc, #384]	@ (8000888 <CheckCommand+0x1c4>)
 8000708:	f006 fa20 	bl	8006b4c <puts>
        printf("vhoami - prints an user name\r\n");
 800070c:	485f      	ldr	r0, [pc, #380]	@ (800088c <CheckCommand+0x1c8>)
 800070e:	f006 fa1d 	bl	8006b4c <puts>
        printf("setuser <name> - change and save username\r\n");
 8000712:	485f      	ldr	r0, [pc, #380]	@ (8000890 <CheckCommand+0x1cc>)
 8000714:	f006 fa1a 	bl	8006b4c <puts>
        return true;
 8000718:	2301      	movs	r3, #1
 800071a:	e0a5      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if(strcmp(cmd, "balance") == 0)
 800071c:	495d      	ldr	r1, [pc, #372]	@ (8000894 <CheckCommand+0x1d0>)
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f7ff fd56 	bl	80001d0 <strcmp>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d107      	bne.n	800073a <CheckCommand+0x76>
    {
        printf("User cash balance: %d\r\n", credits);
 800072a:	4b5b      	ldr	r3, [pc, #364]	@ (8000898 <CheckCommand+0x1d4>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4619      	mov	r1, r3
 8000730:	485a      	ldr	r0, [pc, #360]	@ (800089c <CheckCommand+0x1d8>)
 8000732:	f006 f9a3 	bl	8006a7c <iprintf>
        return true;
 8000736:	2301      	movs	r3, #1
 8000738:	e096      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if(strncmp(cmd, "deposit ", 8) == 0)
 800073a:	2208      	movs	r2, #8
 800073c:	4958      	ldr	r1, [pc, #352]	@ (80008a0 <CheckCommand+0x1dc>)
 800073e:	6878      	ldr	r0, [r7, #4]
 8000740:	f006 fbdc 	bl	8006efc <strncmp>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d126      	bne.n	8000798 <CheckCommand+0xd4>
    {
        const char* num_str = cmd + 8;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	3308      	adds	r3, #8
 800074e:	613b      	str	r3, [r7, #16]
        int amount = atoi(num_str);
 8000750:	6938      	ldr	r0, [r7, #16]
 8000752:	f005 ff1d 	bl	8006590 <atoi>
 8000756:	60f8      	str	r0, [r7, #12]
        if(amount > 0)
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	2b00      	cmp	r3, #0
 800075c:	dd16      	ble.n	800078c <CheckCommand+0xc8>
        {
            credits += amount;
 800075e:	4b4e      	ldr	r3, [pc, #312]	@ (8000898 <CheckCommand+0x1d4>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	4413      	add	r3, r2
 8000766:	4a4c      	ldr	r2, [pc, #304]	@ (8000898 <CheckCommand+0x1d4>)
 8000768:	6013      	str	r3, [r2, #0]
            if (Flash_WriteBalance(credits))
 800076a:	4b4b      	ldr	r3, [pc, #300]	@ (8000898 <CheckCommand+0x1d4>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff ff3e 	bl	80005f0 <Flash_WriteBalance>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d004      	beq.n	8000784 <CheckCommand+0xc0>
            {
                printf("Deposited: %d\r\n", amount);
 800077a:	68f9      	ldr	r1, [r7, #12]
 800077c:	4849      	ldr	r0, [pc, #292]	@ (80008a4 <CheckCommand+0x1e0>)
 800077e:	f006 f97d 	bl	8006a7c <iprintf>
 8000782:	e007      	b.n	8000794 <CheckCommand+0xd0>
            }
            else
            {
                printf("Flash write error!\r\n");
 8000784:	4848      	ldr	r0, [pc, #288]	@ (80008a8 <CheckCommand+0x1e4>)
 8000786:	f006 f9e1 	bl	8006b4c <puts>
 800078a:	e003      	b.n	8000794 <CheckCommand+0xd0>
            }
        }
        else
        {
            printf("Invalid value: '%s'\r\n", num_str);
 800078c:	6939      	ldr	r1, [r7, #16]
 800078e:	4847      	ldr	r0, [pc, #284]	@ (80008ac <CheckCommand+0x1e8>)
 8000790:	f006 f974 	bl	8006a7c <iprintf>
        }
        return true;
 8000794:	2301      	movs	r3, #1
 8000796:	e067      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if(strncmp(cmd, "vithdraw", 8) == 0)
 8000798:	2208      	movs	r2, #8
 800079a:	4945      	ldr	r1, [pc, #276]	@ (80008b0 <CheckCommand+0x1ec>)
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f006 fbad 	bl	8006efc <strncmp>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d126      	bne.n	80007f6 <CheckCommand+0x132>
        {
            const char* num_str = cmd + 8;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	3308      	adds	r3, #8
 80007ac:	61bb      	str	r3, [r7, #24]
            int amount = atoi(num_str);
 80007ae:	69b8      	ldr	r0, [r7, #24]
 80007b0:	f005 feee 	bl	8006590 <atoi>
 80007b4:	6178      	str	r0, [r7, #20]
            if(amount > 0)
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	dd16      	ble.n	80007ea <CheckCommand+0x126>
            {
                credits -= amount;
 80007bc:	4b36      	ldr	r3, [pc, #216]	@ (8000898 <CheckCommand+0x1d4>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	4a34      	ldr	r2, [pc, #208]	@ (8000898 <CheckCommand+0x1d4>)
 80007c6:	6013      	str	r3, [r2, #0]
                if (Flash_WriteBalance(credits))
 80007c8:	4b33      	ldr	r3, [pc, #204]	@ (8000898 <CheckCommand+0x1d4>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff ff0f 	bl	80005f0 <Flash_WriteBalance>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d004      	beq.n	80007e2 <CheckCommand+0x11e>
                {
                    printf("Withdrawed: %d\r\n", amount);
 80007d8:	6979      	ldr	r1, [r7, #20]
 80007da:	4836      	ldr	r0, [pc, #216]	@ (80008b4 <CheckCommand+0x1f0>)
 80007dc:	f006 f94e 	bl	8006a7c <iprintf>
 80007e0:	e007      	b.n	80007f2 <CheckCommand+0x12e>
                }
                else
                {
                    printf("Flash write error!\r\n");
 80007e2:	4831      	ldr	r0, [pc, #196]	@ (80008a8 <CheckCommand+0x1e4>)
 80007e4:	f006 f9b2 	bl	8006b4c <puts>
 80007e8:	e003      	b.n	80007f2 <CheckCommand+0x12e>
                }
            }
            else
            {
                printf("Invalid value: '%s'\r\n", num_str);
 80007ea:	69b9      	ldr	r1, [r7, #24]
 80007ec:	482f      	ldr	r0, [pc, #188]	@ (80008ac <CheckCommand+0x1e8>)
 80007ee:	f006 f945 	bl	8006a7c <iprintf>
            }
            return true;
 80007f2:	2301      	movs	r3, #1
 80007f4:	e038      	b.n	8000868 <CheckCommand+0x1a4>
        }

    if(strcmp(cmd, "vhoami") == 0)
 80007f6:	4930      	ldr	r1, [pc, #192]	@ (80008b8 <CheckCommand+0x1f4>)
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f7ff fce9 	bl	80001d0 <strcmp>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d105      	bne.n	8000810 <CheckCommand+0x14c>
    {
        printf("%s\r\n", user_name);
 8000804:	492d      	ldr	r1, [pc, #180]	@ (80008bc <CheckCommand+0x1f8>)
 8000806:	482e      	ldr	r0, [pc, #184]	@ (80008c0 <CheckCommand+0x1fc>)
 8000808:	f006 f938 	bl	8006a7c <iprintf>
        return true;
 800080c:	2301      	movs	r3, #1
 800080e:	e02b      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if (strncmp(cmd, "setuser ", 8) == 0)
 8000810:	2208      	movs	r2, #8
 8000812:	492c      	ldr	r1, [pc, #176]	@ (80008c4 <CheckCommand+0x200>)
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f006 fb71 	bl	8006efc <strncmp>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d11e      	bne.n	800085e <CheckCommand+0x19a>
    {
        const char* name_ptr = cmd + 8;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3308      	adds	r3, #8
 8000824:	61fb      	str	r3, [r7, #28]
        if(strlen(name_ptr) > 0 && strlen(name_ptr) < 15) {
 8000826:	69fb      	ldr	r3, [r7, #28]
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d012      	beq.n	8000854 <CheckCommand+0x190>
 800082e:	69f8      	ldr	r0, [r7, #28]
 8000830:	f7ff fcd8 	bl	80001e4 <strlen>
 8000834:	4603      	mov	r3, r0
 8000836:	2b0e      	cmp	r3, #14
 8000838:	d80c      	bhi.n	8000854 <CheckCommand+0x190>

        	strncpy(user_name, name_ptr, USERNAME_LEN - 1);
 800083a:	220f      	movs	r2, #15
 800083c:	69f9      	ldr	r1, [r7, #28]
 800083e:	481f      	ldr	r0, [pc, #124]	@ (80008bc <CheckCommand+0x1f8>)
 8000840:	f006 fb6e 	bl	8006f20 <strncpy>

        	user_name[USERNAME_LEN - 1] = '\0';
 8000844:	4b1d      	ldr	r3, [pc, #116]	@ (80008bc <CheckCommand+0x1f8>)
 8000846:	2200      	movs	r2, #0
 8000848:	73da      	strb	r2, [r3, #15]
            // Tutaj symulujemy zapis nazwy (sukces), w oryginale by≈Ço zakomentowane
            printf("Username saved: %s\r\n", user_name);
 800084a:	491c      	ldr	r1, [pc, #112]	@ (80008bc <CheckCommand+0x1f8>)
 800084c:	481e      	ldr	r0, [pc, #120]	@ (80008c8 <CheckCommand+0x204>)
 800084e:	f006 f915 	bl	8006a7c <iprintf>
 8000852:	e002      	b.n	800085a <CheckCommand+0x196>
        } else {
            printf("Invalid username!\r\n");
 8000854:	481d      	ldr	r0, [pc, #116]	@ (80008cc <CheckCommand+0x208>)
 8000856:	f006 f979 	bl	8006b4c <puts>
        }
        return true;
 800085a:	2301      	movs	r3, #1
 800085c:	e004      	b.n	8000868 <CheckCommand+0x1a4>
    }

    printf("command not found : '%s'\r\n", cmd);
 800085e:	6879      	ldr	r1, [r7, #4]
 8000860:	481b      	ldr	r0, [pc, #108]	@ (80008d0 <CheckCommand+0x20c>)
 8000862:	f006 f90b 	bl	8006a7c <iprintf>
    return false;
 8000866:	2300      	movs	r3, #0
}
 8000868:	4618      	mov	r0, r3
 800086a:	3720      	adds	r7, #32
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	08007d7c 	.word	0x08007d7c
 8000874:	08007d84 	.word	0x08007d84
 8000878:	08007d98 	.word	0x08007d98
 800087c:	08007d9c 	.word	0x08007d9c
 8000880:	08007dd0 	.word	0x08007dd0
 8000884:	08007e08 	.word	0x08007e08
 8000888:	08007e3c 	.word	0x08007e3c
 800088c:	08007e74 	.word	0x08007e74
 8000890:	08007e94 	.word	0x08007e94
 8000894:	08007ec0 	.word	0x08007ec0
 8000898:	20000000 	.word	0x20000000
 800089c:	08007ec8 	.word	0x08007ec8
 80008a0:	08007ee0 	.word	0x08007ee0
 80008a4:	08007eec 	.word	0x08007eec
 80008a8:	08007efc 	.word	0x08007efc
 80008ac:	08007f10 	.word	0x08007f10
 80008b0:	08007f28 	.word	0x08007f28
 80008b4:	08007f34 	.word	0x08007f34
 80008b8:	08007f48 	.word	0x08007f48
 80008bc:	20000004 	.word	0x20000004
 80008c0:	08007f50 	.word	0x08007f50
 80008c4:	08007f58 	.word	0x08007f58
 80008c8:	08007f64 	.word	0x08007f64
 80008cc:	08007f7c 	.word	0x08007f7c
 80008d0:	08007f90 	.word	0x08007f90

080008d4 <HAL_GPIO_EXTI_Callback>:

//Obs≈Çuga przerwa≈Ñ
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	4603      	mov	r3, r0
 80008dc:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == B1_Pin)
 80008de:	88fb      	ldrh	r3, [r7, #6]
 80008e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008e4:	d15a      	bne.n	800099c <HAL_GPIO_EXTI_Callback+0xc8>
    {
        static uint32_t ostatni_click = 0;

        static uint8_t rng_zainicjowane = 0;

        if(HAL_GetTick() - ostatni_click < 500) return;
 80008e6:	f001 fc6b 	bl	80021c0 <HAL_GetTick>
 80008ea:	4602      	mov	r2, r0
 80008ec:	4b2d      	ldr	r3, [pc, #180]	@ (80009a4 <HAL_GPIO_EXTI_Callback+0xd0>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80008f6:	d350      	bcc.n	800099a <HAL_GPIO_EXTI_Callback+0xc6>
        ostatni_click = HAL_GetTick();
 80008f8:	f001 fc62 	bl	80021c0 <HAL_GetTick>
 80008fc:	4603      	mov	r3, r0
 80008fe:	4a29      	ldr	r2, [pc, #164]	@ (80009a4 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000900:	6013      	str	r3, [r2, #0]

        if(rng_zainicjowane == 0) {
 8000902:	4b29      	ldr	r3, [pc, #164]	@ (80009a8 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d108      	bne.n	800091c <HAL_GPIO_EXTI_Callback+0x48>
            srand(HAL_GetTick());
 800090a:	f001 fc59 	bl	80021c0 <HAL_GetTick>
 800090e:	4603      	mov	r3, r0
 8000910:	4618      	mov	r0, r3
 8000912:	f005 fe41 	bl	8006598 <srand>
            rng_zainicjowane = 1;
 8000916:	4b24      	ldr	r3, [pc, #144]	@ (80009a8 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000918:	2201      	movs	r2, #1
 800091a:	701a      	strb	r2, [r3, #0]
        }

        if(gra_aktywna == 0){
 800091c:	4b23      	ldr	r3, [pc, #140]	@ (80009ac <HAL_GPIO_EXTI_Callback+0xd8>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	b2db      	uxtb	r3, r3
 8000922:	2b00      	cmp	r3, #0
 8000924:	d13a      	bne.n	800099c <HAL_GPIO_EXTI_Callback+0xc8>
            if(credits > 0){
 8000926:	4b22      	ldr	r3, [pc, #136]	@ (80009b0 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	dd31      	ble.n	8000992 <HAL_GPIO_EXTI_Callback+0xbe>
                credits--;
 800092e:	4b20      	ldr	r3, [pc, #128]	@ (80009b0 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	3b01      	subs	r3, #1
 8000934:	4a1e      	ldr	r2, [pc, #120]	@ (80009b0 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000936:	6013      	str	r3, [r2, #0]
                brak_kasy = 0;
 8000938:	4b1e      	ldr	r3, [pc, #120]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0xe0>)
 800093a:	2200      	movs	r2, #0
 800093c:	701a      	strb	r2, [r3, #0]
                gra_aktywna = 1;
 800093e:	4b1b      	ldr	r3, [pc, #108]	@ (80009ac <HAL_GPIO_EXTI_Callback+0xd8>)
 8000940:	2201      	movs	r2, #1
 8000942:	701a      	strb	r2, [r3, #0]

                for(int i=0; i<3; i++){
 8000944:	2300      	movs	r3, #0
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	e007      	b.n	800095a <HAL_GPIO_EXTI_Callback+0x86>
                    stan_bebna[i] = 1;
 800094a:	4a1b      	ldr	r2, [pc, #108]	@ (80009b8 <HAL_GPIO_EXTI_Callback+0xe4>)
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	2101      	movs	r1, #1
 8000950:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for(int i=0; i<3; i++){
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	3301      	adds	r3, #1
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	2b02      	cmp	r3, #2
 800095e:	ddf4      	ble.n	800094a <HAL_GPIO_EXTI_Callback+0x76>
                }

                czas_startu = HAL_GetTick();
 8000960:	f001 fc2e 	bl	80021c0 <HAL_GetTick>
 8000964:	4603      	mov	r3, r0
 8000966:	4a15      	ldr	r2, [pc, #84]	@ (80009bc <HAL_GPIO_EXTI_Callback+0xe8>)
 8000968:	6013      	str	r3, [r2, #0]

                czas_trwania = (rand() % 4000) + 3000;
 800096a:	f005 fe43 	bl	80065f4 <rand>
 800096e:	4602      	mov	r2, r0
 8000970:	4b13      	ldr	r3, [pc, #76]	@ (80009c0 <HAL_GPIO_EXTI_Callback+0xec>)
 8000972:	fb83 1302 	smull	r1, r3, r3, r2
 8000976:	1219      	asrs	r1, r3, #8
 8000978:	17d3      	asrs	r3, r2, #31
 800097a:	1acb      	subs	r3, r1, r3
 800097c:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000980:	fb01 f303 	mul.w	r3, r1, r3
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 800098a:	461a      	mov	r2, r3
 800098c:	4b0d      	ldr	r3, [pc, #52]	@ (80009c4 <HAL_GPIO_EXTI_Callback+0xf0>)
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	e004      	b.n	800099c <HAL_GPIO_EXTI_Callback+0xc8>
            } else {
                brak_kasy = 1;
 8000992:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000994:	2201      	movs	r2, #1
 8000996:	701a      	strb	r2, [r3, #0]
 8000998:	e000      	b.n	800099c <HAL_GPIO_EXTI_Callback+0xc8>
        if(HAL_GetTick() - ostatni_click < 500) return;
 800099a:	bf00      	nop
            }
        }
    }
}
 800099c:	3710      	adds	r7, #16
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	200002b4 	.word	0x200002b4
 80009a8:	200002b8 	.word	0x200002b8
 80009ac:	20000270 	.word	0x20000270
 80009b0:	20000000 	.word	0x20000000
 80009b4:	2000027c 	.word	0x2000027c
 80009b8:	20000264 	.word	0x20000264
 80009bc:	20000274 	.word	0x20000274
 80009c0:	10624dd3 	.word	0x10624dd3
 80009c4:	20000278 	.word	0x20000278

080009c8 <HAL_UART_RxCpltCallback>:

//PRZERWANIE OD UART (Sterowanie)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a5e      	ldr	r2, [pc, #376]	@ (8000b50 <HAL_UART_RxCpltCallback+0x188>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	f040 80b6 	bne.w	8000b48 <HAL_UART_RxCpltCallback+0x180>
    {
        char c = (char)rx_data[0];
 80009dc:	4b5d      	ldr	r3, [pc, #372]	@ (8000b54 <HAL_UART_RxCpltCallback+0x18c>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	73bb      	strb	r3, [r7, #14]
        uint8_t is_nav_command = 0; // Flaga: czy to by≈Ç klawisz sterujƒÖcy?
 80009e2:	2300      	movs	r3, #0
 80009e4:	73fb      	strb	r3, [r7, #15]

        // 1. STEROWANIE MENU (tylko gdy nie wpisujemy ju≈º komendy)
        if (cmd_index == 0) {
 80009e6:	4b5c      	ldr	r3, [pc, #368]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d159      	bne.n	8000aa4 <HAL_UART_RxCpltCallback+0xdc>
            if (c == 'q') {
 80009f0:	7bbb      	ldrb	r3, [r7, #14]
 80009f2:	2b71      	cmp	r3, #113	@ 0x71
 80009f4:	d108      	bne.n	8000a08 <HAL_UART_RxCpltCallback+0x40>
                currentState = STATE_MENU;
 80009f6:	4b59      	ldr	r3, [pc, #356]	@ (8000b5c <HAL_UART_RxCpltCallback+0x194>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	701a      	strb	r2, [r3, #0]
                gra_aktywna = 0;
 80009fc:	4b58      	ldr	r3, [pc, #352]	@ (8000b60 <HAL_UART_RxCpltCallback+0x198>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	701a      	strb	r2, [r3, #0]
                is_nav_command = 1; // Zaznaczamy, ≈ºe obs≈Çu≈ºono jako nawigacjƒô
 8000a02:	2301      	movs	r3, #1
 8000a04:	73fb      	strb	r3, [r7, #15]
 8000a06:	e04d      	b.n	8000aa4 <HAL_UART_RxCpltCallback+0xdc>
            }
            else if (currentState == STATE_MENU) {
 8000a08:	4b54      	ldr	r3, [pc, #336]	@ (8000b5c <HAL_UART_RxCpltCallback+0x194>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d148      	bne.n	8000aa4 <HAL_UART_RxCpltCallback+0xdc>
                if (c == 'w') {
 8000a12:	7bbb      	ldrb	r3, [r7, #14]
 8000a14:	2b77      	cmp	r3, #119	@ 0x77
 8000a16:	d10e      	bne.n	8000a36 <HAL_UART_RxCpltCallback+0x6e>
                    menu_position--;
 8000a18:	4b52      	ldr	r3, [pc, #328]	@ (8000b64 <HAL_UART_RxCpltCallback+0x19c>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	3b01      	subs	r3, #1
 8000a1e:	4a51      	ldr	r2, [pc, #324]	@ (8000b64 <HAL_UART_RxCpltCallback+0x19c>)
 8000a20:	6013      	str	r3, [r2, #0]
                    if(menu_position < 0) menu_position = 3;
 8000a22:	4b50      	ldr	r3, [pc, #320]	@ (8000b64 <HAL_UART_RxCpltCallback+0x19c>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	da02      	bge.n	8000a30 <HAL_UART_RxCpltCallback+0x68>
 8000a2a:	4b4e      	ldr	r3, [pc, #312]	@ (8000b64 <HAL_UART_RxCpltCallback+0x19c>)
 8000a2c:	2203      	movs	r2, #3
 8000a2e:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000a30:	2301      	movs	r3, #1
 8000a32:	73fb      	strb	r3, [r7, #15]
 8000a34:	e036      	b.n	8000aa4 <HAL_UART_RxCpltCallback+0xdc>
                }
                else if (c == 's') {
 8000a36:	7bbb      	ldrb	r3, [r7, #14]
 8000a38:	2b73      	cmp	r3, #115	@ 0x73
 8000a3a:	d10e      	bne.n	8000a5a <HAL_UART_RxCpltCallback+0x92>
                    menu_position++;
 8000a3c:	4b49      	ldr	r3, [pc, #292]	@ (8000b64 <HAL_UART_RxCpltCallback+0x19c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	3301      	adds	r3, #1
 8000a42:	4a48      	ldr	r2, [pc, #288]	@ (8000b64 <HAL_UART_RxCpltCallback+0x19c>)
 8000a44:	6013      	str	r3, [r2, #0]
                    if(menu_position > 3) menu_position = 0;
 8000a46:	4b47      	ldr	r3, [pc, #284]	@ (8000b64 <HAL_UART_RxCpltCallback+0x19c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2b03      	cmp	r3, #3
 8000a4c:	dd02      	ble.n	8000a54 <HAL_UART_RxCpltCallback+0x8c>
 8000a4e:	4b45      	ldr	r3, [pc, #276]	@ (8000b64 <HAL_UART_RxCpltCallback+0x19c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000a54:	2301      	movs	r3, #1
 8000a56:	73fb      	strb	r3, [r7, #15]
 8000a58:	e024      	b.n	8000aa4 <HAL_UART_RxCpltCallback+0xdc>
                }
                else if (c == 'e') {
 8000a5a:	7bbb      	ldrb	r3, [r7, #14]
 8000a5c:	2b65      	cmp	r3, #101	@ 0x65
 8000a5e:	d121      	bne.n	8000aa4 <HAL_UART_RxCpltCallback+0xdc>
                    switch(menu_position) {
 8000a60:	4b40      	ldr	r3, [pc, #256]	@ (8000b64 <HAL_UART_RxCpltCallback+0x19c>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	2b03      	cmp	r3, #3
 8000a66:	d81b      	bhi.n	8000aa0 <HAL_UART_RxCpltCallback+0xd8>
 8000a68:	a201      	add	r2, pc, #4	@ (adr r2, 8000a70 <HAL_UART_RxCpltCallback+0xa8>)
 8000a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a6e:	bf00      	nop
 8000a70:	08000a81 	.word	0x08000a81
 8000a74:	08000a89 	.word	0x08000a89
 8000a78:	08000a91 	.word	0x08000a91
 8000a7c:	08000a99 	.word	0x08000a99
                        case 0: currentState = STATE_GAME; break;
 8000a80:	4b36      	ldr	r3, [pc, #216]	@ (8000b5c <HAL_UART_RxCpltCallback+0x194>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	701a      	strb	r2, [r3, #0]
 8000a86:	e00b      	b.n	8000aa0 <HAL_UART_RxCpltCallback+0xd8>
                        case 1: currentState = STATE_AUTHORS; break;
 8000a88:	4b34      	ldr	r3, [pc, #208]	@ (8000b5c <HAL_UART_RxCpltCallback+0x194>)
 8000a8a:	2202      	movs	r2, #2
 8000a8c:	701a      	strb	r2, [r3, #0]
 8000a8e:	e007      	b.n	8000aa0 <HAL_UART_RxCpltCallback+0xd8>
                        case 2: currentState = STATE_DESC; break;
 8000a90:	4b32      	ldr	r3, [pc, #200]	@ (8000b5c <HAL_UART_RxCpltCallback+0x194>)
 8000a92:	2203      	movs	r2, #3
 8000a94:	701a      	strb	r2, [r3, #0]
 8000a96:	e003      	b.n	8000aa0 <HAL_UART_RxCpltCallback+0xd8>
                        case 3: currentState = STATE_HIGHSCORES; break;
 8000a98:	4b30      	ldr	r3, [pc, #192]	@ (8000b5c <HAL_UART_RxCpltCallback+0x194>)
 8000a9a:	2204      	movs	r2, #4
 8000a9c:	701a      	strb	r2, [r3, #0]
 8000a9e:	bf00      	nop
                    }
                    is_nav_command = 1;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	73fb      	strb	r3, [r7, #15]
                }
            }
        }

        // 2. TERMINAL (Wykonujemy TYLKO je≈õli to nie by≈Ça nawigacja)
        if (is_nav_command == 0)
 8000aa4:	7bfb      	ldrb	r3, [r7, #15]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d149      	bne.n	8000b3e <HAL_UART_RxCpltCallback+0x176>
        {
            HAL_UART_Transmit(&huart2, &rx_data[0], 1, 10); // Echo znaku
 8000aaa:	230a      	movs	r3, #10
 8000aac:	2201      	movs	r2, #1
 8000aae:	4929      	ldr	r1, [pc, #164]	@ (8000b54 <HAL_UART_RxCpltCallback+0x18c>)
 8000ab0:	482d      	ldr	r0, [pc, #180]	@ (8000b68 <HAL_UART_RxCpltCallback+0x1a0>)
 8000ab2:	f004 f9d1 	bl	8004e58 <HAL_UART_Transmit>

            if (c == '\r' || c == '\n') {
 8000ab6:	7bbb      	ldrb	r3, [r7, #14]
 8000ab8:	2b0d      	cmp	r3, #13
 8000aba:	d002      	beq.n	8000ac2 <HAL_UART_RxCpltCallback+0xfa>
 8000abc:	7bbb      	ldrb	r3, [r7, #14]
 8000abe:	2b0a      	cmp	r3, #10
 8000ac0:	d11a      	bne.n	8000af8 <HAL_UART_RxCpltCallback+0x130>
                printf("\r\n"); // Nowa linia
 8000ac2:	482a      	ldr	r0, [pc, #168]	@ (8000b6c <HAL_UART_RxCpltCallback+0x1a4>)
 8000ac4:	f006 f842 	bl	8006b4c <puts>
                cmd_buffer[cmd_index] = '\0';
 8000ac8:	4b23      	ldr	r3, [pc, #140]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	461a      	mov	r2, r3
 8000ad0:	4b27      	ldr	r3, [pc, #156]	@ (8000b70 <HAL_UART_RxCpltCallback+0x1a8>)
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	5499      	strb	r1, [r3, r2]
                if (cmd_index > 0) {
 8000ad6:	4b20      	ldr	r3, [pc, #128]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d005      	beq.n	8000aec <HAL_UART_RxCpltCallback+0x124>
                    CheckCommand(cmd_buffer);
 8000ae0:	4823      	ldr	r0, [pc, #140]	@ (8000b70 <HAL_UART_RxCpltCallback+0x1a8>)
 8000ae2:	f7ff fdef 	bl	80006c4 <CheckCommand>
                    DisplayTerminalPrompt();
 8000ae6:	f7ff fddb 	bl	80006a0 <DisplayTerminalPrompt>
 8000aea:	e001      	b.n	8000af0 <HAL_UART_RxCpltCallback+0x128>
                } else {
                    DisplayTerminalPrompt();
 8000aec:	f7ff fdd8 	bl	80006a0 <DisplayTerminalPrompt>
                }
                cmd_index = 0; // Reset bufora po Enterze
 8000af0:	4b19      	ldr	r3, [pc, #100]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	701a      	strb	r2, [r3, #0]
 8000af6:	e022      	b.n	8000b3e <HAL_UART_RxCpltCallback+0x176>
            }
            else if (c == 0x08 || c == 127) { // Backspace
 8000af8:	7bbb      	ldrb	r3, [r7, #14]
 8000afa:	2b08      	cmp	r3, #8
 8000afc:	d002      	beq.n	8000b04 <HAL_UART_RxCpltCallback+0x13c>
 8000afe:	7bbb      	ldrb	r3, [r7, #14]
 8000b00:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b02:	d10c      	bne.n	8000b1e <HAL_UART_RxCpltCallback+0x156>
                if (cmd_index > 0) cmd_index--;
 8000b04:	4b14      	ldr	r3, [pc, #80]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d017      	beq.n	8000b3e <HAL_UART_RxCpltCallback+0x176>
 8000b0e:	4b12      	ldr	r3, [pc, #72]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	3b01      	subs	r3, #1
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 8000b1a:	701a      	strb	r2, [r3, #0]
 8000b1c:	e00f      	b.n	8000b3e <HAL_UART_RxCpltCallback+0x176>
            }
            else {
                if (cmd_index < CMD_BUF_SIZE) cmd_buffer[cmd_index++] = c;
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	2b27      	cmp	r3, #39	@ 0x27
 8000b26:	d80a      	bhi.n	8000b3e <HAL_UART_RxCpltCallback+0x176>
 8000b28:	4b0b      	ldr	r3, [pc, #44]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	1c5a      	adds	r2, r3, #1
 8000b30:	b2d1      	uxtb	r1, r2
 8000b32:	4a09      	ldr	r2, [pc, #36]	@ (8000b58 <HAL_UART_RxCpltCallback+0x190>)
 8000b34:	7011      	strb	r1, [r2, #0]
 8000b36:	4619      	mov	r1, r3
 8000b38:	4a0d      	ldr	r2, [pc, #52]	@ (8000b70 <HAL_UART_RxCpltCallback+0x1a8>)
 8000b3a:	7bbb      	ldrb	r3, [r7, #14]
 8000b3c:	5453      	strb	r3, [r2, r1]
            }
        }

        // Wa≈ºne: wznawiamy nas≈Çuchiwanie
        HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000b3e:	2201      	movs	r2, #1
 8000b40:	4904      	ldr	r1, [pc, #16]	@ (8000b54 <HAL_UART_RxCpltCallback+0x18c>)
 8000b42:	4809      	ldr	r0, [pc, #36]	@ (8000b68 <HAL_UART_RxCpltCallback+0x1a0>)
 8000b44:	f004 fa12 	bl	8004f6c <HAL_UART_Receive_IT>
    }
}
 8000b48:	bf00      	nop
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40004400 	.word	0x40004400
 8000b54:	20000284 	.word	0x20000284
 8000b58:	200002b1 	.word	0x200002b1
 8000b5c:	2000027d 	.word	0x2000027d
 8000b60:	20000270 	.word	0x20000270
 8000b64:	20000280 	.word	0x20000280
 8000b68:	200001dc 	.word	0x200001dc
 8000b6c:	08007d98 	.word	0x08007d98
 8000b70:	20000288 	.word	0x20000288

08000b74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b098      	sub	sp, #96	@ 0x60
 8000b78:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b7a:	f001 fab1 	bl	80020e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b7e:	f000 fb4f 	bl	8001220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b82:	f000 fc91 	bl	80014a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b86:	f000 fc5f 	bl	8001448 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000b8a:	f000 fb9b 	bl	80012c4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000b8e:	f000 fc1d 	bl	80013cc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  setvbuf(stdout, NULL, _IONBF, 0); // !!! NAPRAWA BRAKU TEKSTU
 8000b92:	4b82      	ldr	r3, [pc, #520]	@ (8000d9c <main+0x228>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	6898      	ldr	r0, [r3, #8]
 8000b98:	2300      	movs	r3, #0
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	f005 ffdd 	bl	8006b5c <setvbuf>

    char buffor[40];

    ssd1306_Init();
 8000ba2:	f000 fd8b 	bl	80016bc <ssd1306_Init>
    ssd1306_Fill(Black);
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f000 fdf2 	bl	8001790 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8000bac:	f000 fe08 	bl	80017c0 <ssd1306_UpdateScreen>

    // Wczytanie stanu konta
    credits = Flash_ReadBalance();
 8000bb0:	f7ff fd5a 	bl	8000668 <Flash_ReadBalance>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	4b79      	ldr	r3, [pc, #484]	@ (8000da0 <main+0x22c>)
 8000bba:	601a      	str	r2, [r3, #0]

    // 2. WYMUSZENIE PRIORYTETU PRZERWANIA (Naprawa zawieszania)
    // Ustawiamy priorytet UART na 2 (ni≈ºszy ni≈º zegar SysTick, kt√≥ry ma 0)
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0); // !!! NAPRAWA ZAWIESZANIA
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	2102      	movs	r1, #2
 8000bc0:	2026      	movs	r0, #38	@ 0x26
 8000bc2:	f001 fc08 	bl	80023d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000bc6:	2026      	movs	r0, #38	@ 0x26
 8000bc8:	f001 fc21 	bl	800240e <HAL_NVIC_EnableIRQ>

    // 3. Test bezpo≈õredni (≈ºeby mieƒá pewno≈õƒá, ≈ºe kabel dzia≈Ça)
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\nSYSTEM START\r\n", 14, 100);
 8000bcc:	2364      	movs	r3, #100	@ 0x64
 8000bce:	220e      	movs	r2, #14
 8000bd0:	4974      	ldr	r1, [pc, #464]	@ (8000da4 <main+0x230>)
 8000bd2:	4875      	ldr	r0, [pc, #468]	@ (8000da8 <main+0x234>)
 8000bd4:	f004 f940 	bl	8004e58 <HAL_UART_Transmit>

    // POWITANIE W TERMINALU (Teksty Kolegi)
    printf("\033[2J\033[H"); // Clear screen
 8000bd8:	4874      	ldr	r0, [pc, #464]	@ (8000dac <main+0x238>)
 8000bda:	f005 ff4f 	bl	8006a7c <iprintf>
    printf("                     CasinoOS Terminal v1.0.7 \r\n");
 8000bde:	4874      	ldr	r0, [pc, #464]	@ (8000db0 <main+0x23c>)
 8000be0:	f005 ffb4 	bl	8006b4c <puts>
    printf("            In luck we trust, in probability we pray \r\n");
 8000be4:	4873      	ldr	r0, [pc, #460]	@ (8000db4 <main+0x240>)
 8000be6:	f005 ffb1 	bl	8006b4c <puts>
    printf("------------------------------------------------------- \r\n");
 8000bea:	4873      	ldr	r0, [pc, #460]	@ (8000db8 <main+0x244>)
 8000bec:	f005 ffae 	bl	8006b4c <puts>
    printf("System status  : ONLINE \r\n");
 8000bf0:	4872      	ldr	r0, [pc, #456]	@ (8000dbc <main+0x248>)
 8000bf2:	f005 ffab 	bl	8006b4c <puts>
    printf("RNG engine     : SEEDED \r\n");
 8000bf6:	4872      	ldr	r0, [pc, #456]	@ (8000dc0 <main+0x24c>)
 8000bf8:	f005 ffa8 	bl	8006b4c <puts>
    printf("Credit balance : %06d \r\n", credits);
 8000bfc:	4b68      	ldr	r3, [pc, #416]	@ (8000da0 <main+0x22c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4619      	mov	r1, r3
 8000c02:	4870      	ldr	r0, [pc, #448]	@ (8000dc4 <main+0x250>)
 8000c04:	f005 ff3a 	bl	8006a7c <iprintf>
    printf("User access    : %s \r\n", user_name);
 8000c08:	496f      	ldr	r1, [pc, #444]	@ (8000dc8 <main+0x254>)
 8000c0a:	4870      	ldr	r0, [pc, #448]	@ (8000dcc <main+0x258>)
 8000c0c:	f005 ff36 	bl	8006a7c <iprintf>
    printf("------------------------------------------------------- \r\n");
 8000c10:	4869      	ldr	r0, [pc, #420]	@ (8000db8 <main+0x244>)
 8000c12:	f005 ff9b 	bl	8006b4c <puts>
    DisplayTerminalPrompt();
 8000c16:	f7ff fd43 	bl	80006a0 <DisplayTerminalPrompt>

    HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	496c      	ldr	r1, [pc, #432]	@ (8000dd0 <main+0x25c>)
 8000c1e:	4862      	ldr	r0, [pc, #392]	@ (8000da8 <main+0x234>)
 8000c20:	f004 f9a4 	bl	8004f6c <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ssd1306_Fill(Black);
 8000c24:	2000      	movs	r0, #0
 8000c26:	f000 fdb3 	bl	8001790 <ssd1306_Fill>

	  	  	  	        switch (currentState)
 8000c2a:	4b6a      	ldr	r3, [pc, #424]	@ (8000dd4 <main+0x260>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	2b04      	cmp	r3, #4
 8000c32:	f200 82d5 	bhi.w	80011e0 <main+0x66c>
 8000c36:	a201      	add	r2, pc, #4	@ (adr r2, 8000c3c <main+0xc8>)
 8000c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c3c:	08000c51 	.word	0x08000c51
 8000c40:	08000cf1 	.word	0x08000cf1
 8000c44:	08001131 	.word	0x08001131
 8000c48:	08001175 	.word	0x08001175
 8000c4c:	0800118d 	.word	0x0800118d
	  	  	  	        {

	  	  	  	            case STATE_MENU:
	  	  	  	                ssd1306_SetCursor(20, 0);
 8000c50:	2100      	movs	r1, #0
 8000c52:	2014      	movs	r0, #20
 8000c54:	f000 fee6 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString("MALE LAS VEGAS", Font_7x10, White);
 8000c58:	4b5f      	ldr	r3, [pc, #380]	@ (8000dd8 <main+0x264>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	9200      	str	r2, [sp, #0]
 8000c5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c60:	485e      	ldr	r0, [pc, #376]	@ (8000ddc <main+0x268>)
 8000c62:	f000 feb9 	bl	80019d8 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(10, 15);
 8000c66:	210f      	movs	r1, #15
 8000c68:	200a      	movs	r0, #10
 8000c6a:	f000 fedb 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString(menu_position == 0 ? "> 1. Gra" : "  1. Gra", Font_6x8, White);
 8000c6e:	4b5c      	ldr	r3, [pc, #368]	@ (8000de0 <main+0x26c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d101      	bne.n	8000c7a <main+0x106>
 8000c76:	485b      	ldr	r0, [pc, #364]	@ (8000de4 <main+0x270>)
 8000c78:	e000      	b.n	8000c7c <main+0x108>
 8000c7a:	485b      	ldr	r0, [pc, #364]	@ (8000de8 <main+0x274>)
 8000c7c:	4b5b      	ldr	r3, [pc, #364]	@ (8000dec <main+0x278>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	9200      	str	r2, [sp, #0]
 8000c82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c84:	f000 fea8 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(10, 25);
 8000c88:	2119      	movs	r1, #25
 8000c8a:	200a      	movs	r0, #10
 8000c8c:	f000 feca 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString(menu_position == 1 ? "> 2. Autorzy" : "  2. Autorzy", Font_6x8, White);
 8000c90:	4b53      	ldr	r3, [pc, #332]	@ (8000de0 <main+0x26c>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d101      	bne.n	8000c9c <main+0x128>
 8000c98:	4855      	ldr	r0, [pc, #340]	@ (8000df0 <main+0x27c>)
 8000c9a:	e000      	b.n	8000c9e <main+0x12a>
 8000c9c:	4855      	ldr	r0, [pc, #340]	@ (8000df4 <main+0x280>)
 8000c9e:	4b53      	ldr	r3, [pc, #332]	@ (8000dec <main+0x278>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	9200      	str	r2, [sp, #0]
 8000ca4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ca6:	f000 fe97 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(10, 35);
 8000caa:	2123      	movs	r1, #35	@ 0x23
 8000cac:	200a      	movs	r0, #10
 8000cae:	f000 feb9 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString(menu_position == 2 ? "> 3. Opis" : "  3. Opis", Font_6x8, White);
 8000cb2:	4b4b      	ldr	r3, [pc, #300]	@ (8000de0 <main+0x26c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d101      	bne.n	8000cbe <main+0x14a>
 8000cba:	484f      	ldr	r0, [pc, #316]	@ (8000df8 <main+0x284>)
 8000cbc:	e000      	b.n	8000cc0 <main+0x14c>
 8000cbe:	484f      	ldr	r0, [pc, #316]	@ (8000dfc <main+0x288>)
 8000cc0:	4b4a      	ldr	r3, [pc, #296]	@ (8000dec <main+0x278>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	9200      	str	r2, [sp, #0]
 8000cc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cc8:	f000 fe86 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(10, 45);
 8000ccc:	212d      	movs	r1, #45	@ 0x2d
 8000cce:	200a      	movs	r0, #10
 8000cd0:	f000 fea8 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString(menu_position == 3 ? "> 4. Uzytkownicy" : "  4. Uzytkownicy", Font_6x8, White);
 8000cd4:	4b42      	ldr	r3, [pc, #264]	@ (8000de0 <main+0x26c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b03      	cmp	r3, #3
 8000cda:	d101      	bne.n	8000ce0 <main+0x16c>
 8000cdc:	4848      	ldr	r0, [pc, #288]	@ (8000e00 <main+0x28c>)
 8000cde:	e000      	b.n	8000ce2 <main+0x16e>
 8000ce0:	4848      	ldr	r0, [pc, #288]	@ (8000e04 <main+0x290>)
 8000ce2:	4b42      	ldr	r3, [pc, #264]	@ (8000dec <main+0x278>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	9200      	str	r2, [sp, #0]
 8000ce8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cea:	f000 fe75 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                break;
 8000cee:	e277      	b.n	80011e0 <main+0x66c>

	  	  	  	            case STATE_GAME:
	  	  	  	                ssd1306_SetCursor(0, 0);
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f000 fe96 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                sprintf(buffor, "Kredyty: %d", credits);
 8000cf8:	4b29      	ldr	r3, [pc, #164]	@ (8000da0 <main+0x22c>)
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	4942      	ldr	r1, [pc, #264]	@ (8000e08 <main+0x294>)
 8000d00:	4618      	mov	r0, r3
 8000d02:	f005 ffdf 	bl	8006cc4 <siprintf>
	  	  	  	                ssd1306_WriteString(buffor, Font_6x8, White);
 8000d06:	4b39      	ldr	r3, [pc, #228]	@ (8000dec <main+0x278>)
 8000d08:	1d38      	adds	r0, r7, #4
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	9200      	str	r2, [sp, #0]
 8000d0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d10:	f000 fe62 	bl	80019d8 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(80, 0);
 8000d14:	2100      	movs	r1, #0
 8000d16:	2050      	movs	r0, #80	@ 0x50
 8000d18:	f000 fe84 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString("[q]Exit", Font_6x8, White);
 8000d1c:	4b33      	ldr	r3, [pc, #204]	@ (8000dec <main+0x278>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	9200      	str	r2, [sp, #0]
 8000d22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d24:	4839      	ldr	r0, [pc, #228]	@ (8000e0c <main+0x298>)
 8000d26:	f000 fe57 	bl	80019d8 <ssd1306_WriteString>

	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 15, White); }
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8000d2e:	e009      	b.n	8000d44 <main+0x1d0>
 8000d30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	2201      	movs	r2, #1
 8000d36:	210f      	movs	r1, #15
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f000 fd69 	bl	8001810 <ssd1306_DrawPixel>
 8000d3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d40:	3301      	adds	r3, #1
 8000d42:	657b      	str	r3, [r7, #84]	@ 0x54
 8000d44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d46:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d48:	ddf2      	ble.n	8000d30 <main+0x1bc>
	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 48, White); }
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8000d4e:	e009      	b.n	8000d64 <main+0x1f0>
 8000d50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2201      	movs	r2, #1
 8000d56:	2130      	movs	r1, #48	@ 0x30
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f000 fd59 	bl	8001810 <ssd1306_DrawPixel>
 8000d5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d60:	3301      	adds	r3, #1
 8000d62:	653b      	str	r3, [r7, #80]	@ 0x50
 8000d64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d66:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d68:	ddf2      	ble.n	8000d50 <main+0x1dc>
	  	  	  	                ssd1306_SetCursor(0, 27);   ssd1306_WriteString(">", Font_7x10, White);
 8000d6a:	211b      	movs	r1, #27
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	f000 fe59 	bl	8001a24 <ssd1306_SetCursor>
 8000d72:	4b19      	ldr	r3, [pc, #100]	@ (8000dd8 <main+0x264>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	9200      	str	r2, [sp, #0]
 8000d78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d7a:	4825      	ldr	r0, [pc, #148]	@ (8000e10 <main+0x29c>)
 8000d7c:	f000 fe2c 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(120, 27); ssd1306_WriteString("<", Font_7x10, White);
 8000d80:	211b      	movs	r1, #27
 8000d82:	2078      	movs	r0, #120	@ 0x78
 8000d84:	f000 fe4e 	bl	8001a24 <ssd1306_SetCursor>
 8000d88:	4b13      	ldr	r3, [pc, #76]	@ (8000dd8 <main+0x264>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	9200      	str	r2, [sp, #0]
 8000d8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d90:	4820      	ldr	r0, [pc, #128]	@ (8000e14 <main+0x2a0>)
 8000d92:	f000 fe21 	bl	80019d8 <ssd1306_WriteString>

	  	  	  	                for(int i=0; i < 3; i++){
 8000d96:	2300      	movs	r3, #0
 8000d98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000d9a:	e0e4      	b.n	8000f66 <main+0x3f2>
 8000d9c:	200000b8 	.word	0x200000b8
 8000da0:	20000000 	.word	0x20000000
 8000da4:	08007fac 	.word	0x08007fac
 8000da8:	200001dc 	.word	0x200001dc
 8000dac:	08007fc0 	.word	0x08007fc0
 8000db0:	08007fc8 	.word	0x08007fc8
 8000db4:	08007ff8 	.word	0x08007ff8
 8000db8:	08008030 	.word	0x08008030
 8000dbc:	0800806c 	.word	0x0800806c
 8000dc0:	08008088 	.word	0x08008088
 8000dc4:	080080a4 	.word	0x080080a4
 8000dc8:	20000004 	.word	0x20000004
 8000dcc:	080080c0 	.word	0x080080c0
 8000dd0:	20000284 	.word	0x20000284
 8000dd4:	2000027d 	.word	0x2000027d
 8000dd8:	08009cc8 	.word	0x08009cc8
 8000ddc:	080080d8 	.word	0x080080d8
 8000de0:	20000280 	.word	0x20000280
 8000de4:	080080e8 	.word	0x080080e8
 8000de8:	080080f4 	.word	0x080080f4
 8000dec:	08009cbc 	.word	0x08009cbc
 8000df0:	08008100 	.word	0x08008100
 8000df4:	08008110 	.word	0x08008110
 8000df8:	08008120 	.word	0x08008120
 8000dfc:	0800812c 	.word	0x0800812c
 8000e00:	08008138 	.word	0x08008138
 8000e04:	0800814c 	.word	0x0800814c
 8000e08:	08008160 	.word	0x08008160
 8000e0c:	0800816c 	.word	0x0800816c
 8000e10:	08008174 	.word	0x08008174
 8000e14:	08008178 	.word	0x08008178
	  	  	  	                    if(stan_bebna[i] == 1){
 8000e18:	4aa5      	ldr	r2, [pc, #660]	@ (80010b0 <main+0x53c>)
 8000e1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d161      	bne.n	8000ee8 <main+0x374>
	  	  	  	                        uint32_t dodatkowe_opoznienie = i * 1000;
 8000e24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e2a:	fb02 f303 	mul.w	r3, r2, r3
 8000e2e:	637b      	str	r3, [r7, #52]	@ 0x34
	  	  	  	                        if(HAL_GetTick() - czas_startu > (czas_trwania + dodatkowe_opoznienie)){
 8000e30:	f001 f9c6 	bl	80021c0 <HAL_GetTick>
 8000e34:	4602      	mov	r2, r0
 8000e36:	4b9f      	ldr	r3, [pc, #636]	@ (80010b4 <main+0x540>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	1ad2      	subs	r2, r2, r3
 8000e3c:	4b9e      	ldr	r3, [pc, #632]	@ (80010b8 <main+0x544>)
 8000e3e:	6819      	ldr	r1, [r3, #0]
 8000e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e42:	440b      	add	r3, r1
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d90c      	bls.n	8000e62 <main+0x2ee>
	  	  	  	                            if(beben[i].pixel_offset == 0){
 8000e48:	4a9c      	ldr	r2, [pc, #624]	@ (80010bc <main+0x548>)
 8000e4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e4c:	011b      	lsls	r3, r3, #4
 8000e4e:	4413      	add	r3, r2
 8000e50:	3308      	adds	r3, #8
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d104      	bne.n	8000e62 <main+0x2ee>
	  	  	  	                                stan_bebna[i] = 0;
 8000e58:	4a95      	ldr	r2, [pc, #596]	@ (80010b0 <main+0x53c>)
 8000e5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                        if(stan_bebna[i] == 1) {
 8000e62:	4a93      	ldr	r2, [pc, #588]	@ (80010b0 <main+0x53c>)
 8000e64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d13c      	bne.n	8000ee8 <main+0x374>
	  	  	  	                            beben[i].pixel_offset += speed;
 8000e6e:	4a93      	ldr	r2, [pc, #588]	@ (80010bc <main+0x548>)
 8000e70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e72:	011b      	lsls	r3, r3, #4
 8000e74:	4413      	add	r3, r2
 8000e76:	3308      	adds	r3, #8
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	4b91      	ldr	r3, [pc, #580]	@ (80010c0 <main+0x54c>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	441a      	add	r2, r3
 8000e80:	498e      	ldr	r1, [pc, #568]	@ (80010bc <main+0x548>)
 8000e82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e84:	011b      	lsls	r3, r3, #4
 8000e86:	440b      	add	r3, r1
 8000e88:	3308      	adds	r3, #8
 8000e8a:	601a      	str	r2, [r3, #0]
	  	  	  	                            if(beben[i].pixel_offset >= 32){
 8000e8c:	4a8b      	ldr	r2, [pc, #556]	@ (80010bc <main+0x548>)
 8000e8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e90:	011b      	lsls	r3, r3, #4
 8000e92:	4413      	add	r3, r2
 8000e94:	3308      	adds	r3, #8
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b1f      	cmp	r3, #31
 8000e9a:	dd25      	ble.n	8000ee8 <main+0x374>
	  	  	  	                                beben[i].pixel_offset = 0;
 8000e9c:	4a87      	ldr	r2, [pc, #540]	@ (80010bc <main+0x548>)
 8000e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ea0:	011b      	lsls	r3, r3, #4
 8000ea2:	4413      	add	r3, r2
 8000ea4:	3308      	adds	r3, #8
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
	  	  	  	                                beben[i].obecny_symbol = beben[i].nas_symbol;
 8000eaa:	4a84      	ldr	r2, [pc, #528]	@ (80010bc <main+0x548>)
 8000eac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eae:	011b      	lsls	r3, r3, #4
 8000eb0:	4413      	add	r3, r2
 8000eb2:	3304      	adds	r3, #4
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4981      	ldr	r1, [pc, #516]	@ (80010bc <main+0x548>)
 8000eb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eba:	011b      	lsls	r3, r3, #4
 8000ebc:	440b      	add	r3, r1
 8000ebe:	601a      	str	r2, [r3, #0]
	  	  	  	                                beben[i].nas_symbol = rand() % 7;
 8000ec0:	f005 fb98 	bl	80065f4 <rand>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	4b7f      	ldr	r3, [pc, #508]	@ (80010c4 <main+0x550>)
 8000ec8:	fb83 1302 	smull	r1, r3, r3, r2
 8000ecc:	4413      	add	r3, r2
 8000ece:	1099      	asrs	r1, r3, #2
 8000ed0:	17d3      	asrs	r3, r2, #31
 8000ed2:	1ac9      	subs	r1, r1, r3
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	00db      	lsls	r3, r3, #3
 8000ed8:	1a5b      	subs	r3, r3, r1
 8000eda:	1ad1      	subs	r1, r2, r3
 8000edc:	4a77      	ldr	r2, [pc, #476]	@ (80010bc <main+0x548>)
 8000ede:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ee0:	011b      	lsls	r3, r3, #4
 8000ee2:	4413      	add	r3, r2
 8000ee4:	3304      	adds	r3, #4
 8000ee6:	6019      	str	r1, [r3, #0]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                    }
	  	  	  	                    int symbol_obecny_y = beben[i].pixel_offset + 16;
 8000ee8:	4a74      	ldr	r2, [pc, #464]	@ (80010bc <main+0x548>)
 8000eea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eec:	011b      	lsls	r3, r3, #4
 8000eee:	4413      	add	r3, r2
 8000ef0:	3308      	adds	r3, #8
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	3310      	adds	r3, #16
 8000ef6:	633b      	str	r3, [r7, #48]	@ 0x30
	  	  	  	                    int symbol_nastepny_y = symbol_obecny_y - 32;
 8000ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000efa:	3b20      	subs	r3, #32
 8000efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  	  	  	                    ssd1306_DrawBitmap(beben[i].x_poz, symbol_obecny_y, epd_bitmap_allArray[beben[i].obecny_symbol], 32, 32, White);
 8000efe:	4a6f      	ldr	r2, [pc, #444]	@ (80010bc <main+0x548>)
 8000f00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f02:	011b      	lsls	r3, r3, #4
 8000f04:	4413      	add	r3, r2
 8000f06:	330c      	adds	r3, #12
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	b2d8      	uxtb	r0, r3
 8000f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f0e:	b2d9      	uxtb	r1, r3
 8000f10:	4a6a      	ldr	r2, [pc, #424]	@ (80010bc <main+0x548>)
 8000f12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f14:	011b      	lsls	r3, r3, #4
 8000f16:	4413      	add	r3, r2
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a6b      	ldr	r2, [pc, #428]	@ (80010c8 <main+0x554>)
 8000f1c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f20:	2301      	movs	r3, #1
 8000f22:	9301      	str	r3, [sp, #4]
 8000f24:	2320      	movs	r3, #32
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2320      	movs	r3, #32
 8000f2a:	f000 fde1 	bl	8001af0 <ssd1306_DrawBitmap>
	  	  	  	                    ssd1306_DrawBitmap(beben[i].x_poz, symbol_nastepny_y, epd_bitmap_allArray[beben[i].nas_symbol], 32, 32, White);
 8000f2e:	4a63      	ldr	r2, [pc, #396]	@ (80010bc <main+0x548>)
 8000f30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f32:	011b      	lsls	r3, r3, #4
 8000f34:	4413      	add	r3, r2
 8000f36:	330c      	adds	r3, #12
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	b2d8      	uxtb	r0, r3
 8000f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f3e:	b2d9      	uxtb	r1, r3
 8000f40:	4a5e      	ldr	r2, [pc, #376]	@ (80010bc <main+0x548>)
 8000f42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f44:	011b      	lsls	r3, r3, #4
 8000f46:	4413      	add	r3, r2
 8000f48:	3304      	adds	r3, #4
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a5e      	ldr	r2, [pc, #376]	@ (80010c8 <main+0x554>)
 8000f4e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f52:	2301      	movs	r3, #1
 8000f54:	9301      	str	r3, [sp, #4]
 8000f56:	2320      	movs	r3, #32
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	2320      	movs	r3, #32
 8000f5c:	f000 fdc8 	bl	8001af0 <ssd1306_DrawBitmap>
	  	  	  	                for(int i=0; i < 3; i++){
 8000f60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f62:	3301      	adds	r3, #1
 8000f64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000f66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	f77f af55 	ble.w	8000e18 <main+0x2a4>
	  	  	  	                }

	  	  	  	                if(gra_aktywna == 1 && stan_bebna[0] == 0 && stan_bebna[1] == 0 && stan_bebna[2] == 0 && brak_kasy == 0){
 8000f6e:	4b57      	ldr	r3, [pc, #348]	@ (80010cc <main+0x558>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	f040 80b7 	bne.w	80010e8 <main+0x574>
 8000f7a:	4b4d      	ldr	r3, [pc, #308]	@ (80010b0 <main+0x53c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	f040 80b2 	bne.w	80010e8 <main+0x574>
 8000f84:	4b4a      	ldr	r3, [pc, #296]	@ (80010b0 <main+0x53c>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	f040 80ad 	bne.w	80010e8 <main+0x574>
 8000f8e:	4b48      	ldr	r3, [pc, #288]	@ (80010b0 <main+0x53c>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	f040 80a8 	bne.w	80010e8 <main+0x574>
 8000f98:	4b4d      	ldr	r3, [pc, #308]	@ (80010d0 <main+0x55c>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f040 80a2 	bne.w	80010e8 <main+0x574>
	  	  	  	                    int s0 = beben[0].obecny_symbol;
 8000fa4:	4b45      	ldr	r3, [pc, #276]	@ (80010bc <main+0x548>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	647b      	str	r3, [r7, #68]	@ 0x44
	  	  	  	                    int s1 = beben[1].obecny_symbol;
 8000faa:	4b44      	ldr	r3, [pc, #272]	@ (80010bc <main+0x548>)
 8000fac:	691b      	ldr	r3, [r3, #16]
 8000fae:	643b      	str	r3, [r7, #64]	@ 0x40
	  	  	  	                    int s2 = beben[2].obecny_symbol;
 8000fb0:	4b42      	ldr	r3, [pc, #264]	@ (80010bc <main+0x548>)
 8000fb2:	6a1b      	ldr	r3, [r3, #32]
 8000fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  	  	  	                    int wygrana_kasa = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	64bb      	str	r3, [r7, #72]	@ 0x48

	  	  	  	                    if(s0 == s1 && s1 == s2) wygrana_kasa = symbols_credits[s0];
 8000fba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d109      	bne.n	8000fd6 <main+0x462>
 8000fc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000fc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d105      	bne.n	8000fd6 <main+0x462>
 8000fca:	4a42      	ldr	r2, [pc, #264]	@ (80010d4 <main+0x560>)
 8000fcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000fd4:	e02b      	b.n	800102e <main+0x4ba>
	  	  	  	                    else if(s0 == s1) wygrana_kasa = (symbols_credits[s0])/3;
 8000fd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000fd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d10a      	bne.n	8000ff4 <main+0x480>
 8000fde:	4a3d      	ldr	r2, [pc, #244]	@ (80010d4 <main+0x560>)
 8000fe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fe6:	4a3c      	ldr	r2, [pc, #240]	@ (80010d8 <main+0x564>)
 8000fe8:	fb82 1203 	smull	r1, r2, r2, r3
 8000fec:	17db      	asrs	r3, r3, #31
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000ff2:	e01c      	b.n	800102e <main+0x4ba>
	  	  	  	                    else if(s1 == s2) wygrana_kasa = (symbols_credits[s1])/3;
 8000ff4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d10a      	bne.n	8001012 <main+0x49e>
 8000ffc:	4a35      	ldr	r2, [pc, #212]	@ (80010d4 <main+0x560>)
 8000ffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001004:	4a34      	ldr	r2, [pc, #208]	@ (80010d8 <main+0x564>)
 8001006:	fb82 1203 	smull	r1, r2, r2, r3
 800100a:	17db      	asrs	r3, r3, #31
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001010:	e00d      	b.n	800102e <main+0x4ba>
	  	  	  	                    else if(s0 == s2) wygrana_kasa = (symbols_credits[s0])/3;
 8001012:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001014:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001016:	429a      	cmp	r2, r3
 8001018:	d109      	bne.n	800102e <main+0x4ba>
 800101a:	4a2e      	ldr	r2, [pc, #184]	@ (80010d4 <main+0x560>)
 800101c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800101e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001022:	4a2d      	ldr	r2, [pc, #180]	@ (80010d8 <main+0x564>)
 8001024:	fb82 1203 	smull	r1, r2, r2, r3
 8001028:	17db      	asrs	r3, r3, #31
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	64bb      	str	r3, [r7, #72]	@ 0x48

	  	  	  	                    if(wygrana_kasa > 0){
 800102e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001030:	2b00      	cmp	r3, #0
 8001032:	dd33      	ble.n	800109c <main+0x528>
	  	  	  	                        credits += wygrana_kasa;
 8001034:	4b29      	ldr	r3, [pc, #164]	@ (80010dc <main+0x568>)
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800103a:	4413      	add	r3, r2
 800103c:	4a27      	ldr	r2, [pc, #156]	@ (80010dc <main+0x568>)
 800103e:	6013      	str	r3, [r2, #0]
	  	  	  	                        Flash_WriteBalance(credits);
 8001040:	4b26      	ldr	r3, [pc, #152]	@ (80010dc <main+0x568>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fad3 	bl	80005f0 <Flash_WriteBalance>
	  	  	  	                        ssd1306_FillRectangle(10, 18, 108, 48, White);
 800104a:	2301      	movs	r3, #1
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	2330      	movs	r3, #48	@ 0x30
 8001050:	226c      	movs	r2, #108	@ 0x6c
 8001052:	2112      	movs	r1, #18
 8001054:	200a      	movs	r0, #10
 8001056:	f000 fcfd 	bl	8001a54 <ssd1306_FillRectangle>
	  	  	  	                        sprintf(buffor,"WIN %d", wygrana_kasa );
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800105e:	4920      	ldr	r1, [pc, #128]	@ (80010e0 <main+0x56c>)
 8001060:	4618      	mov	r0, r3
 8001062:	f005 fe2f 	bl	8006cc4 <siprintf>
	  	  	  	                        int x_pos = (wygrana_kasa > 99) ? 25 : 35;
 8001066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001068:	2b63      	cmp	r3, #99	@ 0x63
 800106a:	dd01      	ble.n	8001070 <main+0x4fc>
 800106c:	2319      	movs	r3, #25
 800106e:	e000      	b.n	8001072 <main+0x4fe>
 8001070:	2323      	movs	r3, #35	@ 0x23
 8001072:	63bb      	str	r3, [r7, #56]	@ 0x38
	  	  	  	                        ssd1306_SetCursor(x_pos, 28);
 8001074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001076:	b2db      	uxtb	r3, r3
 8001078:	211c      	movs	r1, #28
 800107a:	4618      	mov	r0, r3
 800107c:	f000 fcd2 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                        ssd1306_WriteString(buffor, Font_11x18, Black);
 8001080:	4b18      	ldr	r3, [pc, #96]	@ (80010e4 <main+0x570>)
 8001082:	1d38      	adds	r0, r7, #4
 8001084:	2200      	movs	r2, #0
 8001086:	9200      	str	r2, [sp, #0]
 8001088:	cb0e      	ldmia	r3, {r1, r2, r3}
 800108a:	f000 fca5 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                        ssd1306_UpdateScreen();
 800108e:	f000 fb97 	bl	80017c0 <ssd1306_UpdateScreen>
	  	  	  	                        HAL_Delay(2500);
 8001092:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001096:	f001 f89f 	bl	80021d8 <HAL_Delay>
 800109a:	e003      	b.n	80010a4 <main+0x530>
	  	  	  	                    } else {
	  	  	  	                        HAL_Delay(500);
 800109c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010a0:	f001 f89a 	bl	80021d8 <HAL_Delay>
	  	  	  	                    }
	  	  	  	                    gra_aktywna = 0;
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <main+0x558>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
	  	  	  	                if(gra_aktywna == 1 && stan_bebna[0] == 0 && stan_bebna[1] == 0 && stan_bebna[2] == 0 && brak_kasy == 0){
 80010aa:	bf00      	nop
	  	  	  	                    ssd1306_SetCursor(25, 22);
	  	  	  	                    ssd1306_WriteString("BRAK KASY!", Font_7x10, Black);
	  	  	  	                    ssd1306_SetCursor(20, 35);
	  	  	  	                    ssd1306_WriteString("Wplac monete", Font_6x8, Black);
	  	  	  	                }
	  	  	  	                break;
 80010ac:	e097      	b.n	80011de <main+0x66a>
 80010ae:	bf00      	nop
 80010b0:	20000264 	.word	0x20000264
 80010b4:	20000274 	.word	0x20000274
 80010b8:	20000278 	.word	0x20000278
 80010bc:	20000034 	.word	0x20000034
 80010c0:	20000030 	.word	0x20000030
 80010c4:	92492493 	.word	0x92492493
 80010c8:	20000064 	.word	0x20000064
 80010cc:	20000270 	.word	0x20000270
 80010d0:	2000027c 	.word	0x2000027c
 80010d4:	20000014 	.word	0x20000014
 80010d8:	55555556 	.word	0x55555556
 80010dc:	20000000 	.word	0x20000000
 80010e0:	0800817c 	.word	0x0800817c
 80010e4:	08009cd4 	.word	0x08009cd4
	  	  	  	                else if(brak_kasy == 1){
 80010e8:	4b3f      	ldr	r3, [pc, #252]	@ (80011e8 <main+0x674>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d175      	bne.n	80011de <main+0x66a>
	  	  	  	                    ssd1306_FillRectangle(10, 18, 108, 32, White);
 80010f2:	2301      	movs	r3, #1
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2320      	movs	r3, #32
 80010f8:	226c      	movs	r2, #108	@ 0x6c
 80010fa:	2112      	movs	r1, #18
 80010fc:	200a      	movs	r0, #10
 80010fe:	f000 fca9 	bl	8001a54 <ssd1306_FillRectangle>
	  	  	  	                    ssd1306_SetCursor(25, 22);
 8001102:	2116      	movs	r1, #22
 8001104:	2019      	movs	r0, #25
 8001106:	f000 fc8d 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("BRAK KASY!", Font_7x10, Black);
 800110a:	4b38      	ldr	r3, [pc, #224]	@ (80011ec <main+0x678>)
 800110c:	2200      	movs	r2, #0
 800110e:	9200      	str	r2, [sp, #0]
 8001110:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001112:	4837      	ldr	r0, [pc, #220]	@ (80011f0 <main+0x67c>)
 8001114:	f000 fc60 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                    ssd1306_SetCursor(20, 35);
 8001118:	2123      	movs	r1, #35	@ 0x23
 800111a:	2014      	movs	r0, #20
 800111c:	f000 fc82 	bl	8001a24 <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("Wplac monete", Font_6x8, Black);
 8001120:	4b34      	ldr	r3, [pc, #208]	@ (80011f4 <main+0x680>)
 8001122:	2200      	movs	r2, #0
 8001124:	9200      	str	r2, [sp, #0]
 8001126:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001128:	4833      	ldr	r0, [pc, #204]	@ (80011f8 <main+0x684>)
 800112a:	f000 fc55 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                break;
 800112e:	e056      	b.n	80011de <main+0x66a>

	  	  	  	            case STATE_AUTHORS:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("AUTORZY:", Font_7x10, White);
 8001130:	2100      	movs	r1, #0
 8001132:	2000      	movs	r0, #0
 8001134:	f000 fc76 	bl	8001a24 <ssd1306_SetCursor>
 8001138:	4b2c      	ldr	r3, [pc, #176]	@ (80011ec <main+0x678>)
 800113a:	2201      	movs	r2, #1
 800113c:	9200      	str	r2, [sp, #0]
 800113e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001140:	482e      	ldr	r0, [pc, #184]	@ (80011fc <main+0x688>)
 8001142:	f000 fc49 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString("- Jakub Matusiewicz", Font_6x8, White);
 8001146:	2114      	movs	r1, #20
 8001148:	2000      	movs	r0, #0
 800114a:	f000 fc6b 	bl	8001a24 <ssd1306_SetCursor>
 800114e:	4b29      	ldr	r3, [pc, #164]	@ (80011f4 <main+0x680>)
 8001150:	2201      	movs	r2, #1
 8001152:	9200      	str	r2, [sp, #0]
 8001154:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001156:	482a      	ldr	r0, [pc, #168]	@ (8001200 <main+0x68c>)
 8001158:	f000 fc3e 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("- Mateusz Treda", Font_6x8, White);
 800115c:	211e      	movs	r1, #30
 800115e:	2000      	movs	r0, #0
 8001160:	f000 fc60 	bl	8001a24 <ssd1306_SetCursor>
 8001164:	4b23      	ldr	r3, [pc, #140]	@ (80011f4 <main+0x680>)
 8001166:	2201      	movs	r2, #1
 8001168:	9200      	str	r2, [sp, #0]
 800116a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800116c:	4825      	ldr	r0, [pc, #148]	@ (8001204 <main+0x690>)
 800116e:	f000 fc33 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                break;
 8001172:	e035      	b.n	80011e0 <main+0x66c>

	  	  	  	            case STATE_DESC:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Opis gry...", Font_6x8, White);
 8001174:	2100      	movs	r1, #0
 8001176:	2000      	movs	r0, #0
 8001178:	f000 fc54 	bl	8001a24 <ssd1306_SetCursor>
 800117c:	4b1d      	ldr	r3, [pc, #116]	@ (80011f4 <main+0x680>)
 800117e:	2201      	movs	r2, #1
 8001180:	9200      	str	r2, [sp, #0]
 8001182:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001184:	4820      	ldr	r0, [pc, #128]	@ (8001208 <main+0x694>)
 8001186:	f000 fc27 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                break;
 800118a:	e029      	b.n	80011e0 <main+0x66c>

	  	  	  	            case STATE_HIGHSCORES:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("WYNIKI:", Font_7x10, White);
 800118c:	2100      	movs	r1, #0
 800118e:	2000      	movs	r0, #0
 8001190:	f000 fc48 	bl	8001a24 <ssd1306_SetCursor>
 8001194:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <main+0x678>)
 8001196:	2201      	movs	r2, #1
 8001198:	9200      	str	r2, [sp, #0]
 800119a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800119c:	481b      	ldr	r0, [pc, #108]	@ (800120c <main+0x698>)
 800119e:	f000 fc1b 	bl	80019d8 <ssd1306_WriteString>

	  	  	  	                sprintf(buffor, "1. %s - %d", user_name, credits);
 80011a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001210 <main+0x69c>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	1d38      	adds	r0, r7, #4
 80011a8:	4a1a      	ldr	r2, [pc, #104]	@ (8001214 <main+0x6a0>)
 80011aa:	491b      	ldr	r1, [pc, #108]	@ (8001218 <main+0x6a4>)
 80011ac:	f005 fd8a 	bl	8006cc4 <siprintf>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString(buffor, Font_6x8, White);
 80011b0:	2114      	movs	r1, #20
 80011b2:	2000      	movs	r0, #0
 80011b4:	f000 fc36 	bl	8001a24 <ssd1306_SetCursor>
 80011b8:	4b0e      	ldr	r3, [pc, #56]	@ (80011f4 <main+0x680>)
 80011ba:	1d38      	adds	r0, r7, #4
 80011bc:	2201      	movs	r2, #1
 80011be:	9200      	str	r2, [sp, #0]
 80011c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011c2:	f000 fc09 	bl	80019d8 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("2. KASYNO - 1 MLN", Font_6x8, White);
 80011c6:	211e      	movs	r1, #30
 80011c8:	2000      	movs	r0, #0
 80011ca:	f000 fc2b 	bl	8001a24 <ssd1306_SetCursor>
 80011ce:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <main+0x680>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	9200      	str	r2, [sp, #0]
 80011d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011d6:	4811      	ldr	r0, [pc, #68]	@ (800121c <main+0x6a8>)
 80011d8:	f000 fbfe 	bl	80019d8 <ssd1306_WriteString>
	  	  	  	                break;
 80011dc:	e000      	b.n	80011e0 <main+0x66c>
	  	  	  	                break;
 80011de:	bf00      	nop
	  	  	  	        }

	  	  	  	        ssd1306_UpdateScreen();
 80011e0:	f000 faee 	bl	80017c0 <ssd1306_UpdateScreen>
	  ssd1306_Fill(Black);
 80011e4:	e51e      	b.n	8000c24 <main+0xb0>
 80011e6:	bf00      	nop
 80011e8:	2000027c 	.word	0x2000027c
 80011ec:	08009cc8 	.word	0x08009cc8
 80011f0:	08008184 	.word	0x08008184
 80011f4:	08009cbc 	.word	0x08009cbc
 80011f8:	08008190 	.word	0x08008190
 80011fc:	080081a0 	.word	0x080081a0
 8001200:	080081ac 	.word	0x080081ac
 8001204:	080081c0 	.word	0x080081c0
 8001208:	080081d0 	.word	0x080081d0
 800120c:	080081dc 	.word	0x080081dc
 8001210:	20000000 	.word	0x20000000
 8001214:	20000004 	.word	0x20000004
 8001218:	080081e4 	.word	0x080081e4
 800121c:	080081f0 	.word	0x080081f0

08001220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b096      	sub	sp, #88	@ 0x58
 8001224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	2244      	movs	r2, #68	@ 0x44
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f005 fe5c 	bl	8006eec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001234:	463b      	mov	r3, r7
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001242:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001246:	f001 ff29 	bl	800309c <HAL_PWREx_ControlVoltageScaling>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001250:	f000 f9c2 	bl	80015d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001254:	2302      	movs	r3, #2
 8001256:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001258:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800125c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800125e:	2310      	movs	r3, #16
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001262:	2302      	movs	r3, #2
 8001264:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001266:	2302      	movs	r3, #2
 8001268:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800126a:	2301      	movs	r3, #1
 800126c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800126e:	230a      	movs	r3, #10
 8001270:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001272:	2307      	movs	r3, #7
 8001274:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001276:	2302      	movs	r3, #2
 8001278:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800127a:	2302      	movs	r3, #2
 800127c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800127e:	f107 0314 	add.w	r3, r7, #20
 8001282:	4618      	mov	r0, r3
 8001284:	f001 ff60 	bl	8003148 <HAL_RCC_OscConfig>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800128e:	f000 f9a3 	bl	80015d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001292:	230f      	movs	r3, #15
 8001294:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001296:	2303      	movs	r3, #3
 8001298:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800129a:	2300      	movs	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012a6:	463b      	mov	r3, r7
 80012a8:	2104      	movs	r1, #4
 80012aa:	4618      	mov	r0, r3
 80012ac:	f002 fb28 	bl	8003900 <HAL_RCC_ClockConfig>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012b6:	f000 f98f 	bl	80015d8 <Error_Handler>
  }
}
 80012ba:	bf00      	nop
 80012bc:	3758      	adds	r7, #88	@ 0x58
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b0aa      	sub	sp, #168	@ 0xa8
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	GPIO_InitTypeDef GPIO_InitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012ca:	f107 030c 	add.w	r3, r7, #12
 80012ce:	2288      	movs	r2, #136	@ 0x88
 80012d0:	2100      	movs	r1, #0
 80012d2:	4618      	mov	r0, r3
 80012d4:	f005 fe0a 	bl	8006eec <memset>
	  /** Initializes the peripherals clock  */
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012d8:	2340      	movs	r3, #64	@ 0x40
 80012da:	60fb      	str	r3, [r7, #12]
	  PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012dc:	2300      	movs	r3, #0
 80012de:	64bb      	str	r3, [r7, #72]	@ 0x48
	  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	4618      	mov	r0, r3
 80012e6:	f002 fd2f 	bl	8003d48 <HAL_RCCEx_PeriphCLKConfig>

	  /* Enable Peripheral clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 80012ea:	4b33      	ldr	r3, [pc, #204]	@ (80013b8 <MX_I2C1_Init+0xf4>)
 80012ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ee:	4a32      	ldr	r2, [pc, #200]	@ (80013b8 <MX_I2C1_Init+0xf4>)
 80012f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80012f6:	4b30      	ldr	r3, [pc, #192]	@ (80013b8 <MX_I2C1_Init+0xf4>)
 80012f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001302:	4b2d      	ldr	r3, [pc, #180]	@ (80013b8 <MX_I2C1_Init+0xf4>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001306:	4a2c      	ldr	r2, [pc, #176]	@ (80013b8 <MX_I2C1_Init+0xf4>)
 8001308:	f043 0302 	orr.w	r3, r3, #2
 800130c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130e:	4b2a      	ldr	r3, [pc, #168]	@ (80013b8 <MX_I2C1_Init+0xf4>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
		/**USART2 GPIO Configuration
		PA2     ------> USART2_TX
		PA3     ------> USART2_RX
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800131a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800131e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001322:	2302      	movs	r3, #2
 8001324:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001328:	2301      	movs	r3, #1
 800132a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132e:	2303      	movs	r3, #3
 8001330:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001334:	2304      	movs	r3, #4
 8001336:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800133e:	4619      	mov	r1, r3
 8001340:	481e      	ldr	r0, [pc, #120]	@ (80013bc <MX_I2C1_Init+0xf8>)
 8001342:	f001 fb91 	bl	8002a68 <HAL_GPIO_Init>
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001346:	4b1e      	ldr	r3, [pc, #120]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 8001348:	4a1e      	ldr	r2, [pc, #120]	@ (80013c4 <MX_I2C1_Init+0x100>)
 800134a:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800134c:	4b1c      	ldr	r3, [pc, #112]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 800134e:	4a1e      	ldr	r2, [pc, #120]	@ (80013c8 <MX_I2C1_Init+0x104>)
 8001350:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001352:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001358:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 800135a:	2201      	movs	r2, #1
 800135c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800135e:	4b18      	ldr	r3, [pc, #96]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 8001360:	2200      	movs	r2, #0
 8001362:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001364:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 8001366:	2200      	movs	r2, #0
 8001368:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800136a:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001370:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 8001372:	2200      	movs	r2, #0
 8001374:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001376:	4b12      	ldr	r3, [pc, #72]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 8001378:	2200      	movs	r2, #0
 800137a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800137c:	4810      	ldr	r0, [pc, #64]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 800137e:	f001 fd4d 	bl	8002e1c <HAL_I2C_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_I2C1_Init+0xc8>
  {
    Error_Handler();
 8001388:	f000 f926 	bl	80015d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800138c:	2100      	movs	r1, #0
 800138e:	480c      	ldr	r0, [pc, #48]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 8001390:	f001 fddf 	bl	8002f52 <HAL_I2CEx_ConfigAnalogFilter>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_I2C1_Init+0xda>
  {
    Error_Handler();
 800139a:	f000 f91d 	bl	80015d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800139e:	2100      	movs	r1, #0
 80013a0:	4807      	ldr	r0, [pc, #28]	@ (80013c0 <MX_I2C1_Init+0xfc>)
 80013a2:	f001 fe21 	bl	8002fe8 <HAL_I2CEx_ConfigDigitalFilter>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_I2C1_Init+0xec>
  {
    Error_Handler();
 80013ac:	f000 f914 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013b0:	bf00      	nop
 80013b2:	37a8      	adds	r7, #168	@ 0xa8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40021000 	.word	0x40021000
 80013bc:	48000400 	.word	0x48000400
 80013c0:	20000124 	.word	0x20000124
 80013c4:	40005400 	.word	0x40005400
 80013c8:	10d19ce4 	.word	0x10d19ce4

080013cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001440 <MX_SPI1_Init+0x74>)
 80013d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001444 <MX_SPI1_Init+0x78>)
 80013d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001440 <MX_SPI1_Init+0x74>)
 80013d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013de:	4b18      	ldr	r3, [pc, #96]	@ (8001440 <MX_SPI1_Init+0x74>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013e4:	4b16      	ldr	r3, [pc, #88]	@ (8001440 <MX_SPI1_Init+0x74>)
 80013e6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80013ea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013ec:	4b14      	ldr	r3, [pc, #80]	@ (8001440 <MX_SPI1_Init+0x74>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013f2:	4b13      	ldr	r3, [pc, #76]	@ (8001440 <MX_SPI1_Init+0x74>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013f8:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <MX_SPI1_Init+0x74>)
 80013fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013fe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001400:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <MX_SPI1_Init+0x74>)
 8001402:	2210      	movs	r2, #16
 8001404:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001406:	4b0e      	ldr	r3, [pc, #56]	@ (8001440 <MX_SPI1_Init+0x74>)
 8001408:	2200      	movs	r2, #0
 800140a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800140c:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <MX_SPI1_Init+0x74>)
 800140e:	2200      	movs	r2, #0
 8001410:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001412:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <MX_SPI1_Init+0x74>)
 8001414:	2200      	movs	r2, #0
 8001416:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001418:	4b09      	ldr	r3, [pc, #36]	@ (8001440 <MX_SPI1_Init+0x74>)
 800141a:	2207      	movs	r2, #7
 800141c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800141e:	4b08      	ldr	r3, [pc, #32]	@ (8001440 <MX_SPI1_Init+0x74>)
 8001420:	2200      	movs	r2, #0
 8001422:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <MX_SPI1_Init+0x74>)
 8001426:	2208      	movs	r2, #8
 8001428:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800142a:	4805      	ldr	r0, [pc, #20]	@ (8001440 <MX_SPI1_Init+0x74>)
 800142c:	f003 f948 	bl	80046c0 <HAL_SPI_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001436:	f000 f8cf 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000178 	.word	0x20000178
 8001444:	40013000 	.word	0x40013000

08001448 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800144c:	4b14      	ldr	r3, [pc, #80]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 800144e:	4a15      	ldr	r2, [pc, #84]	@ (80014a4 <MX_USART2_UART_Init+0x5c>)
 8001450:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001452:	4b13      	ldr	r3, [pc, #76]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 8001454:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001458:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800145a:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001460:	4b0f      	ldr	r3, [pc, #60]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001466:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800146c:	4b0c      	ldr	r3, [pc, #48]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 800146e:	220c      	movs	r2, #12
 8001470:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001472:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001478:	4b09      	ldr	r3, [pc, #36]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800147e:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 8001480:	2200      	movs	r2, #0
 8001482:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001484:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 8001486:	2200      	movs	r2, #0
 8001488:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800148a:	4805      	ldr	r0, [pc, #20]	@ (80014a0 <MX_USART2_UART_Init+0x58>)
 800148c:	f003 fc96 	bl	8004dbc <HAL_UART_Init>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001496:	f000 f89f 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200001dc 	.word	0x200001dc
 80014a4:	40004400 	.word	0x40004400

080014a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	@ 0x28
 80014ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014be:	4b43      	ldr	r3, [pc, #268]	@ (80015cc <MX_GPIO_Init+0x124>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c2:	4a42      	ldr	r2, [pc, #264]	@ (80015cc <MX_GPIO_Init+0x124>)
 80014c4:	f043 0304 	orr.w	r3, r3, #4
 80014c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ca:	4b40      	ldr	r3, [pc, #256]	@ (80015cc <MX_GPIO_Init+0x124>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	f003 0304 	and.w	r3, r3, #4
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014d6:	4b3d      	ldr	r3, [pc, #244]	@ (80015cc <MX_GPIO_Init+0x124>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	4a3c      	ldr	r2, [pc, #240]	@ (80015cc <MX_GPIO_Init+0x124>)
 80014dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e2:	4b3a      	ldr	r3, [pc, #232]	@ (80015cc <MX_GPIO_Init+0x124>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ee:	4b37      	ldr	r3, [pc, #220]	@ (80015cc <MX_GPIO_Init+0x124>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f2:	4a36      	ldr	r2, [pc, #216]	@ (80015cc <MX_GPIO_Init+0x124>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014fa:	4b34      	ldr	r3, [pc, #208]	@ (80015cc <MX_GPIO_Init+0x124>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001506:	4b31      	ldr	r3, [pc, #196]	@ (80015cc <MX_GPIO_Init+0x124>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150a:	4a30      	ldr	r2, [pc, #192]	@ (80015cc <MX_GPIO_Init+0x124>)
 800150c:	f043 0302 	orr.w	r3, r3, #2
 8001510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001512:	4b2e      	ldr	r3, [pc, #184]	@ (80015cc <MX_GPIO_Init+0x124>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800151e:	2200      	movs	r2, #0
 8001520:	2180      	movs	r1, #128	@ 0x80
 8001522:	482b      	ldr	r0, [pc, #172]	@ (80015d0 <MX_GPIO_Init+0x128>)
 8001524:	f001 fc4a 	bl	8002dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001528:	2200      	movs	r2, #0
 800152a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800152e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001532:	f001 fc43 	bl	8002dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	2140      	movs	r1, #64	@ 0x40
 800153a:	4826      	ldr	r0, [pc, #152]	@ (80015d4 <MX_GPIO_Init+0x12c>)
 800153c:	f001 fc3e 	bl	8002dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001540:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001544:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001546:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800154a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800154c:	2301      	movs	r3, #1
 800154e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	481e      	ldr	r0, [pc, #120]	@ (80015d0 <MX_GPIO_Init+0x128>)
 8001558:	f001 fa86 	bl	8002a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800155c:	2380      	movs	r3, #128	@ 0x80
 800155e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001560:	2301      	movs	r3, #1
 8001562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001568:	2300      	movs	r3, #0
 800156a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4619      	mov	r1, r3
 8001572:	4817      	ldr	r0, [pc, #92]	@ (80015d0 <MX_GPIO_Init+0x128>)
 8001574:	f001 fa78 	bl	8002a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001578:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800157c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157e:	2301      	movs	r3, #1
 8001580:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001582:	2300      	movs	r3, #0
 8001584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001586:	2300      	movs	r3, #0
 8001588:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158a:	f107 0314 	add.w	r3, r7, #20
 800158e:	4619      	mov	r1, r3
 8001590:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001594:	f001 fa68 	bl	8002a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001598:	2340      	movs	r3, #64	@ 0x40
 800159a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159c:	2301      	movs	r3, #1
 800159e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a4:	2300      	movs	r3, #0
 80015a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	4619      	mov	r1, r3
 80015ae:	4809      	ldr	r0, [pc, #36]	@ (80015d4 <MX_GPIO_Init+0x12c>)
 80015b0:	f001 fa5a 	bl	8002a68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2101      	movs	r1, #1
 80015b8:	2028      	movs	r0, #40	@ 0x28
 80015ba:	f000 ff0c 	bl	80023d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015be:	2028      	movs	r0, #40	@ 0x28
 80015c0:	f000 ff25 	bl	800240e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015c4:	bf00      	nop
 80015c6:	3728      	adds	r7, #40	@ 0x28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40021000 	.word	0x40021000
 80015d0:	48000800 	.word	0x48000800
 80015d4:	48000400 	.word	0x48000400

080015d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015dc:	b672      	cpsid	i
}
 80015de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <Error_Handler+0x8>

080015e4 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 80015e8:	2201      	movs	r2, #1
 80015ea:	2140      	movs	r1, #64	@ 0x40
 80015ec:	480c      	ldr	r0, [pc, #48]	@ (8001620 <ssd1306_Reset+0x3c>)
 80015ee:	f001 fbe5 	bl	8002dbc <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015fc:	f001 fbde 	bl	8002dbc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001600:	200a      	movs	r0, #10
 8001602:	f000 fde9 	bl	80021d8 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001606:	2201      	movs	r2, #1
 8001608:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800160c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001610:	f001 fbd4 	bl	8002dbc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001614:	200a      	movs	r0, #10
 8001616:	f000 fddf 	bl	80021d8 <HAL_Delay>
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	48000400 	.word	0x48000400

08001624 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800162e:	2200      	movs	r2, #0
 8001630:	2140      	movs	r1, #64	@ 0x40
 8001632:	480c      	ldr	r0, [pc, #48]	@ (8001664 <ssd1306_WriteCommand+0x40>)
 8001634:	f001 fbc2 	bl	8002dbc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001638:	2200      	movs	r2, #0
 800163a:	2180      	movs	r1, #128	@ 0x80
 800163c:	480a      	ldr	r0, [pc, #40]	@ (8001668 <ssd1306_WriteCommand+0x44>)
 800163e:	f001 fbbd 	bl	8002dbc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8001642:	1df9      	adds	r1, r7, #7
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
 8001648:	2201      	movs	r2, #1
 800164a:	4808      	ldr	r0, [pc, #32]	@ (800166c <ssd1306_WriteCommand+0x48>)
 800164c:	f003 f8db 	bl	8004806 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001650:	2201      	movs	r2, #1
 8001652:	2140      	movs	r1, #64	@ 0x40
 8001654:	4803      	ldr	r0, [pc, #12]	@ (8001664 <ssd1306_WriteCommand+0x40>)
 8001656:	f001 fbb1 	bl	8002dbc <HAL_GPIO_WritePin>
}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	48000400 	.word	0x48000400
 8001668:	48000800 	.word	0x48000800
 800166c:	20000178 	.word	0x20000178

08001670 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800167a:	2200      	movs	r2, #0
 800167c:	2140      	movs	r1, #64	@ 0x40
 800167e:	480c      	ldr	r0, [pc, #48]	@ (80016b0 <ssd1306_WriteData+0x40>)
 8001680:	f001 fb9c 	bl	8002dbc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001684:	2201      	movs	r2, #1
 8001686:	2180      	movs	r1, #128	@ 0x80
 8001688:	480a      	ldr	r0, [pc, #40]	@ (80016b4 <ssd1306_WriteData+0x44>)
 800168a:	f001 fb97 	bl	8002dbc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	b29a      	uxth	r2, r3
 8001692:	f04f 33ff 	mov.w	r3, #4294967295
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	4807      	ldr	r0, [pc, #28]	@ (80016b8 <ssd1306_WriteData+0x48>)
 800169a:	f003 f8b4 	bl	8004806 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 800169e:	2201      	movs	r2, #1
 80016a0:	2140      	movs	r1, #64	@ 0x40
 80016a2:	4803      	ldr	r0, [pc, #12]	@ (80016b0 <ssd1306_WriteData+0x40>)
 80016a4:	f001 fb8a 	bl	8002dbc <HAL_GPIO_WritePin>
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	48000400 	.word	0x48000400
 80016b4:	48000800 	.word	0x48000800
 80016b8:	20000178 	.word	0x20000178

080016bc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80016c0:	f7ff ff90 	bl	80015e4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80016c4:	2064      	movs	r0, #100	@ 0x64
 80016c6:	f000 fd87 	bl	80021d8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80016ca:	2000      	movs	r0, #0
 80016cc:	f000 fa7e 	bl	8001bcc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80016d0:	2020      	movs	r0, #32
 80016d2:	f7ff ffa7 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80016d6:	2000      	movs	r0, #0
 80016d8:	f7ff ffa4 	bl	8001624 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80016dc:	20b0      	movs	r0, #176	@ 0xb0
 80016de:	f7ff ffa1 	bl	8001624 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80016e2:	20c8      	movs	r0, #200	@ 0xc8
 80016e4:	f7ff ff9e 	bl	8001624 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80016e8:	2000      	movs	r0, #0
 80016ea:	f7ff ff9b 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80016ee:	2010      	movs	r0, #16
 80016f0:	f7ff ff98 	bl	8001624 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80016f4:	2040      	movs	r0, #64	@ 0x40
 80016f6:	f7ff ff95 	bl	8001624 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80016fa:	20ff      	movs	r0, #255	@ 0xff
 80016fc:	f000 fa53 	bl	8001ba6 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001700:	20a1      	movs	r0, #161	@ 0xa1
 8001702:	f7ff ff8f 	bl	8001624 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001706:	20a6      	movs	r0, #166	@ 0xa6
 8001708:	f7ff ff8c 	bl	8001624 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800170c:	20a8      	movs	r0, #168	@ 0xa8
 800170e:	f7ff ff89 	bl	8001624 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001712:	203f      	movs	r0, #63	@ 0x3f
 8001714:	f7ff ff86 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001718:	20a4      	movs	r0, #164	@ 0xa4
 800171a:	f7ff ff83 	bl	8001624 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800171e:	20d3      	movs	r0, #211	@ 0xd3
 8001720:	f7ff ff80 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001724:	2000      	movs	r0, #0
 8001726:	f7ff ff7d 	bl	8001624 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800172a:	20d5      	movs	r0, #213	@ 0xd5
 800172c:	f7ff ff7a 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001730:	20f0      	movs	r0, #240	@ 0xf0
 8001732:	f7ff ff77 	bl	8001624 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001736:	20d9      	movs	r0, #217	@ 0xd9
 8001738:	f7ff ff74 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800173c:	2022      	movs	r0, #34	@ 0x22
 800173e:	f7ff ff71 	bl	8001624 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001742:	20da      	movs	r0, #218	@ 0xda
 8001744:	f7ff ff6e 	bl	8001624 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001748:	2012      	movs	r0, #18
 800174a:	f7ff ff6b 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800174e:	20db      	movs	r0, #219	@ 0xdb
 8001750:	f7ff ff68 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001754:	2020      	movs	r0, #32
 8001756:	f7ff ff65 	bl	8001624 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800175a:	208d      	movs	r0, #141	@ 0x8d
 800175c:	f7ff ff62 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001760:	2014      	movs	r0, #20
 8001762:	f7ff ff5f 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001766:	2001      	movs	r0, #1
 8001768:	f000 fa30 	bl	8001bcc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800176c:	2000      	movs	r0, #0
 800176e:	f000 f80f 	bl	8001790 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001772:	f000 f825 	bl	80017c0 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001776:	4b05      	ldr	r3, [pc, #20]	@ (800178c <ssd1306_Init+0xd0>)
 8001778:	2200      	movs	r2, #0
 800177a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800177c:	4b03      	ldr	r3, [pc, #12]	@ (800178c <ssd1306_Init+0xd0>)
 800177e:	2200      	movs	r2, #0
 8001780:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001782:	4b02      	ldr	r3, [pc, #8]	@ (800178c <ssd1306_Init+0xd0>)
 8001784:	2201      	movs	r2, #1
 8001786:	711a      	strb	r2, [r3, #4]
}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	200006bc 	.word	0x200006bc

08001790 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d101      	bne.n	80017a4 <ssd1306_Fill+0x14>
 80017a0:	2300      	movs	r3, #0
 80017a2:	e000      	b.n	80017a6 <ssd1306_Fill+0x16>
 80017a4:	23ff      	movs	r3, #255	@ 0xff
 80017a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017aa:	4619      	mov	r1, r3
 80017ac:	4803      	ldr	r0, [pc, #12]	@ (80017bc <ssd1306_Fill+0x2c>)
 80017ae:	f005 fb9d 	bl	8006eec <memset>
}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	200002bc 	.word	0x200002bc

080017c0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80017c6:	2300      	movs	r3, #0
 80017c8:	71fb      	strb	r3, [r7, #7]
 80017ca:	e016      	b.n	80017fa <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	3b50      	subs	r3, #80	@ 0x50
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff ff26 	bl	8001624 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80017d8:	2000      	movs	r0, #0
 80017da:	f7ff ff23 	bl	8001624 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80017de:	2010      	movs	r0, #16
 80017e0:	f7ff ff20 	bl	8001624 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	01db      	lsls	r3, r3, #7
 80017e8:	4a08      	ldr	r2, [pc, #32]	@ (800180c <ssd1306_UpdateScreen+0x4c>)
 80017ea:	4413      	add	r3, r2
 80017ec:	2180      	movs	r1, #128	@ 0x80
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff ff3e 	bl	8001670 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	3301      	adds	r3, #1
 80017f8:	71fb      	strb	r3, [r7, #7]
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	2b07      	cmp	r3, #7
 80017fe:	d9e5      	bls.n	80017cc <ssd1306_UpdateScreen+0xc>
    }
}
 8001800:	bf00      	nop
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	200002bc 	.word	0x200002bc

08001810 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
 800181a:	460b      	mov	r3, r1
 800181c:	71bb      	strb	r3, [r7, #6]
 800181e:	4613      	mov	r3, r2
 8001820:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	2b00      	cmp	r3, #0
 8001828:	db3d      	blt.n	80018a6 <ssd1306_DrawPixel+0x96>
 800182a:	79bb      	ldrb	r3, [r7, #6]
 800182c:	2b3f      	cmp	r3, #63	@ 0x3f
 800182e:	d83a      	bhi.n	80018a6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 8001830:	797b      	ldrb	r3, [r7, #5]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d11a      	bne.n	800186c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001836:	79fa      	ldrb	r2, [r7, #7]
 8001838:	79bb      	ldrb	r3, [r7, #6]
 800183a:	08db      	lsrs	r3, r3, #3
 800183c:	b2d8      	uxtb	r0, r3
 800183e:	4603      	mov	r3, r0
 8001840:	01db      	lsls	r3, r3, #7
 8001842:	4413      	add	r3, r2
 8001844:	4a1b      	ldr	r2, [pc, #108]	@ (80018b4 <ssd1306_DrawPixel+0xa4>)
 8001846:	5cd3      	ldrb	r3, [r2, r3]
 8001848:	b25a      	sxtb	r2, r3
 800184a:	79bb      	ldrb	r3, [r7, #6]
 800184c:	f003 0307 	and.w	r3, r3, #7
 8001850:	2101      	movs	r1, #1
 8001852:	fa01 f303 	lsl.w	r3, r1, r3
 8001856:	b25b      	sxtb	r3, r3
 8001858:	4313      	orrs	r3, r2
 800185a:	b259      	sxtb	r1, r3
 800185c:	79fa      	ldrb	r2, [r7, #7]
 800185e:	4603      	mov	r3, r0
 8001860:	01db      	lsls	r3, r3, #7
 8001862:	4413      	add	r3, r2
 8001864:	b2c9      	uxtb	r1, r1
 8001866:	4a13      	ldr	r2, [pc, #76]	@ (80018b4 <ssd1306_DrawPixel+0xa4>)
 8001868:	54d1      	strb	r1, [r2, r3]
 800186a:	e01d      	b.n	80018a8 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800186c:	79fa      	ldrb	r2, [r7, #7]
 800186e:	79bb      	ldrb	r3, [r7, #6]
 8001870:	08db      	lsrs	r3, r3, #3
 8001872:	b2d8      	uxtb	r0, r3
 8001874:	4603      	mov	r3, r0
 8001876:	01db      	lsls	r3, r3, #7
 8001878:	4413      	add	r3, r2
 800187a:	4a0e      	ldr	r2, [pc, #56]	@ (80018b4 <ssd1306_DrawPixel+0xa4>)
 800187c:	5cd3      	ldrb	r3, [r2, r3]
 800187e:	b25a      	sxtb	r2, r3
 8001880:	79bb      	ldrb	r3, [r7, #6]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	2101      	movs	r1, #1
 8001888:	fa01 f303 	lsl.w	r3, r1, r3
 800188c:	b25b      	sxtb	r3, r3
 800188e:	43db      	mvns	r3, r3
 8001890:	b25b      	sxtb	r3, r3
 8001892:	4013      	ands	r3, r2
 8001894:	b259      	sxtb	r1, r3
 8001896:	79fa      	ldrb	r2, [r7, #7]
 8001898:	4603      	mov	r3, r0
 800189a:	01db      	lsls	r3, r3, #7
 800189c:	4413      	add	r3, r2
 800189e:	b2c9      	uxtb	r1, r1
 80018a0:	4a04      	ldr	r2, [pc, #16]	@ (80018b4 <ssd1306_DrawPixel+0xa4>)
 80018a2:	54d1      	strb	r1, [r2, r3]
 80018a4:	e000      	b.n	80018a8 <ssd1306_DrawPixel+0x98>
        return;
 80018a6:	bf00      	nop
    }
}
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	200002bc 	.word	0x200002bc

080018b8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80018b8:	b590      	push	{r4, r7, lr}
 80018ba:	b089      	sub	sp, #36	@ 0x24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4604      	mov	r4, r0
 80018c0:	4638      	mov	r0, r7
 80018c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80018c6:	4623      	mov	r3, r4
 80018c8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 80018ca:	7bfb      	ldrb	r3, [r7, #15]
 80018cc:	2b1f      	cmp	r3, #31
 80018ce:	d902      	bls.n	80018d6 <ssd1306_WriteChar+0x1e>
 80018d0:	7bfb      	ldrb	r3, [r7, #15]
 80018d2:	2b7e      	cmp	r3, #126	@ 0x7e
 80018d4:	d901      	bls.n	80018da <ssd1306_WriteChar+0x22>
        return 0;
 80018d6:	2300      	movs	r3, #0
 80018d8:	e077      	b.n	80019ca <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80018da:	4b3e      	ldr	r3, [pc, #248]	@ (80019d4 <ssd1306_WriteChar+0x11c>)
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	783b      	ldrb	r3, [r7, #0]
 80018e2:	4413      	add	r3, r2
 80018e4:	2b80      	cmp	r3, #128	@ 0x80
 80018e6:	dc06      	bgt.n	80018f6 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80018e8:	4b3a      	ldr	r3, [pc, #232]	@ (80019d4 <ssd1306_WriteChar+0x11c>)
 80018ea:	885b      	ldrh	r3, [r3, #2]
 80018ec:	461a      	mov	r2, r3
 80018ee:	787b      	ldrb	r3, [r7, #1]
 80018f0:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80018f2:	2b40      	cmp	r3, #64	@ 0x40
 80018f4:	dd01      	ble.n	80018fa <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e067      	b.n	80019ca <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
 80018fe:	e04e      	b.n	800199e <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	3b20      	subs	r3, #32
 8001906:	7879      	ldrb	r1, [r7, #1]
 8001908:	fb01 f303 	mul.w	r3, r1, r3
 800190c:	4619      	mov	r1, r3
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	440b      	add	r3, r1
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	4413      	add	r3, r2
 8001916:	881b      	ldrh	r3, [r3, #0]
 8001918:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 800191a:	2300      	movs	r3, #0
 800191c:	61bb      	str	r3, [r7, #24]
 800191e:	e036      	b.n	800198e <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d013      	beq.n	8001958 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001930:	4b28      	ldr	r3, [pc, #160]	@ (80019d4 <ssd1306_WriteChar+0x11c>)
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	b2da      	uxtb	r2, r3
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	b2db      	uxtb	r3, r3
 800193a:	4413      	add	r3, r2
 800193c:	b2d8      	uxtb	r0, r3
 800193e:	4b25      	ldr	r3, [pc, #148]	@ (80019d4 <ssd1306_WriteChar+0x11c>)
 8001940:	885b      	ldrh	r3, [r3, #2]
 8001942:	b2da      	uxtb	r2, r3
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	4413      	add	r3, r2
 800194a:	b2db      	uxtb	r3, r3
 800194c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001950:	4619      	mov	r1, r3
 8001952:	f7ff ff5d 	bl	8001810 <ssd1306_DrawPixel>
 8001956:	e017      	b.n	8001988 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001958:	4b1e      	ldr	r3, [pc, #120]	@ (80019d4 <ssd1306_WriteChar+0x11c>)
 800195a:	881b      	ldrh	r3, [r3, #0]
 800195c:	b2da      	uxtb	r2, r3
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	b2db      	uxtb	r3, r3
 8001962:	4413      	add	r3, r2
 8001964:	b2d8      	uxtb	r0, r3
 8001966:	4b1b      	ldr	r3, [pc, #108]	@ (80019d4 <ssd1306_WriteChar+0x11c>)
 8001968:	885b      	ldrh	r3, [r3, #2]
 800196a:	b2da      	uxtb	r2, r3
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	b2db      	uxtb	r3, r3
 8001970:	4413      	add	r3, r2
 8001972:	b2d9      	uxtb	r1, r3
 8001974:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001978:	2b00      	cmp	r3, #0
 800197a:	bf0c      	ite	eq
 800197c:	2301      	moveq	r3, #1
 800197e:	2300      	movne	r3, #0
 8001980:	b2db      	uxtb	r3, r3
 8001982:	461a      	mov	r2, r3
 8001984:	f7ff ff44 	bl	8001810 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	3301      	adds	r3, #1
 800198c:	61bb      	str	r3, [r7, #24]
 800198e:	783b      	ldrb	r3, [r7, #0]
 8001990:	461a      	mov	r2, r3
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	4293      	cmp	r3, r2
 8001996:	d3c3      	bcc.n	8001920 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	3301      	adds	r3, #1
 800199c:	61fb      	str	r3, [r7, #28]
 800199e:	787b      	ldrb	r3, [r7, #1]
 80019a0:	461a      	mov	r2, r3
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d3ab      	bcc.n	8001900 <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 80019a8:	4b0a      	ldr	r3, [pc, #40]	@ (80019d4 <ssd1306_WriteChar+0x11c>)
 80019aa:	881b      	ldrh	r3, [r3, #0]
 80019ac:	68ba      	ldr	r2, [r7, #8]
 80019ae:	2a00      	cmp	r2, #0
 80019b0:	d005      	beq.n	80019be <ssd1306_WriteChar+0x106>
 80019b2:	68b9      	ldr	r1, [r7, #8]
 80019b4:	7bfa      	ldrb	r2, [r7, #15]
 80019b6:	3a20      	subs	r2, #32
 80019b8:	440a      	add	r2, r1
 80019ba:	7812      	ldrb	r2, [r2, #0]
 80019bc:	e000      	b.n	80019c0 <ssd1306_WriteChar+0x108>
 80019be:	783a      	ldrb	r2, [r7, #0]
 80019c0:	4413      	add	r3, r2
 80019c2:	b29a      	uxth	r2, r3
 80019c4:	4b03      	ldr	r3, [pc, #12]	@ (80019d4 <ssd1306_WriteChar+0x11c>)
 80019c6:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3724      	adds	r7, #36	@ 0x24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd90      	pop	{r4, r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200006bc 	.word	0x200006bc

080019d8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af02      	add	r7, sp, #8
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	4638      	mov	r0, r7
 80019e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80019e6:	e013      	b.n	8001a10 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	7818      	ldrb	r0, [r3, #0]
 80019ec:	7e3b      	ldrb	r3, [r7, #24]
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	463b      	mov	r3, r7
 80019f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f4:	f7ff ff60 	bl	80018b8 <ssd1306_WriteChar>
 80019f8:	4603      	mov	r3, r0
 80019fa:	461a      	mov	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d002      	beq.n	8001a0a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	e008      	b.n	8001a1c <ssd1306_WriteString+0x44>
        }
        str++;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1e7      	bne.n	80019e8 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	781b      	ldrb	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	460a      	mov	r2, r1
 8001a2e:	71fb      	strb	r3, [r7, #7]
 8001a30:	4613      	mov	r3, r2
 8001a32:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	4b05      	ldr	r3, [pc, #20]	@ (8001a50 <ssd1306_SetCursor+0x2c>)
 8001a3a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001a3c:	79bb      	ldrb	r3, [r7, #6]
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	4b03      	ldr	r3, [pc, #12]	@ (8001a50 <ssd1306_SetCursor+0x2c>)
 8001a42:	805a      	strh	r2, [r3, #2]
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	200006bc 	.word	0x200006bc

08001a54 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001a54:	b590      	push	{r4, r7, lr}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4604      	mov	r4, r0
 8001a5c:	4608      	mov	r0, r1
 8001a5e:	4611      	mov	r1, r2
 8001a60:	461a      	mov	r2, r3
 8001a62:	4623      	mov	r3, r4
 8001a64:	71fb      	strb	r3, [r7, #7]
 8001a66:	4603      	mov	r3, r0
 8001a68:	71bb      	strb	r3, [r7, #6]
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	717b      	strb	r3, [r7, #5]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001a72:	79fa      	ldrb	r2, [r7, #7]
 8001a74:	797b      	ldrb	r3, [r7, #5]
 8001a76:	4293      	cmp	r3, r2
 8001a78:	bf28      	it	cs
 8001a7a:	4613      	movcs	r3, r2
 8001a7c:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001a7e:	797a      	ldrb	r2, [r7, #5]
 8001a80:	79fb      	ldrb	r3, [r7, #7]
 8001a82:	4293      	cmp	r3, r2
 8001a84:	bf38      	it	cc
 8001a86:	4613      	movcc	r3, r2
 8001a88:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001a8a:	79ba      	ldrb	r2, [r7, #6]
 8001a8c:	793b      	ldrb	r3, [r7, #4]
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	bf28      	it	cs
 8001a92:	4613      	movcs	r3, r2
 8001a94:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001a96:	793a      	ldrb	r2, [r7, #4]
 8001a98:	79bb      	ldrb	r3, [r7, #6]
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	bf38      	it	cc
 8001a9e:	4613      	movcc	r3, r2
 8001aa0:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001aa2:	7afb      	ldrb	r3, [r7, #11]
 8001aa4:	73fb      	strb	r3, [r7, #15]
 8001aa6:	e017      	b.n	8001ad8 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001aa8:	7b7b      	ldrb	r3, [r7, #13]
 8001aaa:	73bb      	strb	r3, [r7, #14]
 8001aac:	e009      	b.n	8001ac2 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001aae:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001ab2:	7bf9      	ldrb	r1, [r7, #15]
 8001ab4:	7bbb      	ldrb	r3, [r7, #14]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff feaa 	bl	8001810 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001abc:	7bbb      	ldrb	r3, [r7, #14]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	73bb      	strb	r3, [r7, #14]
 8001ac2:	7bba      	ldrb	r2, [r7, #14]
 8001ac4:	7b3b      	ldrb	r3, [r7, #12]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d803      	bhi.n	8001ad2 <ssd1306_FillRectangle+0x7e>
 8001aca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	daed      	bge.n	8001aae <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	73fb      	strb	r3, [r7, #15]
 8001ad8:	7bfa      	ldrb	r2, [r7, #15]
 8001ada:	7abb      	ldrb	r3, [r7, #10]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d803      	bhi.n	8001ae8 <ssd1306_FillRectangle+0x94>
 8001ae0:	7bfb      	ldrb	r3, [r7, #15]
 8001ae2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ae4:	d9e0      	bls.n	8001aa8 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001ae6:	bf00      	nop
 8001ae8:	bf00      	nop
}
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd90      	pop	{r4, r7, pc}

08001af0 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	603a      	str	r2, [r7, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4603      	mov	r3, r0
 8001afc:	71fb      	strb	r3, [r7, #7]
 8001afe:	460b      	mov	r3, r1
 8001b00:	71bb      	strb	r3, [r7, #6]
 8001b02:	4613      	mov	r3, r2
 8001b04:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001b06:	797b      	ldrb	r3, [r7, #5]
 8001b08:	3307      	adds	r3, #7
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	da00      	bge.n	8001b10 <ssd1306_DrawBitmap+0x20>
 8001b0e:	3307      	adds	r3, #7
 8001b10:	10db      	asrs	r3, r3, #3
 8001b12:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	db3e      	blt.n	8001b9e <ssd1306_DrawBitmap+0xae>
 8001b20:	79bb      	ldrb	r3, [r7, #6]
 8001b22:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b24:	d83b      	bhi.n	8001b9e <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001b26:	2300      	movs	r3, #0
 8001b28:	73bb      	strb	r3, [r7, #14]
 8001b2a:	e033      	b.n	8001b94 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	737b      	strb	r3, [r7, #13]
 8001b30:	e026      	b.n	8001b80 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8001b32:	7b7b      	ldrb	r3, [r7, #13]
 8001b34:	f003 0307 	and.w	r3, r3, #7
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001b3c:	7bfb      	ldrb	r3, [r7, #15]
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	73fb      	strb	r3, [r7, #15]
 8001b42:	e00d      	b.n	8001b60 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001b44:	7bbb      	ldrb	r3, [r7, #14]
 8001b46:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001b4a:	fb02 f303 	mul.w	r3, r2, r3
 8001b4e:	7b7a      	ldrb	r2, [r7, #13]
 8001b50:	08d2      	lsrs	r2, r2, #3
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	4413      	add	r3, r2
 8001b56:	461a      	mov	r2, r3
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8001b60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	da08      	bge.n	8001b7a <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001b68:	79fa      	ldrb	r2, [r7, #7]
 8001b6a:	7b7b      	ldrb	r3, [r7, #13]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	7f3a      	ldrb	r2, [r7, #28]
 8001b72:	79b9      	ldrb	r1, [r7, #6]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fe4b 	bl	8001810 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8001b7a:	7b7b      	ldrb	r3, [r7, #13]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	737b      	strb	r3, [r7, #13]
 8001b80:	7b7a      	ldrb	r2, [r7, #13]
 8001b82:	797b      	ldrb	r3, [r7, #5]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d3d4      	bcc.n	8001b32 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8001b88:	7bbb      	ldrb	r3, [r7, #14]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	73bb      	strb	r3, [r7, #14]
 8001b8e:	79bb      	ldrb	r3, [r7, #6]
 8001b90:	3301      	adds	r3, #1
 8001b92:	71bb      	strb	r3, [r7, #6]
 8001b94:	7bba      	ldrb	r2, [r7, #14]
 8001b96:	7e3b      	ldrb	r3, [r7, #24]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d3c7      	bcc.n	8001b2c <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8001b9c:	e000      	b.n	8001ba0 <ssd1306_DrawBitmap+0xb0>
        return;
 8001b9e:	bf00      	nop
}
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b084      	sub	sp, #16
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	4603      	mov	r3, r0
 8001bae:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001bb0:	2381      	movs	r3, #129	@ 0x81
 8001bb2:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001bb4:	7bfb      	ldrb	r3, [r7, #15]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff fd34 	bl	8001624 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff fd30 	bl	8001624 <ssd1306_WriteCommand>
}
 8001bc4:	bf00      	nop
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d005      	beq.n	8001be8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001bdc:	23af      	movs	r3, #175	@ 0xaf
 8001bde:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <ssd1306_SetDisplayOn+0x38>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	715a      	strb	r2, [r3, #5]
 8001be6:	e004      	b.n	8001bf2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001be8:	23ae      	movs	r3, #174	@ 0xae
 8001bea:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <ssd1306_SetDisplayOn+0x38>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff fd15 	bl	8001624 <ssd1306_WriteCommand>
}
 8001bfa:	bf00      	nop
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	200006bc 	.word	0x200006bc

08001c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c4c <HAL_MspInit+0x44>)
 8001c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c12:	4a0e      	ldr	r2, [pc, #56]	@ (8001c4c <HAL_MspInit+0x44>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c4c <HAL_MspInit+0x44>)
 8001c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c26:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <HAL_MspInit+0x44>)
 8001c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c2a:	4a08      	ldr	r2, [pc, #32]	@ (8001c4c <HAL_MspInit+0x44>)
 8001c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c32:	4b06      	ldr	r3, [pc, #24]	@ (8001c4c <HAL_MspInit+0x44>)
 8001c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3a:	603b      	str	r3, [r7, #0]
 8001c3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40021000 	.word	0x40021000

08001c50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b0ac      	sub	sp, #176	@ 0xb0
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	2288      	movs	r2, #136	@ 0x88
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4618      	mov	r0, r3
 8001c72:	f005 f93b 	bl	8006eec <memset>
  if(hi2c->Instance==I2C1)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a21      	ldr	r2, [pc, #132]	@ (8001d00 <HAL_I2C_MspInit+0xb0>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d13b      	bne.n	8001cf8 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c80:	2340      	movs	r3, #64	@ 0x40
 8001c82:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c84:	2300      	movs	r3, #0
 8001c86:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f002 f85b 	bl	8003d48 <HAL_RCCEx_PeriphCLKConfig>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c98:	f7ff fc9e 	bl	80015d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9c:	4b19      	ldr	r3, [pc, #100]	@ (8001d04 <HAL_I2C_MspInit+0xb4>)
 8001c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca0:	4a18      	ldr	r2, [pc, #96]	@ (8001d04 <HAL_I2C_MspInit+0xb4>)
 8001ca2:	f043 0302 	orr.w	r3, r3, #2
 8001ca6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ca8:	4b16      	ldr	r3, [pc, #88]	@ (8001d04 <HAL_I2C_MspInit+0xb4>)
 8001caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001cb4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001cb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cbc:	2312      	movs	r3, #18
 8001cbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cce:	2304      	movs	r3, #4
 8001cd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cd8:	4619      	mov	r1, r3
 8001cda:	480b      	ldr	r0, [pc, #44]	@ (8001d08 <HAL_I2C_MspInit+0xb8>)
 8001cdc:	f000 fec4 	bl	8002a68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ce0:	4b08      	ldr	r3, [pc, #32]	@ (8001d04 <HAL_I2C_MspInit+0xb4>)
 8001ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce4:	4a07      	ldr	r2, [pc, #28]	@ (8001d04 <HAL_I2C_MspInit+0xb4>)
 8001ce6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cea:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cec:	4b05      	ldr	r3, [pc, #20]	@ (8001d04 <HAL_I2C_MspInit+0xb4>)
 8001cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cf8:	bf00      	nop
 8001cfa:	37b0      	adds	r7, #176	@ 0xb0
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40005400 	.word	0x40005400
 8001d04:	40021000 	.word	0x40021000
 8001d08:	48000400 	.word	0x48000400

08001d0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08a      	sub	sp, #40	@ 0x28
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a17      	ldr	r2, [pc, #92]	@ (8001d88 <HAL_SPI_MspInit+0x7c>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d128      	bne.n	8001d80 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d2e:	4b17      	ldr	r3, [pc, #92]	@ (8001d8c <HAL_SPI_MspInit+0x80>)
 8001d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d32:	4a16      	ldr	r2, [pc, #88]	@ (8001d8c <HAL_SPI_MspInit+0x80>)
 8001d34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d3a:	4b14      	ldr	r3, [pc, #80]	@ (8001d8c <HAL_SPI_MspInit+0x80>)
 8001d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	4b11      	ldr	r3, [pc, #68]	@ (8001d8c <HAL_SPI_MspInit+0x80>)
 8001d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4a:	4a10      	ldr	r2, [pc, #64]	@ (8001d8c <HAL_SPI_MspInit+0x80>)
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d52:	4b0e      	ldr	r3, [pc, #56]	@ (8001d8c <HAL_SPI_MspInit+0x80>)
 8001d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d5e:	23e0      	movs	r3, #224	@ 0xe0
 8001d60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d62:	2302      	movs	r3, #2
 8001d64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d6e:	2305      	movs	r3, #5
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d72:	f107 0314 	add.w	r3, r7, #20
 8001d76:	4619      	mov	r1, r3
 8001d78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d7c:	f000 fe74 	bl	8002a68 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d80:	bf00      	nop
 8001d82:	3728      	adds	r7, #40	@ 0x28
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40013000 	.word	0x40013000
 8001d8c:	40021000 	.word	0x40021000

08001d90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b0ac      	sub	sp, #176	@ 0xb0
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d98:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	60da      	str	r2, [r3, #12]
 8001da6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	2288      	movs	r2, #136	@ 0x88
 8001dae:	2100      	movs	r1, #0
 8001db0:	4618      	mov	r0, r3
 8001db2:	f005 f89b 	bl	8006eec <memset>
  if(huart->Instance==USART2)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a25      	ldr	r2, [pc, #148]	@ (8001e50 <HAL_UART_MspInit+0xc0>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d143      	bne.n	8001e48 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f001 ffbb 	bl	8003d48 <HAL_RCCEx_PeriphCLKConfig>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001dd8:	f7ff fbfe 	bl	80015d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e54 <HAL_UART_MspInit+0xc4>)
 8001dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de0:	4a1c      	ldr	r2, [pc, #112]	@ (8001e54 <HAL_UART_MspInit+0xc4>)
 8001de2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001de6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001de8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e54 <HAL_UART_MspInit+0xc4>)
 8001dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df4:	4b17      	ldr	r3, [pc, #92]	@ (8001e54 <HAL_UART_MspInit+0xc4>)
 8001df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df8:	4a16      	ldr	r2, [pc, #88]	@ (8001e54 <HAL_UART_MspInit+0xc4>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e00:	4b14      	ldr	r3, [pc, #80]	@ (8001e54 <HAL_UART_MspInit+0xc4>)
 8001e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e0c:	230c      	movs	r3, #12
 8001e0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e12:	2302      	movs	r3, #2
 8001e14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e24:	2307      	movs	r3, #7
 8001e26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e2e:	4619      	mov	r1, r3
 8001e30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e34:	f000 fe18 	bl	8002a68 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2102      	movs	r1, #2
 8001e3c:	2026      	movs	r0, #38	@ 0x26
 8001e3e:	f000 faca 	bl	80023d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e42:	2026      	movs	r0, #38	@ 0x26
 8001e44:	f000 fae3 	bl	800240e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001e48:	bf00      	nop
 8001e4a:	37b0      	adds	r7, #176	@ 0xb0
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40004400 	.word	0x40004400
 8001e54:	40021000 	.word	0x40021000

08001e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e5c:	bf00      	nop
 8001e5e:	e7fd      	b.n	8001e5c <NMI_Handler+0x4>

08001e60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e64:	bf00      	nop
 8001e66:	e7fd      	b.n	8001e64 <HardFault_Handler+0x4>

08001e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e6c:	bf00      	nop
 8001e6e:	e7fd      	b.n	8001e6c <MemManage_Handler+0x4>

08001e70 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <BusFault_Handler+0x4>

08001e78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <UsageFault_Handler+0x4>

08001e80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eae:	f000 f973 	bl	8002198 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}
	...

08001eb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ebc:	4802      	ldr	r0, [pc, #8]	@ (8001ec8 <USART2_IRQHandler+0x10>)
 8001ebe:	f003 f8a1 	bl	8005004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	200001dc 	.word	0x200001dc

08001ecc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001ed0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ed4:	f000 ff8a 	bl	8002dec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ed8:	bf00      	nop
 8001eda:	bd80      	pop	{r7, pc}

08001edc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return 1;
 8001ee0:	2301      	movs	r3, #1
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <_kill>:

int _kill(int pid, int sig)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ef6:	f005 f86d 	bl	8006fd4 <__errno>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2216      	movs	r2, #22
 8001efe:	601a      	str	r2, [r3, #0]
  return -1;
 8001f00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <_exit>:

void _exit (int status)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f14:	f04f 31ff 	mov.w	r1, #4294967295
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f7ff ffe7 	bl	8001eec <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f1e:	bf00      	nop
 8001f20:	e7fd      	b.n	8001f1e <_exit+0x12>

08001f22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b086      	sub	sp, #24
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	60f8      	str	r0, [r7, #12]
 8001f2a:	60b9      	str	r1, [r7, #8]
 8001f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	e00a      	b.n	8001f4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f34:	f3af 8000 	nop.w
 8001f38:	4601      	mov	r1, r0
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	1c5a      	adds	r2, r3, #1
 8001f3e:	60ba      	str	r2, [r7, #8]
 8001f40:	b2ca      	uxtb	r2, r1
 8001f42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	3301      	adds	r3, #1
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	dbf0      	blt.n	8001f34 <_read+0x12>
  }

  return len;
 8001f52:	687b      	ldr	r3, [r7, #4]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	e009      	b.n	8001f82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	1c5a      	adds	r2, r3, #1
 8001f72:	60ba      	str	r2, [r7, #8]
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe fb28 	bl	80005cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	697a      	ldr	r2, [r7, #20]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	dbf1      	blt.n	8001f6e <_write+0x12>
  }
  return len;
 8001f8a:	687b      	ldr	r3, [r7, #4]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3718      	adds	r7, #24
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <_close>:

int _close(int file)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fbc:	605a      	str	r2, [r3, #4]
  return 0;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <_isatty>:

int _isatty(int file)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fd4:	2301      	movs	r3, #1
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b085      	sub	sp, #20
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	60f8      	str	r0, [r7, #12]
 8001fea:	60b9      	str	r1, [r7, #8]
 8001fec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002004:	4a14      	ldr	r2, [pc, #80]	@ (8002058 <_sbrk+0x5c>)
 8002006:	4b15      	ldr	r3, [pc, #84]	@ (800205c <_sbrk+0x60>)
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002010:	4b13      	ldr	r3, [pc, #76]	@ (8002060 <_sbrk+0x64>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d102      	bne.n	800201e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002018:	4b11      	ldr	r3, [pc, #68]	@ (8002060 <_sbrk+0x64>)
 800201a:	4a12      	ldr	r2, [pc, #72]	@ (8002064 <_sbrk+0x68>)
 800201c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <_sbrk+0x64>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	429a      	cmp	r2, r3
 800202a:	d207      	bcs.n	800203c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800202c:	f004 ffd2 	bl	8006fd4 <__errno>
 8002030:	4603      	mov	r3, r0
 8002032:	220c      	movs	r2, #12
 8002034:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002036:	f04f 33ff 	mov.w	r3, #4294967295
 800203a:	e009      	b.n	8002050 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800203c:	4b08      	ldr	r3, [pc, #32]	@ (8002060 <_sbrk+0x64>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002042:	4b07      	ldr	r3, [pc, #28]	@ (8002060 <_sbrk+0x64>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4413      	add	r3, r2
 800204a:	4a05      	ldr	r2, [pc, #20]	@ (8002060 <_sbrk+0x64>)
 800204c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800204e:	68fb      	ldr	r3, [r7, #12]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20018000 	.word	0x20018000
 800205c:	00000400 	.word	0x00000400
 8002060:	200006c4 	.word	0x200006c4
 8002064:	20000818 	.word	0x20000818

08002068 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800206c:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <SystemInit+0x20>)
 800206e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002072:	4a05      	ldr	r2, [pc, #20]	@ (8002088 <SystemInit+0x20>)
 8002074:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002078:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800208c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002090:	f7ff ffea 	bl	8002068 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002094:	480c      	ldr	r0, [pc, #48]	@ (80020c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002096:	490d      	ldr	r1, [pc, #52]	@ (80020cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002098:	4a0d      	ldr	r2, [pc, #52]	@ (80020d0 <LoopForever+0xe>)
  movs r3, #0
 800209a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800209c:	e002      	b.n	80020a4 <LoopCopyDataInit>

0800209e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800209e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020a2:	3304      	adds	r3, #4

080020a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020a8:	d3f9      	bcc.n	800209e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020aa:	4a0a      	ldr	r2, [pc, #40]	@ (80020d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020ac:	4c0a      	ldr	r4, [pc, #40]	@ (80020d8 <LoopForever+0x16>)
  movs r3, #0
 80020ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b0:	e001      	b.n	80020b6 <LoopFillZerobss>

080020b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020b4:	3204      	adds	r2, #4

080020b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020b8:	d3fb      	bcc.n	80020b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ba:	f004 ff91 	bl	8006fe0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020be:	f7fe fd59 	bl	8000b74 <main>

080020c2 <LoopForever>:

LoopForever:
    b LoopForever
 80020c2:	e7fe      	b.n	80020c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80020c4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80020c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020cc:	20000108 	.word	0x20000108
  ldr r2, =_sidata
 80020d0:	0800a298 	.word	0x0800a298
  ldr r2, =_sbss
 80020d4:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 80020d8:	20000818 	.word	0x20000818

080020dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020dc:	e7fe      	b.n	80020dc <ADC1_2_IRQHandler>
	...

080020e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020e6:	2300      	movs	r3, #0
 80020e8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020ea:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <HAL_Init+0x3c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a0b      	ldr	r2, [pc, #44]	@ (800211c <HAL_Init+0x3c>)
 80020f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020f4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020f6:	2003      	movs	r0, #3
 80020f8:	f000 f962 	bl	80023c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020fc:	2000      	movs	r0, #0
 80020fe:	f000 f80f 	bl	8002120 <HAL_InitTick>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d002      	beq.n	800210e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	71fb      	strb	r3, [r7, #7]
 800210c:	e001      	b.n	8002112 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800210e:	f7ff fd7b 	bl	8001c08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002112:	79fb      	ldrb	r3, [r7, #7]
}
 8002114:	4618      	mov	r0, r3
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40022000 	.word	0x40022000

08002120 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800212c:	4b17      	ldr	r3, [pc, #92]	@ (800218c <HAL_InitTick+0x6c>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d023      	beq.n	800217c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002134:	4b16      	ldr	r3, [pc, #88]	@ (8002190 <HAL_InitTick+0x70>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4b14      	ldr	r3, [pc, #80]	@ (800218c <HAL_InitTick+0x6c>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	4619      	mov	r1, r3
 800213e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002142:	fbb3 f3f1 	udiv	r3, r3, r1
 8002146:	fbb2 f3f3 	udiv	r3, r2, r3
 800214a:	4618      	mov	r0, r3
 800214c:	f000 f96d 	bl	800242a <HAL_SYSTICK_Config>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d10f      	bne.n	8002176 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b0f      	cmp	r3, #15
 800215a:	d809      	bhi.n	8002170 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800215c:	2200      	movs	r2, #0
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	f04f 30ff 	mov.w	r0, #4294967295
 8002164:	f000 f937 	bl	80023d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002168:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <HAL_InitTick+0x74>)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6013      	str	r3, [r2, #0]
 800216e:	e007      	b.n	8002180 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	73fb      	strb	r3, [r7, #15]
 8002174:	e004      	b.n	8002180 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	73fb      	strb	r3, [r7, #15]
 800217a:	e001      	b.n	8002180 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002180:	7bfb      	ldrb	r3, [r7, #15]
}
 8002182:	4618      	mov	r0, r3
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000088 	.word	0x20000088
 8002190:	20000080 	.word	0x20000080
 8002194:	20000084 	.word	0x20000084

08002198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800219c:	4b06      	ldr	r3, [pc, #24]	@ (80021b8 <HAL_IncTick+0x20>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	461a      	mov	r2, r3
 80021a2:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <HAL_IncTick+0x24>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4413      	add	r3, r2
 80021a8:	4a04      	ldr	r2, [pc, #16]	@ (80021bc <HAL_IncTick+0x24>)
 80021aa:	6013      	str	r3, [r2, #0]
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	20000088 	.word	0x20000088
 80021bc:	200006c8 	.word	0x200006c8

080021c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return uwTick;
 80021c4:	4b03      	ldr	r3, [pc, #12]	@ (80021d4 <HAL_GetTick+0x14>)
 80021c6:	681b      	ldr	r3, [r3, #0]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	200006c8 	.word	0x200006c8

080021d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021e0:	f7ff ffee 	bl	80021c0 <HAL_GetTick>
 80021e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f0:	d005      	beq.n	80021fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80021f2:	4b0a      	ldr	r3, [pc, #40]	@ (800221c <HAL_Delay+0x44>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	461a      	mov	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	4413      	add	r3, r2
 80021fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021fe:	bf00      	nop
 8002200:	f7ff ffde 	bl	80021c0 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	429a      	cmp	r2, r3
 800220e:	d8f7      	bhi.n	8002200 <HAL_Delay+0x28>
  {
  }
}
 8002210:	bf00      	nop
 8002212:	bf00      	nop
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000088 	.word	0x20000088

08002220 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f003 0307 	and.w	r3, r3, #7
 800222e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002230:	4b0c      	ldr	r3, [pc, #48]	@ (8002264 <__NVIC_SetPriorityGrouping+0x44>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002236:	68ba      	ldr	r2, [r7, #8]
 8002238:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800223c:	4013      	ands	r3, r2
 800223e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002248:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800224c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002252:	4a04      	ldr	r2, [pc, #16]	@ (8002264 <__NVIC_SetPriorityGrouping+0x44>)
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	60d3      	str	r3, [r2, #12]
}
 8002258:	bf00      	nop
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	e000ed00 	.word	0xe000ed00

08002268 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800226c:	4b04      	ldr	r3, [pc, #16]	@ (8002280 <__NVIC_GetPriorityGrouping+0x18>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	0a1b      	lsrs	r3, r3, #8
 8002272:	f003 0307 	and.w	r3, r3, #7
}
 8002276:	4618      	mov	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800228e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002292:	2b00      	cmp	r3, #0
 8002294:	db0b      	blt.n	80022ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002296:	79fb      	ldrb	r3, [r7, #7]
 8002298:	f003 021f 	and.w	r2, r3, #31
 800229c:	4907      	ldr	r1, [pc, #28]	@ (80022bc <__NVIC_EnableIRQ+0x38>)
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	095b      	lsrs	r3, r3, #5
 80022a4:	2001      	movs	r0, #1
 80022a6:	fa00 f202 	lsl.w	r2, r0, r2
 80022aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	e000e100 	.word	0xe000e100

080022c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	6039      	str	r1, [r7, #0]
 80022ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	db0a      	blt.n	80022ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	b2da      	uxtb	r2, r3
 80022d8:	490c      	ldr	r1, [pc, #48]	@ (800230c <__NVIC_SetPriority+0x4c>)
 80022da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022de:	0112      	lsls	r2, r2, #4
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	440b      	add	r3, r1
 80022e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022e8:	e00a      	b.n	8002300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	4908      	ldr	r1, [pc, #32]	@ (8002310 <__NVIC_SetPriority+0x50>)
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	f003 030f 	and.w	r3, r3, #15
 80022f6:	3b04      	subs	r3, #4
 80022f8:	0112      	lsls	r2, r2, #4
 80022fa:	b2d2      	uxtb	r2, r2
 80022fc:	440b      	add	r3, r1
 80022fe:	761a      	strb	r2, [r3, #24]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	e000e100 	.word	0xe000e100
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002314:	b480      	push	{r7}
 8002316:	b089      	sub	sp, #36	@ 0x24
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f003 0307 	and.w	r3, r3, #7
 8002326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	f1c3 0307 	rsb	r3, r3, #7
 800232e:	2b04      	cmp	r3, #4
 8002330:	bf28      	it	cs
 8002332:	2304      	movcs	r3, #4
 8002334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	3304      	adds	r3, #4
 800233a:	2b06      	cmp	r3, #6
 800233c:	d902      	bls.n	8002344 <NVIC_EncodePriority+0x30>
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3b03      	subs	r3, #3
 8002342:	e000      	b.n	8002346 <NVIC_EncodePriority+0x32>
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002348:	f04f 32ff 	mov.w	r2, #4294967295
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43da      	mvns	r2, r3
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	401a      	ands	r2, r3
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800235c:	f04f 31ff 	mov.w	r1, #4294967295
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	43d9      	mvns	r1, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800236c:	4313      	orrs	r3, r2
         );
}
 800236e:	4618      	mov	r0, r3
 8002370:	3724      	adds	r7, #36	@ 0x24
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
	...

0800237c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3b01      	subs	r3, #1
 8002388:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800238c:	d301      	bcc.n	8002392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800238e:	2301      	movs	r3, #1
 8002390:	e00f      	b.n	80023b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002392:	4a0a      	ldr	r2, [pc, #40]	@ (80023bc <SysTick_Config+0x40>)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3b01      	subs	r3, #1
 8002398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800239a:	210f      	movs	r1, #15
 800239c:	f04f 30ff 	mov.w	r0, #4294967295
 80023a0:	f7ff ff8e 	bl	80022c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a4:	4b05      	ldr	r3, [pc, #20]	@ (80023bc <SysTick_Config+0x40>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023aa:	4b04      	ldr	r3, [pc, #16]	@ (80023bc <SysTick_Config+0x40>)
 80023ac:	2207      	movs	r2, #7
 80023ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	e000e010 	.word	0xe000e010

080023c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff ff29 	bl	8002220 <__NVIC_SetPriorityGrouping>
}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b086      	sub	sp, #24
 80023da:	af00      	add	r7, sp, #0
 80023dc:	4603      	mov	r3, r0
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
 80023e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023e8:	f7ff ff3e 	bl	8002268 <__NVIC_GetPriorityGrouping>
 80023ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	68b9      	ldr	r1, [r7, #8]
 80023f2:	6978      	ldr	r0, [r7, #20]
 80023f4:	f7ff ff8e 	bl	8002314 <NVIC_EncodePriority>
 80023f8:	4602      	mov	r2, r0
 80023fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023fe:	4611      	mov	r1, r2
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ff5d 	bl	80022c0 <__NVIC_SetPriority>
}
 8002406:	bf00      	nop
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	4603      	mov	r3, r0
 8002416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff31 	bl	8002284 <__NVIC_EnableIRQ>
}
 8002422:	bf00      	nop
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7ff ffa2 	bl	800237c <SysTick_Config>
 8002438:	4603      	mov	r3, r0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002442:	b480      	push	{r7}
 8002444:	b085      	sub	sp, #20
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800244a:	2300      	movs	r3, #0
 800244c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d008      	beq.n	800246c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2204      	movs	r2, #4
 800245e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e022      	b.n	80024b2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 020e 	bic.w	r2, r2, #14
 800247a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 0201 	bic.w	r2, r2, #1
 800248a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002490:	f003 021c 	and.w	r2, r3, #28
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002498:	2101      	movs	r1, #1
 800249a:	fa01 f202 	lsl.w	r2, r1, r2
 800249e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b084      	sub	sp, #16
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d005      	beq.n	80024e2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2204      	movs	r2, #4
 80024da:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	73fb      	strb	r3, [r7, #15]
 80024e0:	e029      	b.n	8002536 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 020e 	bic.w	r2, r2, #14
 80024f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 0201 	bic.w	r2, r2, #1
 8002500:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002506:	f003 021c 	and.w	r2, r3, #28
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	2101      	movs	r1, #1
 8002510:	fa01 f202 	lsl.w	r2, r1, r2
 8002514:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	4798      	blx	r3
    }
  }
  return status;
 8002536:	7bfb      	ldrb	r3, [r7, #15]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3710      	adds	r7, #16
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002552:	4b2f      	ldr	r3, [pc, #188]	@ (8002610 <HAL_FLASH_Program+0xd0>)
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d101      	bne.n	800255e <HAL_FLASH_Program+0x1e>
 800255a:	2302      	movs	r3, #2
 800255c:	e053      	b.n	8002606 <HAL_FLASH_Program+0xc6>
 800255e:	4b2c      	ldr	r3, [pc, #176]	@ (8002610 <HAL_FLASH_Program+0xd0>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002564:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002568:	f000 f888 	bl	800267c <FLASH_WaitForLastOperation>
 800256c:	4603      	mov	r3, r0
 800256e:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002570:	7dfb      	ldrb	r3, [r7, #23]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d143      	bne.n	80025fe <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002576:	4b26      	ldr	r3, [pc, #152]	@ (8002610 <HAL_FLASH_Program+0xd0>)
 8002578:	2200      	movs	r2, #0
 800257a:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800257c:	4b25      	ldr	r3, [pc, #148]	@ (8002614 <HAL_FLASH_Program+0xd4>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002584:	2b00      	cmp	r3, #0
 8002586:	d009      	beq.n	800259c <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002588:	4b22      	ldr	r3, [pc, #136]	@ (8002614 <HAL_FLASH_Program+0xd4>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a21      	ldr	r2, [pc, #132]	@ (8002614 <HAL_FLASH_Program+0xd4>)
 800258e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002592:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002594:	4b1e      	ldr	r3, [pc, #120]	@ (8002610 <HAL_FLASH_Program+0xd0>)
 8002596:	2202      	movs	r2, #2
 8002598:	771a      	strb	r2, [r3, #28]
 800259a:	e002      	b.n	80025a2 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800259c:	4b1c      	ldr	r3, [pc, #112]	@ (8002610 <HAL_FLASH_Program+0xd0>)
 800259e:	2200      	movs	r2, #0
 80025a0:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d107      	bne.n	80025b8 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80025a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025ac:	68b8      	ldr	r0, [r7, #8]
 80025ae:	f000 f8bb 	bl	8002728 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80025b2:	2301      	movs	r3, #1
 80025b4:	613b      	str	r3, [r7, #16]
 80025b6:	e010      	b.n	80025da <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d002      	beq.n	80025c4 <HAL_FLASH_Program+0x84>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d10a      	bne.n	80025da <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	4619      	mov	r1, r3
 80025c8:	68b8      	ldr	r0, [r7, #8]
 80025ca:	f000 f8d3 	bl	8002774 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d102      	bne.n	80025da <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 80025d4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80025d8:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80025da:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80025de:	f000 f84d 	bl	800267c <FLASH_WaitForLastOperation>
 80025e2:	4603      	mov	r3, r0
 80025e4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d006      	beq.n	80025fa <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80025ec:	4b09      	ldr	r3, [pc, #36]	@ (8002614 <HAL_FLASH_Program+0xd4>)
 80025ee:	695a      	ldr	r2, [r3, #20]
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	43db      	mvns	r3, r3
 80025f4:	4907      	ldr	r1, [pc, #28]	@ (8002614 <HAL_FLASH_Program+0xd4>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80025fa:	f000 f9eb 	bl	80029d4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80025fe:	4b04      	ldr	r3, [pc, #16]	@ (8002610 <HAL_FLASH_Program+0xd0>)
 8002600:	2200      	movs	r2, #0
 8002602:	701a      	strb	r2, [r3, #0]

  return status;
 8002604:	7dfb      	ldrb	r3, [r7, #23]
}
 8002606:	4618      	mov	r0, r3
 8002608:	3718      	adds	r7, #24
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	2000008c 	.word	0x2000008c
 8002614:	40022000 	.word	0x40022000

08002618 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800261e:	2300      	movs	r3, #0
 8002620:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002622:	4b0b      	ldr	r3, [pc, #44]	@ (8002650 <HAL_FLASH_Unlock+0x38>)
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	2b00      	cmp	r3, #0
 8002628:	da0b      	bge.n	8002642 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800262a:	4b09      	ldr	r3, [pc, #36]	@ (8002650 <HAL_FLASH_Unlock+0x38>)
 800262c:	4a09      	ldr	r2, [pc, #36]	@ (8002654 <HAL_FLASH_Unlock+0x3c>)
 800262e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002630:	4b07      	ldr	r3, [pc, #28]	@ (8002650 <HAL_FLASH_Unlock+0x38>)
 8002632:	4a09      	ldr	r2, [pc, #36]	@ (8002658 <HAL_FLASH_Unlock+0x40>)
 8002634:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002636:	4b06      	ldr	r3, [pc, #24]	@ (8002650 <HAL_FLASH_Unlock+0x38>)
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	2b00      	cmp	r3, #0
 800263c:	da01      	bge.n	8002642 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002642:	79fb      	ldrb	r3, [r7, #7]
}
 8002644:	4618      	mov	r0, r3
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	40022000 	.word	0x40022000
 8002654:	45670123 	.word	0x45670123
 8002658:	cdef89ab 	.word	0xcdef89ab

0800265c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002660:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <HAL_FLASH_Lock+0x1c>)
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	4a04      	ldr	r2, [pc, #16]	@ (8002678 <HAL_FLASH_Lock+0x1c>)
 8002666:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800266a:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	40022000 	.word	0x40022000

0800267c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8002684:	f7ff fd9c 	bl	80021c0 <HAL_GetTick>
 8002688:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800268a:	e00d      	b.n	80026a8 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002692:	d009      	beq.n	80026a8 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8002694:	f7ff fd94 	bl	80021c0 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d801      	bhi.n	80026a8 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e036      	b.n	8002716 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80026a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002720 <FLASH_WaitForLastOperation+0xa4>)
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d1eb      	bne.n	800268c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80026b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002720 <FLASH_WaitForLastOperation+0xa4>)
 80026b6:	691a      	ldr	r2, [r3, #16]
 80026b8:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80026bc:	4013      	ands	r3, r2
 80026be:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d01d      	beq.n	8002702 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80026c6:	4b17      	ldr	r3, [pc, #92]	@ (8002724 <FLASH_WaitForLastOperation+0xa8>)
 80026c8:	685a      	ldr	r2, [r3, #4]
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	4a15      	ldr	r2, [pc, #84]	@ (8002724 <FLASH_WaitForLastOperation+0xa8>)
 80026d0:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026d8:	d307      	bcc.n	80026ea <FLASH_WaitForLastOperation+0x6e>
 80026da:	4b11      	ldr	r3, [pc, #68]	@ (8002720 <FLASH_WaitForLastOperation+0xa4>)
 80026dc:	699a      	ldr	r2, [r3, #24]
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80026e4:	490e      	ldr	r1, [pc, #56]	@ (8002720 <FLASH_WaitForLastOperation+0xa4>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	618b      	str	r3, [r1, #24]
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d004      	beq.n	80026fe <FLASH_WaitForLastOperation+0x82>
 80026f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002720 <FLASH_WaitForLastOperation+0xa4>)
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80026fc:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e009      	b.n	8002716 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002702:	4b07      	ldr	r3, [pc, #28]	@ (8002720 <FLASH_WaitForLastOperation+0xa4>)
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b00      	cmp	r3, #0
 800270c:	d002      	beq.n	8002714 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800270e:	4b04      	ldr	r3, [pc, #16]	@ (8002720 <FLASH_WaitForLastOperation+0xa4>)
 8002710:	2201      	movs	r2, #1
 8002712:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40022000 	.word	0x40022000
 8002724:	2000008c 	.word	0x2000008c

08002728 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002734:	4b0e      	ldr	r3, [pc, #56]	@ (8002770 <FLASH_Program_DoubleWord+0x48>)
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	4a0d      	ldr	r2, [pc, #52]	@ (8002770 <FLASH_Program_DoubleWord+0x48>)
 800273a:	f043 0301 	orr.w	r3, r3, #1
 800273e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002746:	f3bf 8f6f 	isb	sy
}
 800274a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800274c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	f04f 0300 	mov.w	r3, #0
 8002758:	000a      	movs	r2, r1
 800275a:	2300      	movs	r3, #0
 800275c:	68f9      	ldr	r1, [r7, #12]
 800275e:	3104      	adds	r1, #4
 8002760:	4613      	mov	r3, r2
 8002762:	600b      	str	r3, [r1, #0]
}
 8002764:	bf00      	nop
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	40022000 	.word	0x40022000

08002774 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002774:	b480      	push	{r7}
 8002776:	b089      	sub	sp, #36	@ 0x24
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800277e:	2340      	movs	r3, #64	@ 0x40
 8002780:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800278a:	4b14      	ldr	r3, [pc, #80]	@ (80027dc <FLASH_Program_Fast+0x68>)
 800278c:	695b      	ldr	r3, [r3, #20]
 800278e:	4a13      	ldr	r2, [pc, #76]	@ (80027dc <FLASH_Program_Fast+0x68>)
 8002790:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002794:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002796:	f3ef 8310 	mrs	r3, PRIMASK
 800279a:	60fb      	str	r3, [r7, #12]
  return(result);
 800279c:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800279e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80027a0:	b672      	cpsid	i
}
 80027a2:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	3304      	adds	r3, #4
 80027b0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	3304      	adds	r3, #4
 80027b6:	617b      	str	r3, [r7, #20]
    row_index--;
 80027b8:	7ffb      	ldrb	r3, [r7, #31]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80027be:	7ffb      	ldrb	r3, [r7, #31]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1ef      	bne.n	80027a4 <FLASH_Program_Fast+0x30>
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f383 8810 	msr	PRIMASK, r3
}
 80027ce:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80027d0:	bf00      	nop
 80027d2:	3724      	adds	r7, #36	@ 0x24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	40022000 	.word	0x40022000

080027e0 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80027ea:	4b49      	ldr	r3, [pc, #292]	@ (8002910 <HAL_FLASHEx_Erase+0x130>)
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d101      	bne.n	80027f6 <HAL_FLASHEx_Erase+0x16>
 80027f2:	2302      	movs	r3, #2
 80027f4:	e087      	b.n	8002906 <HAL_FLASHEx_Erase+0x126>
 80027f6:	4b46      	ldr	r3, [pc, #280]	@ (8002910 <HAL_FLASHEx_Erase+0x130>)
 80027f8:	2201      	movs	r2, #1
 80027fa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80027fc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002800:	f7ff ff3c 	bl	800267c <FLASH_WaitForLastOperation>
 8002804:	4603      	mov	r3, r0
 8002806:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d177      	bne.n	80028fe <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800280e:	4b40      	ldr	r3, [pc, #256]	@ (8002910 <HAL_FLASHEx_Erase+0x130>)
 8002810:	2200      	movs	r2, #0
 8002812:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002814:	4b3f      	ldr	r3, [pc, #252]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800281c:	2b00      	cmp	r3, #0
 800281e:	d013      	beq.n	8002848 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002820:	4b3c      	ldr	r3, [pc, #240]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002828:	2b00      	cmp	r3, #0
 800282a:	d009      	beq.n	8002840 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800282c:	4b39      	ldr	r3, [pc, #228]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a38      	ldr	r2, [pc, #224]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 8002832:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002836:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002838:	4b35      	ldr	r3, [pc, #212]	@ (8002910 <HAL_FLASHEx_Erase+0x130>)
 800283a:	2203      	movs	r2, #3
 800283c:	771a      	strb	r2, [r3, #28]
 800283e:	e016      	b.n	800286e <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002840:	4b33      	ldr	r3, [pc, #204]	@ (8002910 <HAL_FLASHEx_Erase+0x130>)
 8002842:	2201      	movs	r2, #1
 8002844:	771a      	strb	r2, [r3, #28]
 8002846:	e012      	b.n	800286e <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002848:	4b32      	ldr	r3, [pc, #200]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002850:	2b00      	cmp	r3, #0
 8002852:	d009      	beq.n	8002868 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002854:	4b2f      	ldr	r3, [pc, #188]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a2e      	ldr	r2, [pc, #184]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 800285a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800285e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002860:	4b2b      	ldr	r3, [pc, #172]	@ (8002910 <HAL_FLASHEx_Erase+0x130>)
 8002862:	2202      	movs	r2, #2
 8002864:	771a      	strb	r2, [r3, #28]
 8002866:	e002      	b.n	800286e <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002868:	4b29      	ldr	r3, [pc, #164]	@ (8002910 <HAL_FLASHEx_Erase+0x130>)
 800286a:	2200      	movs	r2, #0
 800286c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d113      	bne.n	800289e <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	4618      	mov	r0, r3
 800287c:	f000 f84c 	bl	8002918 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002880:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002884:	f7ff fefa 	bl	800267c <FLASH_WaitForLastOperation>
 8002888:	4603      	mov	r3, r0
 800288a:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800288c:	4b21      	ldr	r3, [pc, #132]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 800288e:	695b      	ldr	r3, [r3, #20]
 8002890:	4a20      	ldr	r2, [pc, #128]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 8002892:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002896:	f023 0304 	bic.w	r3, r3, #4
 800289a:	6153      	str	r3, [r2, #20]
 800289c:	e02d      	b.n	80028fa <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	f04f 32ff 	mov.w	r2, #4294967295
 80028a4:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	60bb      	str	r3, [r7, #8]
 80028ac:	e01d      	b.n	80028ea <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	4619      	mov	r1, r3
 80028b4:	68b8      	ldr	r0, [r7, #8]
 80028b6:	f000 f857 	bl	8002968 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80028ba:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80028be:	f7ff fedd 	bl	800267c <FLASH_WaitForLastOperation>
 80028c2:	4603      	mov	r3, r0
 80028c4:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80028c6:	4b13      	ldr	r3, [pc, #76]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	4a12      	ldr	r2, [pc, #72]	@ (8002914 <HAL_FLASHEx_Erase+0x134>)
 80028cc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80028d0:	f023 0302 	bic.w	r3, r3, #2
 80028d4:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	601a      	str	r2, [r3, #0]
          break;
 80028e2:	e00a      	b.n	80028fa <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	3301      	adds	r3, #1
 80028e8:	60bb      	str	r3, [r7, #8]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689a      	ldr	r2, [r3, #8]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	4413      	add	r3, r2
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d3d9      	bcc.n	80028ae <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80028fa:	f000 f86b 	bl	80029d4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80028fe:	4b04      	ldr	r3, [pc, #16]	@ (8002910 <HAL_FLASHEx_Erase+0x130>)
 8002900:	2200      	movs	r2, #0
 8002902:	701a      	strb	r2, [r3, #0]

  return status;
 8002904:	7bfb      	ldrb	r3, [r7, #15]
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	2000008c 	.word	0x2000008c
 8002914:	40022000 	.word	0x40022000

08002918 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b00      	cmp	r3, #0
 8002928:	d005      	beq.n	8002936 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800292a:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <FLASH_MassErase+0x4c>)
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	4a0d      	ldr	r2, [pc, #52]	@ (8002964 <FLASH_MassErase+0x4c>)
 8002930:	f043 0304 	orr.w	r3, r3, #4
 8002934:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d005      	beq.n	800294c <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8002940:	4b08      	ldr	r3, [pc, #32]	@ (8002964 <FLASH_MassErase+0x4c>)
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	4a07      	ldr	r2, [pc, #28]	@ (8002964 <FLASH_MassErase+0x4c>)
 8002946:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800294a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800294c:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <FLASH_MassErase+0x4c>)
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	4a04      	ldr	r2, [pc, #16]	@ (8002964 <FLASH_MassErase+0x4c>)
 8002952:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002956:	6153      	str	r3, [r2, #20]
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	40022000 	.word	0x40022000

08002968 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b00      	cmp	r3, #0
 800297a:	d006      	beq.n	800298a <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800297c:	4b14      	ldr	r3, [pc, #80]	@ (80029d0 <FLASH_PageErase+0x68>)
 800297e:	695b      	ldr	r3, [r3, #20]
 8002980:	4a13      	ldr	r2, [pc, #76]	@ (80029d0 <FLASH_PageErase+0x68>)
 8002982:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002986:	6153      	str	r3, [r2, #20]
 8002988:	e005      	b.n	8002996 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800298a:	4b11      	ldr	r3, [pc, #68]	@ (80029d0 <FLASH_PageErase+0x68>)
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	4a10      	ldr	r2, [pc, #64]	@ (80029d0 <FLASH_PageErase+0x68>)
 8002990:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002994:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8002996:	4b0e      	ldr	r3, [pc, #56]	@ (80029d0 <FLASH_PageErase+0x68>)
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 80029a6:	490a      	ldr	r1, [pc, #40]	@ (80029d0 <FLASH_PageErase+0x68>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80029ac:	4b08      	ldr	r3, [pc, #32]	@ (80029d0 <FLASH_PageErase+0x68>)
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	4a07      	ldr	r2, [pc, #28]	@ (80029d0 <FLASH_PageErase+0x68>)
 80029b2:	f043 0302 	orr.w	r3, r3, #2
 80029b6:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80029b8:	4b05      	ldr	r3, [pc, #20]	@ (80029d0 <FLASH_PageErase+0x68>)
 80029ba:	695b      	ldr	r3, [r3, #20]
 80029bc:	4a04      	ldr	r2, [pc, #16]	@ (80029d0 <FLASH_PageErase+0x68>)
 80029be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029c2:	6153      	str	r3, [r2, #20]
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr
 80029d0:	40022000 	.word	0x40022000

080029d4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80029da:	4b21      	ldr	r3, [pc, #132]	@ (8002a60 <FLASH_FlushCaches+0x8c>)
 80029dc:	7f1b      	ldrb	r3, [r3, #28]
 80029de:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d002      	beq.n	80029ec <FLASH_FlushCaches+0x18>
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	2b03      	cmp	r3, #3
 80029ea:	d117      	bne.n	8002a1c <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80029ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a1c      	ldr	r2, [pc, #112]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 80029f2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80029f6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80029f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a19      	ldr	r2, [pc, #100]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 80029fe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a02:	6013      	str	r3, [r2, #0]
 8002a04:	4b17      	ldr	r3, [pc, #92]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a16      	ldr	r2, [pc, #88]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002a0e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a10:	4b14      	ldr	r3, [pc, #80]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a13      	ldr	r2, [pc, #76]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a1a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d002      	beq.n	8002a28 <FLASH_FlushCaches+0x54>
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	2b03      	cmp	r3, #3
 8002a26:	d111      	bne.n	8002a4c <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002a28:	4b0e      	ldr	r3, [pc, #56]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a2e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a32:	6013      	str	r3, [r2, #0]
 8002a34:	4b0b      	ldr	r3, [pc, #44]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a0a      	ldr	r2, [pc, #40]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a3e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a40:	4b08      	ldr	r3, [pc, #32]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a07      	ldr	r2, [pc, #28]	@ (8002a64 <FLASH_FlushCaches+0x90>)
 8002a46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a4a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002a4c:	4b04      	ldr	r3, [pc, #16]	@ (8002a60 <FLASH_FlushCaches+0x8c>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	771a      	strb	r2, [r3, #28]
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	2000008c 	.word	0x2000008c
 8002a64:	40022000 	.word	0x40022000

08002a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b087      	sub	sp, #28
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a72:	2300      	movs	r3, #0
 8002a74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a76:	e17f      	b.n	8002d78 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	fa01 f303 	lsl.w	r3, r1, r3
 8002a84:	4013      	ands	r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f000 8171 	beq.w	8002d72 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0303 	and.w	r3, r3, #3
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d005      	beq.n	8002aa8 <HAL_GPIO_Init+0x40>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f003 0303 	and.w	r3, r3, #3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d130      	bne.n	8002b0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	2203      	movs	r2, #3
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4013      	ands	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	68da      	ldr	r2, [r3, #12]
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ade:	2201      	movs	r2, #1
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	4013      	ands	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	091b      	lsrs	r3, r3, #4
 8002af4:	f003 0201 	and.w	r2, r3, #1
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	fa02 f303 	lsl.w	r3, r2, r3
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	2b03      	cmp	r3, #3
 8002b14:	d118      	bne.n	8002b48 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	43db      	mvns	r3, r3
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	08db      	lsrs	r3, r3, #3
 8002b32:	f003 0201 	and.w	r2, r3, #1
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f003 0303 	and.w	r3, r3, #3
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d017      	beq.n	8002b84 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	2203      	movs	r2, #3
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	43db      	mvns	r3, r3
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 0303 	and.w	r3, r3, #3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d123      	bne.n	8002bd8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	08da      	lsrs	r2, r3, #3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3208      	adds	r2, #8
 8002b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	f003 0307 	and.w	r3, r3, #7
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	220f      	movs	r2, #15
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	691a      	ldr	r2, [r3, #16]
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	08da      	lsrs	r2, r3, #3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3208      	adds	r2, #8
 8002bd2:	6939      	ldr	r1, [r7, #16]
 8002bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	2203      	movs	r2, #3
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4013      	ands	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 0203 	and.w	r2, r3, #3
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	693a      	ldr	r2, [r7, #16]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 80ac 	beq.w	8002d72 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1a:	4b5f      	ldr	r3, [pc, #380]	@ (8002d98 <HAL_GPIO_Init+0x330>)
 8002c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c1e:	4a5e      	ldr	r2, [pc, #376]	@ (8002d98 <HAL_GPIO_Init+0x330>)
 8002c20:	f043 0301 	orr.w	r3, r3, #1
 8002c24:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c26:	4b5c      	ldr	r3, [pc, #368]	@ (8002d98 <HAL_GPIO_Init+0x330>)
 8002c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	60bb      	str	r3, [r7, #8]
 8002c30:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c32:	4a5a      	ldr	r2, [pc, #360]	@ (8002d9c <HAL_GPIO_Init+0x334>)
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	089b      	lsrs	r3, r3, #2
 8002c38:	3302      	adds	r3, #2
 8002c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	220f      	movs	r2, #15
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43db      	mvns	r3, r3
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	4013      	ands	r3, r2
 8002c54:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002c5c:	d025      	beq.n	8002caa <HAL_GPIO_Init+0x242>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a4f      	ldr	r2, [pc, #316]	@ (8002da0 <HAL_GPIO_Init+0x338>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d01f      	beq.n	8002ca6 <HAL_GPIO_Init+0x23e>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a4e      	ldr	r2, [pc, #312]	@ (8002da4 <HAL_GPIO_Init+0x33c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d019      	beq.n	8002ca2 <HAL_GPIO_Init+0x23a>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a4d      	ldr	r2, [pc, #308]	@ (8002da8 <HAL_GPIO_Init+0x340>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d013      	beq.n	8002c9e <HAL_GPIO_Init+0x236>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a4c      	ldr	r2, [pc, #304]	@ (8002dac <HAL_GPIO_Init+0x344>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d00d      	beq.n	8002c9a <HAL_GPIO_Init+0x232>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a4b      	ldr	r2, [pc, #300]	@ (8002db0 <HAL_GPIO_Init+0x348>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d007      	beq.n	8002c96 <HAL_GPIO_Init+0x22e>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a4a      	ldr	r2, [pc, #296]	@ (8002db4 <HAL_GPIO_Init+0x34c>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d101      	bne.n	8002c92 <HAL_GPIO_Init+0x22a>
 8002c8e:	2306      	movs	r3, #6
 8002c90:	e00c      	b.n	8002cac <HAL_GPIO_Init+0x244>
 8002c92:	2307      	movs	r3, #7
 8002c94:	e00a      	b.n	8002cac <HAL_GPIO_Init+0x244>
 8002c96:	2305      	movs	r3, #5
 8002c98:	e008      	b.n	8002cac <HAL_GPIO_Init+0x244>
 8002c9a:	2304      	movs	r3, #4
 8002c9c:	e006      	b.n	8002cac <HAL_GPIO_Init+0x244>
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e004      	b.n	8002cac <HAL_GPIO_Init+0x244>
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	e002      	b.n	8002cac <HAL_GPIO_Init+0x244>
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e000      	b.n	8002cac <HAL_GPIO_Init+0x244>
 8002caa:	2300      	movs	r3, #0
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	f002 0203 	and.w	r2, r2, #3
 8002cb2:	0092      	lsls	r2, r2, #2
 8002cb4:	4093      	lsls	r3, r2
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002cbc:	4937      	ldr	r1, [pc, #220]	@ (8002d9c <HAL_GPIO_Init+0x334>)
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	089b      	lsrs	r3, r3, #2
 8002cc2:	3302      	adds	r3, #2
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cca:	4b3b      	ldr	r3, [pc, #236]	@ (8002db8 <HAL_GPIO_Init+0x350>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002cee:	4a32      	ldr	r2, [pc, #200]	@ (8002db8 <HAL_GPIO_Init+0x350>)
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002cf4:	4b30      	ldr	r3, [pc, #192]	@ (8002db8 <HAL_GPIO_Init+0x350>)
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4013      	ands	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d003      	beq.n	8002d18 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d18:	4a27      	ldr	r2, [pc, #156]	@ (8002db8 <HAL_GPIO_Init+0x350>)
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d1e:	4b26      	ldr	r3, [pc, #152]	@ (8002db8 <HAL_GPIO_Init+0x350>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	43db      	mvns	r3, r3
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d42:	4a1d      	ldr	r2, [pc, #116]	@ (8002db8 <HAL_GPIO_Init+0x350>)
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002d48:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <HAL_GPIO_Init+0x350>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	43db      	mvns	r3, r3
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	4013      	ands	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d003      	beq.n	8002d6c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d6c:	4a12      	ldr	r2, [pc, #72]	@ (8002db8 <HAL_GPIO_Init+0x350>)
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	3301      	adds	r3, #1
 8002d76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f47f ae78 	bne.w	8002a78 <HAL_GPIO_Init+0x10>
  }
}
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	371c      	adds	r7, #28
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	40010000 	.word	0x40010000
 8002da0:	48000400 	.word	0x48000400
 8002da4:	48000800 	.word	0x48000800
 8002da8:	48000c00 	.word	0x48000c00
 8002dac:	48001000 	.word	0x48001000
 8002db0:	48001400 	.word	0x48001400
 8002db4:	48001800 	.word	0x48001800
 8002db8:	40010400 	.word	0x40010400

08002dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	807b      	strh	r3, [r7, #2]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dcc:	787b      	ldrb	r3, [r7, #1]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d003      	beq.n	8002dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002dd2:	887a      	ldrh	r2, [r7, #2]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002dd8:	e002      	b.n	8002de0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002dda:	887a      	ldrh	r2, [r7, #2]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002df6:	4b08      	ldr	r3, [pc, #32]	@ (8002e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002df8:	695a      	ldr	r2, [r3, #20]
 8002dfa:	88fb      	ldrh	r3, [r7, #6]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d006      	beq.n	8002e10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e02:	4a05      	ldr	r2, [pc, #20]	@ (8002e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e04:	88fb      	ldrh	r3, [r7, #6]
 8002e06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e08:	88fb      	ldrh	r3, [r7, #6]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fd fd62 	bl	80008d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e10:	bf00      	nop
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40010400 	.word	0x40010400

08002e1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e08d      	b.n	8002f4a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d106      	bne.n	8002e48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7fe ff04 	bl	8001c50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2224      	movs	r2, #36	@ 0x24
 8002e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 0201 	bic.w	r2, r2, #1
 8002e5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d107      	bne.n	8002e96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	e006      	b.n	8002ea4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002ea2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d108      	bne.n	8002ebe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002eba:	605a      	str	r2, [r3, #4]
 8002ebc:	e007      	b.n	8002ece <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ecc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	6812      	ldr	r2, [r2, #0]
 8002ed8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002edc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ee0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ef0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	691a      	ldr	r2, [r3, #16]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	69d9      	ldr	r1, [r3, #28]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a1a      	ldr	r2, [r3, #32]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f042 0201 	orr.w	r2, r2, #1
 8002f2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2220      	movs	r2, #32
 8002f36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b083      	sub	sp, #12
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b20      	cmp	r3, #32
 8002f66:	d138      	bne.n	8002fda <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d101      	bne.n	8002f76 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f72:	2302      	movs	r3, #2
 8002f74:	e032      	b.n	8002fdc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2224      	movs	r2, #36	@ 0x24
 8002f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0201 	bic.w	r2, r2, #1
 8002f94:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002fa4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6819      	ldr	r1, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f042 0201 	orr.w	r2, r2, #1
 8002fc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2220      	movs	r2, #32
 8002fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	e000      	b.n	8002fdc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fda:	2302      	movs	r3, #2
  }
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b085      	sub	sp, #20
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b20      	cmp	r3, #32
 8002ffc:	d139      	bne.n	8003072 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003004:	2b01      	cmp	r3, #1
 8003006:	d101      	bne.n	800300c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003008:	2302      	movs	r3, #2
 800300a:	e033      	b.n	8003074 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2224      	movs	r2, #36	@ 0x24
 8003018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 0201 	bic.w	r2, r2, #1
 800302a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800303a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	021b      	lsls	r3, r3, #8
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	4313      	orrs	r3, r2
 8003044:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f042 0201 	orr.w	r2, r2, #1
 800305c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2220      	movs	r2, #32
 8003062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	e000      	b.n	8003074 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003072:	2302      	movs	r3, #2
  }
}
 8003074:	4618      	mov	r0, r3
 8003076:	3714      	adds	r7, #20
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003084:	4b04      	ldr	r3, [pc, #16]	@ (8003098 <HAL_PWREx_GetVoltageRange+0x18>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800308c:	4618      	mov	r0, r3
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	40007000 	.word	0x40007000

0800309c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030aa:	d130      	bne.n	800310e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80030ac:	4b23      	ldr	r3, [pc, #140]	@ (800313c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030b8:	d038      	beq.n	800312c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030ba:	4b20      	ldr	r3, [pc, #128]	@ (800313c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030c2:	4a1e      	ldr	r2, [pc, #120]	@ (800313c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003140 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2232      	movs	r2, #50	@ 0x32
 80030d0:	fb02 f303 	mul.w	r3, r2, r3
 80030d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003144 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80030d6:	fba2 2303 	umull	r2, r3, r2, r3
 80030da:	0c9b      	lsrs	r3, r3, #18
 80030dc:	3301      	adds	r3, #1
 80030de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030e0:	e002      	b.n	80030e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	3b01      	subs	r3, #1
 80030e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030e8:	4b14      	ldr	r3, [pc, #80]	@ (800313c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030f4:	d102      	bne.n	80030fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f2      	bne.n	80030e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030fc:	4b0f      	ldr	r3, [pc, #60]	@ (800313c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003108:	d110      	bne.n	800312c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e00f      	b.n	800312e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800310e:	4b0b      	ldr	r3, [pc, #44]	@ (800313c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800311a:	d007      	beq.n	800312c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800311c:	4b07      	ldr	r3, [pc, #28]	@ (800313c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003124:	4a05      	ldr	r2, [pc, #20]	@ (800313c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003126:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800312a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	40007000 	.word	0x40007000
 8003140:	20000080 	.word	0x20000080
 8003144:	431bde83 	.word	0x431bde83

08003148 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b088      	sub	sp, #32
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e3ca      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800315a:	4b97      	ldr	r3, [pc, #604]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f003 030c 	and.w	r3, r3, #12
 8003162:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003164:	4b94      	ldr	r3, [pc, #592]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	f003 0303 	and.w	r3, r3, #3
 800316c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0310 	and.w	r3, r3, #16
 8003176:	2b00      	cmp	r3, #0
 8003178:	f000 80e4 	beq.w	8003344 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d007      	beq.n	8003192 <HAL_RCC_OscConfig+0x4a>
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	2b0c      	cmp	r3, #12
 8003186:	f040 808b 	bne.w	80032a0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	2b01      	cmp	r3, #1
 800318e:	f040 8087 	bne.w	80032a0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003192:	4b89      	ldr	r3, [pc, #548]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d005      	beq.n	80031aa <HAL_RCC_OscConfig+0x62>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e3a2      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a1a      	ldr	r2, [r3, #32]
 80031ae:	4b82      	ldr	r3, [pc, #520]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0308 	and.w	r3, r3, #8
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d004      	beq.n	80031c4 <HAL_RCC_OscConfig+0x7c>
 80031ba:	4b7f      	ldr	r3, [pc, #508]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031c2:	e005      	b.n	80031d0 <HAL_RCC_OscConfig+0x88>
 80031c4:	4b7c      	ldr	r3, [pc, #496]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80031c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031ca:	091b      	lsrs	r3, r3, #4
 80031cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d223      	bcs.n	800321c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4618      	mov	r0, r3
 80031da:	f000 fd55 	bl	8003c88 <RCC_SetFlashLatencyFromMSIRange>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e383      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031e8:	4b73      	ldr	r3, [pc, #460]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a72      	ldr	r2, [pc, #456]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80031ee:	f043 0308 	orr.w	r3, r3, #8
 80031f2:	6013      	str	r3, [r2, #0]
 80031f4:	4b70      	ldr	r3, [pc, #448]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a1b      	ldr	r3, [r3, #32]
 8003200:	496d      	ldr	r1, [pc, #436]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003202:	4313      	orrs	r3, r2
 8003204:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003206:	4b6c      	ldr	r3, [pc, #432]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	021b      	lsls	r3, r3, #8
 8003214:	4968      	ldr	r1, [pc, #416]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003216:	4313      	orrs	r3, r2
 8003218:	604b      	str	r3, [r1, #4]
 800321a:	e025      	b.n	8003268 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800321c:	4b66      	ldr	r3, [pc, #408]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a65      	ldr	r2, [pc, #404]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003222:	f043 0308 	orr.w	r3, r3, #8
 8003226:	6013      	str	r3, [r2, #0]
 8003228:	4b63      	ldr	r3, [pc, #396]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	4960      	ldr	r1, [pc, #384]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003236:	4313      	orrs	r3, r2
 8003238:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800323a:	4b5f      	ldr	r3, [pc, #380]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	021b      	lsls	r3, r3, #8
 8003248:	495b      	ldr	r1, [pc, #364]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 800324a:	4313      	orrs	r3, r2
 800324c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d109      	bne.n	8003268 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	4618      	mov	r0, r3
 800325a:	f000 fd15 	bl	8003c88 <RCC_SetFlashLatencyFromMSIRange>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e343      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003268:	f000 fc4a 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 800326c:	4602      	mov	r2, r0
 800326e:	4b52      	ldr	r3, [pc, #328]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	091b      	lsrs	r3, r3, #4
 8003274:	f003 030f 	and.w	r3, r3, #15
 8003278:	4950      	ldr	r1, [pc, #320]	@ (80033bc <HAL_RCC_OscConfig+0x274>)
 800327a:	5ccb      	ldrb	r3, [r1, r3]
 800327c:	f003 031f 	and.w	r3, r3, #31
 8003280:	fa22 f303 	lsr.w	r3, r2, r3
 8003284:	4a4e      	ldr	r2, [pc, #312]	@ (80033c0 <HAL_RCC_OscConfig+0x278>)
 8003286:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003288:	4b4e      	ldr	r3, [pc, #312]	@ (80033c4 <HAL_RCC_OscConfig+0x27c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4618      	mov	r0, r3
 800328e:	f7fe ff47 	bl	8002120 <HAL_InitTick>
 8003292:	4603      	mov	r3, r0
 8003294:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d052      	beq.n	8003342 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800329c:	7bfb      	ldrb	r3, [r7, #15]
 800329e:	e327      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d032      	beq.n	800330e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80032a8:	4b43      	ldr	r3, [pc, #268]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a42      	ldr	r2, [pc, #264]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80032ae:	f043 0301 	orr.w	r3, r3, #1
 80032b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032b4:	f7fe ff84 	bl	80021c0 <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032bc:	f7fe ff80 	bl	80021c0 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e310      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032ce:	4b3a      	ldr	r3, [pc, #232]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032da:	4b37      	ldr	r3, [pc, #220]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a36      	ldr	r2, [pc, #216]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80032e0:	f043 0308 	orr.w	r3, r3, #8
 80032e4:	6013      	str	r3, [r2, #0]
 80032e6:	4b34      	ldr	r3, [pc, #208]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	4931      	ldr	r1, [pc, #196]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80032f4:	4313      	orrs	r3, r2
 80032f6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032f8:	4b2f      	ldr	r3, [pc, #188]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	021b      	lsls	r3, r3, #8
 8003306:	492c      	ldr	r1, [pc, #176]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003308:	4313      	orrs	r3, r2
 800330a:	604b      	str	r3, [r1, #4]
 800330c:	e01a      	b.n	8003344 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800330e:	4b2a      	ldr	r3, [pc, #168]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a29      	ldr	r2, [pc, #164]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003314:	f023 0301 	bic.w	r3, r3, #1
 8003318:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800331a:	f7fe ff51 	bl	80021c0 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003322:	f7fe ff4d 	bl	80021c0 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e2dd      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003334:	4b20      	ldr	r3, [pc, #128]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1f0      	bne.n	8003322 <HAL_RCC_OscConfig+0x1da>
 8003340:	e000      	b.n	8003344 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003342:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	2b00      	cmp	r3, #0
 800334e:	d074      	beq.n	800343a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	2b08      	cmp	r3, #8
 8003354:	d005      	beq.n	8003362 <HAL_RCC_OscConfig+0x21a>
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	2b0c      	cmp	r3, #12
 800335a:	d10e      	bne.n	800337a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	2b03      	cmp	r3, #3
 8003360:	d10b      	bne.n	800337a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003362:	4b15      	ldr	r3, [pc, #84]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d064      	beq.n	8003438 <HAL_RCC_OscConfig+0x2f0>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d160      	bne.n	8003438 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e2ba      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003382:	d106      	bne.n	8003392 <HAL_RCC_OscConfig+0x24a>
 8003384:	4b0c      	ldr	r3, [pc, #48]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a0b      	ldr	r2, [pc, #44]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 800338a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800338e:	6013      	str	r3, [r2, #0]
 8003390:	e026      	b.n	80033e0 <HAL_RCC_OscConfig+0x298>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800339a:	d115      	bne.n	80033c8 <HAL_RCC_OscConfig+0x280>
 800339c:	4b06      	ldr	r3, [pc, #24]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a05      	ldr	r2, [pc, #20]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80033a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033a6:	6013      	str	r3, [r2, #0]
 80033a8:	4b03      	ldr	r3, [pc, #12]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a02      	ldr	r2, [pc, #8]	@ (80033b8 <HAL_RCC_OscConfig+0x270>)
 80033ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033b2:	6013      	str	r3, [r2, #0]
 80033b4:	e014      	b.n	80033e0 <HAL_RCC_OscConfig+0x298>
 80033b6:	bf00      	nop
 80033b8:	40021000 	.word	0x40021000
 80033bc:	0800a060 	.word	0x0800a060
 80033c0:	20000080 	.word	0x20000080
 80033c4:	20000084 	.word	0x20000084
 80033c8:	4ba0      	ldr	r3, [pc, #640]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a9f      	ldr	r2, [pc, #636]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80033ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033d2:	6013      	str	r3, [r2, #0]
 80033d4:	4b9d      	ldr	r3, [pc, #628]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a9c      	ldr	r2, [pc, #624]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80033da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d013      	beq.n	8003410 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e8:	f7fe feea 	bl	80021c0 <HAL_GetTick>
 80033ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033ee:	e008      	b.n	8003402 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033f0:	f7fe fee6 	bl	80021c0 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b64      	cmp	r3, #100	@ 0x64
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e276      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003402:	4b92      	ldr	r3, [pc, #584]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d0f0      	beq.n	80033f0 <HAL_RCC_OscConfig+0x2a8>
 800340e:	e014      	b.n	800343a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003410:	f7fe fed6 	bl	80021c0 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003416:	e008      	b.n	800342a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003418:	f7fe fed2 	bl	80021c0 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b64      	cmp	r3, #100	@ 0x64
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e262      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800342a:	4b88      	ldr	r3, [pc, #544]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1f0      	bne.n	8003418 <HAL_RCC_OscConfig+0x2d0>
 8003436:	e000      	b.n	800343a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003438:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b00      	cmp	r3, #0
 8003444:	d060      	beq.n	8003508 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	2b04      	cmp	r3, #4
 800344a:	d005      	beq.n	8003458 <HAL_RCC_OscConfig+0x310>
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	2b0c      	cmp	r3, #12
 8003450:	d119      	bne.n	8003486 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	2b02      	cmp	r3, #2
 8003456:	d116      	bne.n	8003486 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003458:	4b7c      	ldr	r3, [pc, #496]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <HAL_RCC_OscConfig+0x328>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e23f      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003470:	4b76      	ldr	r3, [pc, #472]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	061b      	lsls	r3, r3, #24
 800347e:	4973      	ldr	r1, [pc, #460]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003480:	4313      	orrs	r3, r2
 8003482:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003484:	e040      	b.n	8003508 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d023      	beq.n	80034d6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800348e:	4b6f      	ldr	r3, [pc, #444]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a6e      	ldr	r2, [pc, #440]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003494:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003498:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800349a:	f7fe fe91 	bl	80021c0 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034a2:	f7fe fe8d 	bl	80021c0 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e21d      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034b4:	4b65      	ldr	r3, [pc, #404]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0f0      	beq.n	80034a2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034c0:	4b62      	ldr	r3, [pc, #392]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	061b      	lsls	r3, r3, #24
 80034ce:	495f      	ldr	r1, [pc, #380]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	604b      	str	r3, [r1, #4]
 80034d4:	e018      	b.n	8003508 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034d6:	4b5d      	ldr	r3, [pc, #372]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a5c      	ldr	r2, [pc, #368]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80034dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e2:	f7fe fe6d 	bl	80021c0 <HAL_GetTick>
 80034e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034e8:	e008      	b.n	80034fc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034ea:	f7fe fe69 	bl	80021c0 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d901      	bls.n	80034fc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e1f9      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034fc:	4b53      	ldr	r3, [pc, #332]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1f0      	bne.n	80034ea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b00      	cmp	r3, #0
 8003512:	d03c      	beq.n	800358e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d01c      	beq.n	8003556 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800351c:	4b4b      	ldr	r3, [pc, #300]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 800351e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003522:	4a4a      	ldr	r2, [pc, #296]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003524:	f043 0301 	orr.w	r3, r3, #1
 8003528:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352c:	f7fe fe48 	bl	80021c0 <HAL_GetTick>
 8003530:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003532:	e008      	b.n	8003546 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003534:	f7fe fe44 	bl	80021c0 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	2b02      	cmp	r3, #2
 8003540:	d901      	bls.n	8003546 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e1d4      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003546:	4b41      	ldr	r3, [pc, #260]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003548:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0ef      	beq.n	8003534 <HAL_RCC_OscConfig+0x3ec>
 8003554:	e01b      	b.n	800358e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003556:	4b3d      	ldr	r3, [pc, #244]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003558:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800355c:	4a3b      	ldr	r2, [pc, #236]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 800355e:	f023 0301 	bic.w	r3, r3, #1
 8003562:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003566:	f7fe fe2b 	bl	80021c0 <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800356c:	e008      	b.n	8003580 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800356e:	f7fe fe27 	bl	80021c0 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b02      	cmp	r3, #2
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e1b7      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003580:	4b32      	ldr	r3, [pc, #200]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003582:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1ef      	bne.n	800356e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0304 	and.w	r3, r3, #4
 8003596:	2b00      	cmp	r3, #0
 8003598:	f000 80a6 	beq.w	80036e8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800359c:	2300      	movs	r3, #0
 800359e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80035a0:	4b2a      	ldr	r3, [pc, #168]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80035a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d10d      	bne.n	80035c8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035ac:	4b27      	ldr	r3, [pc, #156]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80035ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b0:	4a26      	ldr	r2, [pc, #152]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80035b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80035b8:	4b24      	ldr	r3, [pc, #144]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 80035ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035c0:	60bb      	str	r3, [r7, #8]
 80035c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035c4:	2301      	movs	r3, #1
 80035c6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035c8:	4b21      	ldr	r3, [pc, #132]	@ (8003650 <HAL_RCC_OscConfig+0x508>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d118      	bne.n	8003606 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003650 <HAL_RCC_OscConfig+0x508>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a1d      	ldr	r2, [pc, #116]	@ (8003650 <HAL_RCC_OscConfig+0x508>)
 80035da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035e0:	f7fe fdee 	bl	80021c0 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035e8:	f7fe fdea 	bl	80021c0 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e17a      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035fa:	4b15      	ldr	r3, [pc, #84]	@ (8003650 <HAL_RCC_OscConfig+0x508>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0f0      	beq.n	80035e8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d108      	bne.n	8003620 <HAL_RCC_OscConfig+0x4d8>
 800360e:	4b0f      	ldr	r3, [pc, #60]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003614:	4a0d      	ldr	r2, [pc, #52]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003616:	f043 0301 	orr.w	r3, r3, #1
 800361a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800361e:	e029      	b.n	8003674 <HAL_RCC_OscConfig+0x52c>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	2b05      	cmp	r3, #5
 8003626:	d115      	bne.n	8003654 <HAL_RCC_OscConfig+0x50c>
 8003628:	4b08      	ldr	r3, [pc, #32]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800362e:	4a07      	ldr	r2, [pc, #28]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003630:	f043 0304 	orr.w	r3, r3, #4
 8003634:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003638:	4b04      	ldr	r3, [pc, #16]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 800363a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800363e:	4a03      	ldr	r2, [pc, #12]	@ (800364c <HAL_RCC_OscConfig+0x504>)
 8003640:	f043 0301 	orr.w	r3, r3, #1
 8003644:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003648:	e014      	b.n	8003674 <HAL_RCC_OscConfig+0x52c>
 800364a:	bf00      	nop
 800364c:	40021000 	.word	0x40021000
 8003650:	40007000 	.word	0x40007000
 8003654:	4b9c      	ldr	r3, [pc, #624]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800365a:	4a9b      	ldr	r2, [pc, #620]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800365c:	f023 0301 	bic.w	r3, r3, #1
 8003660:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003664:	4b98      	ldr	r3, [pc, #608]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366a:	4a97      	ldr	r2, [pc, #604]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800366c:	f023 0304 	bic.w	r3, r3, #4
 8003670:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d016      	beq.n	80036aa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800367c:	f7fe fda0 	bl	80021c0 <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003682:	e00a      	b.n	800369a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003684:	f7fe fd9c 	bl	80021c0 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003692:	4293      	cmp	r3, r2
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e12a      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800369a:	4b8b      	ldr	r3, [pc, #556]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800369c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0ed      	beq.n	8003684 <HAL_RCC_OscConfig+0x53c>
 80036a8:	e015      	b.n	80036d6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036aa:	f7fe fd89 	bl	80021c0 <HAL_GetTick>
 80036ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036b0:	e00a      	b.n	80036c8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036b2:	f7fe fd85 	bl	80021c0 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d901      	bls.n	80036c8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e113      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036c8:	4b7f      	ldr	r3, [pc, #508]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 80036ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1ed      	bne.n	80036b2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036d6:	7ffb      	ldrb	r3, [r7, #31]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d105      	bne.n	80036e8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036dc:	4b7a      	ldr	r3, [pc, #488]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 80036de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e0:	4a79      	ldr	r2, [pc, #484]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 80036e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036e6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f000 80fe 	beq.w	80038ee <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	f040 80d0 	bne.w	800389c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80036fc:	4b72      	ldr	r3, [pc, #456]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	f003 0203 	and.w	r2, r3, #3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800370c:	429a      	cmp	r2, r3
 800370e:	d130      	bne.n	8003772 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371a:	3b01      	subs	r3, #1
 800371c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800371e:	429a      	cmp	r2, r3
 8003720:	d127      	bne.n	8003772 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800372c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800372e:	429a      	cmp	r2, r3
 8003730:	d11f      	bne.n	8003772 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800373c:	2a07      	cmp	r2, #7
 800373e:	bf14      	ite	ne
 8003740:	2201      	movne	r2, #1
 8003742:	2200      	moveq	r2, #0
 8003744:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003746:	4293      	cmp	r3, r2
 8003748:	d113      	bne.n	8003772 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003754:	085b      	lsrs	r3, r3, #1
 8003756:	3b01      	subs	r3, #1
 8003758:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800375a:	429a      	cmp	r2, r3
 800375c:	d109      	bne.n	8003772 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003768:	085b      	lsrs	r3, r3, #1
 800376a:	3b01      	subs	r3, #1
 800376c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800376e:	429a      	cmp	r2, r3
 8003770:	d06e      	beq.n	8003850 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	2b0c      	cmp	r3, #12
 8003776:	d069      	beq.n	800384c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003778:	4b53      	ldr	r3, [pc, #332]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d105      	bne.n	8003790 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003784:	4b50      	ldr	r3, [pc, #320]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e0ad      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003794:	4b4c      	ldr	r3, [pc, #304]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a4b      	ldr	r2, [pc, #300]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800379a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800379e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037a0:	f7fe fd0e 	bl	80021c0 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a8:	f7fe fd0a 	bl	80021c0 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e09a      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037ba:	4b43      	ldr	r3, [pc, #268]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1f0      	bne.n	80037a8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037c6:	4b40      	ldr	r3, [pc, #256]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 80037c8:	68da      	ldr	r2, [r3, #12]
 80037ca:	4b40      	ldr	r3, [pc, #256]	@ (80038cc <HAL_RCC_OscConfig+0x784>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80037d6:	3a01      	subs	r2, #1
 80037d8:	0112      	lsls	r2, r2, #4
 80037da:	4311      	orrs	r1, r2
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80037e0:	0212      	lsls	r2, r2, #8
 80037e2:	4311      	orrs	r1, r2
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80037e8:	0852      	lsrs	r2, r2, #1
 80037ea:	3a01      	subs	r2, #1
 80037ec:	0552      	lsls	r2, r2, #21
 80037ee:	4311      	orrs	r1, r2
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80037f4:	0852      	lsrs	r2, r2, #1
 80037f6:	3a01      	subs	r2, #1
 80037f8:	0652      	lsls	r2, r2, #25
 80037fa:	4311      	orrs	r1, r2
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003800:	0912      	lsrs	r2, r2, #4
 8003802:	0452      	lsls	r2, r2, #17
 8003804:	430a      	orrs	r2, r1
 8003806:	4930      	ldr	r1, [pc, #192]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003808:	4313      	orrs	r3, r2
 800380a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800380c:	4b2e      	ldr	r3, [pc, #184]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a2d      	ldr	r2, [pc, #180]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003812:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003816:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003818:	4b2b      	ldr	r3, [pc, #172]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	4a2a      	ldr	r2, [pc, #168]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800381e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003822:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003824:	f7fe fccc 	bl	80021c0 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382c:	f7fe fcc8 	bl	80021c0 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e058      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800383e:	4b22      	ldr	r3, [pc, #136]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d0f0      	beq.n	800382c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800384a:	e050      	b.n	80038ee <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e04f      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003850:	4b1d      	ldr	r3, [pc, #116]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d148      	bne.n	80038ee <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800385c:	4b1a      	ldr	r3, [pc, #104]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a19      	ldr	r2, [pc, #100]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003862:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003866:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003868:	4b17      	ldr	r3, [pc, #92]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	4a16      	ldr	r2, [pc, #88]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 800386e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003872:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003874:	f7fe fca4 	bl	80021c0 <HAL_GetTick>
 8003878:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800387a:	e008      	b.n	800388e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800387c:	f7fe fca0 	bl	80021c0 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b02      	cmp	r3, #2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e030      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800388e:	4b0e      	ldr	r3, [pc, #56]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0f0      	beq.n	800387c <HAL_RCC_OscConfig+0x734>
 800389a:	e028      	b.n	80038ee <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	2b0c      	cmp	r3, #12
 80038a0:	d023      	beq.n	80038ea <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038a2:	4b09      	ldr	r3, [pc, #36]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a08      	ldr	r2, [pc, #32]	@ (80038c8 <HAL_RCC_OscConfig+0x780>)
 80038a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ae:	f7fe fc87 	bl	80021c0 <HAL_GetTick>
 80038b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038b4:	e00c      	b.n	80038d0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b6:	f7fe fc83 	bl	80021c0 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b02      	cmp	r3, #2
 80038c2:	d905      	bls.n	80038d0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e013      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
 80038c8:	40021000 	.word	0x40021000
 80038cc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038d0:	4b09      	ldr	r3, [pc, #36]	@ (80038f8 <HAL_RCC_OscConfig+0x7b0>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1ec      	bne.n	80038b6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80038dc:	4b06      	ldr	r3, [pc, #24]	@ (80038f8 <HAL_RCC_OscConfig+0x7b0>)
 80038de:	68da      	ldr	r2, [r3, #12]
 80038e0:	4905      	ldr	r1, [pc, #20]	@ (80038f8 <HAL_RCC_OscConfig+0x7b0>)
 80038e2:	4b06      	ldr	r3, [pc, #24]	@ (80038fc <HAL_RCC_OscConfig+0x7b4>)
 80038e4:	4013      	ands	r3, r2
 80038e6:	60cb      	str	r3, [r1, #12]
 80038e8:	e001      	b.n	80038ee <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e000      	b.n	80038f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3720      	adds	r7, #32
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40021000 	.word	0x40021000
 80038fc:	feeefffc 	.word	0xfeeefffc

08003900 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e0e7      	b.n	8003ae4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003914:	4b75      	ldr	r3, [pc, #468]	@ (8003aec <HAL_RCC_ClockConfig+0x1ec>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0307 	and.w	r3, r3, #7
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	429a      	cmp	r2, r3
 8003920:	d910      	bls.n	8003944 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003922:	4b72      	ldr	r3, [pc, #456]	@ (8003aec <HAL_RCC_ClockConfig+0x1ec>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f023 0207 	bic.w	r2, r3, #7
 800392a:	4970      	ldr	r1, [pc, #448]	@ (8003aec <HAL_RCC_ClockConfig+0x1ec>)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	4313      	orrs	r3, r2
 8003930:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003932:	4b6e      	ldr	r3, [pc, #440]	@ (8003aec <HAL_RCC_ClockConfig+0x1ec>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0307 	and.w	r3, r3, #7
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	429a      	cmp	r2, r3
 800393e:	d001      	beq.n	8003944 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e0cf      	b.n	8003ae4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0302 	and.w	r3, r3, #2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d010      	beq.n	8003972 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689a      	ldr	r2, [r3, #8]
 8003954:	4b66      	ldr	r3, [pc, #408]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800395c:	429a      	cmp	r2, r3
 800395e:	d908      	bls.n	8003972 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003960:	4b63      	ldr	r3, [pc, #396]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	4960      	ldr	r1, [pc, #384]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 800396e:	4313      	orrs	r3, r2
 8003970:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	2b00      	cmp	r3, #0
 800397c:	d04c      	beq.n	8003a18 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	2b03      	cmp	r3, #3
 8003984:	d107      	bne.n	8003996 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003986:	4b5a      	ldr	r3, [pc, #360]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d121      	bne.n	80039d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e0a6      	b.n	8003ae4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	2b02      	cmp	r3, #2
 800399c:	d107      	bne.n	80039ae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800399e:	4b54      	ldr	r3, [pc, #336]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d115      	bne.n	80039d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e09a      	b.n	8003ae4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d107      	bne.n	80039c6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039b6:	4b4e      	ldr	r3, [pc, #312]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d109      	bne.n	80039d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e08e      	b.n	8003ae4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039c6:	4b4a      	ldr	r3, [pc, #296]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e086      	b.n	8003ae4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039d6:	4b46      	ldr	r3, [pc, #280]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f023 0203 	bic.w	r2, r3, #3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	4943      	ldr	r1, [pc, #268]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039e8:	f7fe fbea 	bl	80021c0 <HAL_GetTick>
 80039ec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ee:	e00a      	b.n	8003a06 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039f0:	f7fe fbe6 	bl	80021c0 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d901      	bls.n	8003a06 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e06e      	b.n	8003ae4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a06:	4b3a      	ldr	r3, [pc, #232]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 020c 	and.w	r2, r3, #12
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d1eb      	bne.n	80039f0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d010      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	4b31      	ldr	r3, [pc, #196]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d208      	bcs.n	8003a46 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a34:	4b2e      	ldr	r3, [pc, #184]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	492b      	ldr	r1, [pc, #172]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a46:	4b29      	ldr	r3, [pc, #164]	@ (8003aec <HAL_RCC_ClockConfig+0x1ec>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0307 	and.w	r3, r3, #7
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d210      	bcs.n	8003a76 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a54:	4b25      	ldr	r3, [pc, #148]	@ (8003aec <HAL_RCC_ClockConfig+0x1ec>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f023 0207 	bic.w	r2, r3, #7
 8003a5c:	4923      	ldr	r1, [pc, #140]	@ (8003aec <HAL_RCC_ClockConfig+0x1ec>)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a64:	4b21      	ldr	r3, [pc, #132]	@ (8003aec <HAL_RCC_ClockConfig+0x1ec>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	683a      	ldr	r2, [r7, #0]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d001      	beq.n	8003a76 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e036      	b.n	8003ae4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0304 	and.w	r3, r3, #4
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d008      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a82:	4b1b      	ldr	r3, [pc, #108]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	4918      	ldr	r1, [pc, #96]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0308 	and.w	r3, r3, #8
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d009      	beq.n	8003ab4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003aa0:	4b13      	ldr	r3, [pc, #76]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	00db      	lsls	r3, r3, #3
 8003aae:	4910      	ldr	r1, [pc, #64]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ab4:	f000 f824 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	4b0d      	ldr	r3, [pc, #52]	@ (8003af0 <HAL_RCC_ClockConfig+0x1f0>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	091b      	lsrs	r3, r3, #4
 8003ac0:	f003 030f 	and.w	r3, r3, #15
 8003ac4:	490b      	ldr	r1, [pc, #44]	@ (8003af4 <HAL_RCC_ClockConfig+0x1f4>)
 8003ac6:	5ccb      	ldrb	r3, [r1, r3]
 8003ac8:	f003 031f 	and.w	r3, r3, #31
 8003acc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad0:	4a09      	ldr	r2, [pc, #36]	@ (8003af8 <HAL_RCC_ClockConfig+0x1f8>)
 8003ad2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ad4:	4b09      	ldr	r3, [pc, #36]	@ (8003afc <HAL_RCC_ClockConfig+0x1fc>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7fe fb21 	bl	8002120 <HAL_InitTick>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	72fb      	strb	r3, [r7, #11]

  return status;
 8003ae2:	7afb      	ldrb	r3, [r7, #11]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3710      	adds	r7, #16
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40022000 	.word	0x40022000
 8003af0:	40021000 	.word	0x40021000
 8003af4:	0800a060 	.word	0x0800a060
 8003af8:	20000080 	.word	0x20000080
 8003afc:	20000084 	.word	0x20000084

08003b00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b089      	sub	sp, #36	@ 0x24
 8003b04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003b06:	2300      	movs	r3, #0
 8003b08:	61fb      	str	r3, [r7, #28]
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b0e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 030c 	and.w	r3, r3, #12
 8003b16:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b18:	4b3b      	ldr	r3, [pc, #236]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	f003 0303 	and.w	r3, r3, #3
 8003b20:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d005      	beq.n	8003b34 <HAL_RCC_GetSysClockFreq+0x34>
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	2b0c      	cmp	r3, #12
 8003b2c:	d121      	bne.n	8003b72 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d11e      	bne.n	8003b72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b34:	4b34      	ldr	r3, [pc, #208]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0308 	and.w	r3, r3, #8
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d107      	bne.n	8003b50 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b40:	4b31      	ldr	r3, [pc, #196]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b46:	0a1b      	lsrs	r3, r3, #8
 8003b48:	f003 030f 	and.w	r3, r3, #15
 8003b4c:	61fb      	str	r3, [r7, #28]
 8003b4e:	e005      	b.n	8003b5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b50:	4b2d      	ldr	r3, [pc, #180]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	091b      	lsrs	r3, r3, #4
 8003b56:	f003 030f 	and.w	r3, r3, #15
 8003b5a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b5c:	4a2b      	ldr	r2, [pc, #172]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b64:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10d      	bne.n	8003b88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b70:	e00a      	b.n	8003b88 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	2b04      	cmp	r3, #4
 8003b76:	d102      	bne.n	8003b7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b78:	4b25      	ldr	r3, [pc, #148]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b7a:	61bb      	str	r3, [r7, #24]
 8003b7c:	e004      	b.n	8003b88 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	2b08      	cmp	r3, #8
 8003b82:	d101      	bne.n	8003b88 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b84:	4b23      	ldr	r3, [pc, #140]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b86:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	2b0c      	cmp	r3, #12
 8003b8c:	d134      	bne.n	8003bf8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d003      	beq.n	8003ba6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	2b03      	cmp	r3, #3
 8003ba2:	d003      	beq.n	8003bac <HAL_RCC_GetSysClockFreq+0xac>
 8003ba4:	e005      	b.n	8003bb2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ba8:	617b      	str	r3, [r7, #20]
      break;
 8003baa:	e005      	b.n	8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003bac:	4b19      	ldr	r3, [pc, #100]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x114>)
 8003bae:	617b      	str	r3, [r7, #20]
      break;
 8003bb0:	e002      	b.n	8003bb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	617b      	str	r3, [r7, #20]
      break;
 8003bb6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003bb8:	4b13      	ldr	r3, [pc, #76]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	091b      	lsrs	r3, r3, #4
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003bc6:	4b10      	ldr	r3, [pc, #64]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	0a1b      	lsrs	r3, r3, #8
 8003bcc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bd0:	697a      	ldr	r2, [r7, #20]
 8003bd2:	fb03 f202 	mul.w	r2, r3, r2
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bdc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bde:	4b0a      	ldr	r3, [pc, #40]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	0e5b      	lsrs	r3, r3, #25
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	3301      	adds	r3, #1
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003bf8:	69bb      	ldr	r3, [r7, #24]
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3724      	adds	r7, #36	@ 0x24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	0800a078 	.word	0x0800a078
 8003c10:	00f42400 	.word	0x00f42400
 8003c14:	007a1200 	.word	0x007a1200

08003c18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c1c:	4b03      	ldr	r3, [pc, #12]	@ (8003c2c <HAL_RCC_GetHCLKFreq+0x14>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	20000080 	.word	0x20000080

08003c30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c34:	f7ff fff0 	bl	8003c18 <HAL_RCC_GetHCLKFreq>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	4b06      	ldr	r3, [pc, #24]	@ (8003c54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	0a1b      	lsrs	r3, r3, #8
 8003c40:	f003 0307 	and.w	r3, r3, #7
 8003c44:	4904      	ldr	r1, [pc, #16]	@ (8003c58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c46:	5ccb      	ldrb	r3, [r1, r3]
 8003c48:	f003 031f 	and.w	r3, r3, #31
 8003c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	40021000 	.word	0x40021000
 8003c58:	0800a070 	.word	0x0800a070

08003c5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c60:	f7ff ffda 	bl	8003c18 <HAL_RCC_GetHCLKFreq>
 8003c64:	4602      	mov	r2, r0
 8003c66:	4b06      	ldr	r3, [pc, #24]	@ (8003c80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	0adb      	lsrs	r3, r3, #11
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	4904      	ldr	r1, [pc, #16]	@ (8003c84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c72:	5ccb      	ldrb	r3, [r1, r3]
 8003c74:	f003 031f 	and.w	r3, r3, #31
 8003c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40021000 	.word	0x40021000
 8003c84:	0800a070 	.word	0x0800a070

08003c88 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c90:	2300      	movs	r3, #0
 8003c92:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c94:	4b2a      	ldr	r3, [pc, #168]	@ (8003d40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003ca0:	f7ff f9ee 	bl	8003080 <HAL_PWREx_GetVoltageRange>
 8003ca4:	6178      	str	r0, [r7, #20]
 8003ca6:	e014      	b.n	8003cd2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ca8:	4b25      	ldr	r3, [pc, #148]	@ (8003d40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cac:	4a24      	ldr	r2, [pc, #144]	@ (8003d40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cb4:	4b22      	ldr	r3, [pc, #136]	@ (8003d40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cbc:	60fb      	str	r3, [r7, #12]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003cc0:	f7ff f9de 	bl	8003080 <HAL_PWREx_GetVoltageRange>
 8003cc4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8003d40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cca:	4a1d      	ldr	r2, [pc, #116]	@ (8003d40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ccc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cd0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cd8:	d10b      	bne.n	8003cf2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b80      	cmp	r3, #128	@ 0x80
 8003cde:	d919      	bls.n	8003d14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2ba0      	cmp	r3, #160	@ 0xa0
 8003ce4:	d902      	bls.n	8003cec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	613b      	str	r3, [r7, #16]
 8003cea:	e013      	b.n	8003d14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cec:	2301      	movs	r3, #1
 8003cee:	613b      	str	r3, [r7, #16]
 8003cf0:	e010      	b.n	8003d14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2b80      	cmp	r3, #128	@ 0x80
 8003cf6:	d902      	bls.n	8003cfe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	613b      	str	r3, [r7, #16]
 8003cfc:	e00a      	b.n	8003d14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b80      	cmp	r3, #128	@ 0x80
 8003d02:	d102      	bne.n	8003d0a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d04:	2302      	movs	r3, #2
 8003d06:	613b      	str	r3, [r7, #16]
 8003d08:	e004      	b.n	8003d14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b70      	cmp	r3, #112	@ 0x70
 8003d0e:	d101      	bne.n	8003d14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d10:	2301      	movs	r3, #1
 8003d12:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d14:	4b0b      	ldr	r3, [pc, #44]	@ (8003d44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f023 0207 	bic.w	r2, r3, #7
 8003d1c:	4909      	ldr	r1, [pc, #36]	@ (8003d44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d24:	4b07      	ldr	r3, [pc, #28]	@ (8003d44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0307 	and.w	r3, r3, #7
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d001      	beq.n	8003d36 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e000      	b.n	8003d38 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3718      	adds	r7, #24
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	40021000 	.word	0x40021000
 8003d44:	40022000 	.word	0x40022000

08003d48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d50:	2300      	movs	r3, #0
 8003d52:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d54:	2300      	movs	r3, #0
 8003d56:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d041      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d68:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d6c:	d02a      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d6e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d72:	d824      	bhi.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d74:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d78:	d008      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d7a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d7e:	d81e      	bhi.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00a      	beq.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d88:	d010      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d8a:	e018      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d8c:	4b86      	ldr	r3, [pc, #536]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	4a85      	ldr	r2, [pc, #532]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d96:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d98:	e015      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	3304      	adds	r3, #4
 8003d9e:	2100      	movs	r1, #0
 8003da0:	4618      	mov	r0, r3
 8003da2:	f000 fabb 	bl	800431c <RCCEx_PLLSAI1_Config>
 8003da6:	4603      	mov	r3, r0
 8003da8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003daa:	e00c      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	3320      	adds	r3, #32
 8003db0:	2100      	movs	r1, #0
 8003db2:	4618      	mov	r0, r3
 8003db4:	f000 fba6 	bl	8004504 <RCCEx_PLLSAI2_Config>
 8003db8:	4603      	mov	r3, r0
 8003dba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003dbc:	e003      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	74fb      	strb	r3, [r7, #19]
      break;
 8003dc2:	e000      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003dc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dc6:	7cfb      	ldrb	r3, [r7, #19]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10b      	bne.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003dcc:	4b76      	ldr	r3, [pc, #472]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dd2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003dda:	4973      	ldr	r1, [pc, #460]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003de2:	e001      	b.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003de4:	7cfb      	ldrb	r3, [r7, #19]
 8003de6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d041      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003df8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003dfc:	d02a      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003dfe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e02:	d824      	bhi.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e08:	d008      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e0e:	d81e      	bhi.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003e14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e18:	d010      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e1a:	e018      	b.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e1c:	4b62      	ldr	r3, [pc, #392]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	4a61      	ldr	r2, [pc, #388]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e26:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e28:	e015      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	3304      	adds	r3, #4
 8003e2e:	2100      	movs	r1, #0
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 fa73 	bl	800431c <RCCEx_PLLSAI1_Config>
 8003e36:	4603      	mov	r3, r0
 8003e38:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e3a:	e00c      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	3320      	adds	r3, #32
 8003e40:	2100      	movs	r1, #0
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 fb5e 	bl	8004504 <RCCEx_PLLSAI2_Config>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e4c:	e003      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	74fb      	strb	r3, [r7, #19]
      break;
 8003e52:	e000      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003e54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e56:	7cfb      	ldrb	r3, [r7, #19]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10b      	bne.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e5c:	4b52      	ldr	r3, [pc, #328]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e62:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e6a:	494f      	ldr	r1, [pc, #316]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e72:	e001      	b.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e74:	7cfb      	ldrb	r3, [r7, #19]
 8003e76:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 80a0 	beq.w	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e86:	2300      	movs	r3, #0
 8003e88:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e8a:	4b47      	ldr	r3, [pc, #284]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e96:	2301      	movs	r3, #1
 8003e98:	e000      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00d      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ea0:	4b41      	ldr	r3, [pc, #260]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea4:	4a40      	ldr	r2, [pc, #256]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ea6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003eaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8003eac:	4b3e      	ldr	r3, [pc, #248]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eb4:	60bb      	str	r3, [r7, #8]
 8003eb6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ebc:	4b3b      	ldr	r3, [pc, #236]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a3a      	ldr	r2, [pc, #232]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ec2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ec6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ec8:	f7fe f97a 	bl	80021c0 <HAL_GetTick>
 8003ecc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ece:	e009      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ed0:	f7fe f976 	bl	80021c0 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d902      	bls.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	74fb      	strb	r3, [r7, #19]
        break;
 8003ee2:	e005      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ee4:	4b31      	ldr	r3, [pc, #196]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d0ef      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003ef0:	7cfb      	ldrb	r3, [r7, #19]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d15c      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ef6:	4b2c      	ldr	r3, [pc, #176]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003efc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f00:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d01f      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d019      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f14:	4b24      	ldr	r3, [pc, #144]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f1e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f20:	4b21      	ldr	r3, [pc, #132]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f26:	4a20      	ldr	r2, [pc, #128]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f30:	4b1d      	ldr	r3, [pc, #116]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f36:	4a1c      	ldr	r2, [pc, #112]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f40:	4a19      	ldr	r2, [pc, #100]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d016      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f52:	f7fe f935 	bl	80021c0 <HAL_GetTick>
 8003f56:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f58:	e00b      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f5a:	f7fe f931 	bl	80021c0 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d902      	bls.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	74fb      	strb	r3, [r7, #19]
            break;
 8003f70:	e006      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f72:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d0ec      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f80:	7cfb      	ldrb	r3, [r7, #19]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10c      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f86:	4b08      	ldr	r3, [pc, #32]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f96:	4904      	ldr	r1, [pc, #16]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f9e:	e009      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003fa0:	7cfb      	ldrb	r3, [r7, #19]
 8003fa2:	74bb      	strb	r3, [r7, #18]
 8003fa4:	e006      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003fa6:	bf00      	nop
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fb0:	7cfb      	ldrb	r3, [r7, #19]
 8003fb2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fb4:	7c7b      	ldrb	r3, [r7, #17]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d105      	bne.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fba:	4b9e      	ldr	r3, [pc, #632]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fbe:	4a9d      	ldr	r2, [pc, #628]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fc4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00a      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003fd2:	4b98      	ldr	r3, [pc, #608]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd8:	f023 0203 	bic.w	r2, r3, #3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe0:	4994      	ldr	r1, [pc, #592]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00a      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ff4:	4b8f      	ldr	r3, [pc, #572]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ffa:	f023 020c 	bic.w	r2, r3, #12
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004002:	498c      	ldr	r1, [pc, #560]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004004:	4313      	orrs	r3, r2
 8004006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0304 	and.w	r3, r3, #4
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00a      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004016:	4b87      	ldr	r3, [pc, #540]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800401c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004024:	4983      	ldr	r1, [pc, #524]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004026:	4313      	orrs	r3, r2
 8004028:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0308 	and.w	r3, r3, #8
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00a      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004038:	4b7e      	ldr	r3, [pc, #504]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800403e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004046:	497b      	ldr	r1, [pc, #492]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004048:	4313      	orrs	r3, r2
 800404a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0310 	and.w	r3, r3, #16
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00a      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800405a:	4b76      	ldr	r3, [pc, #472]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800405c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004060:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004068:	4972      	ldr	r1, [pc, #456]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406a:	4313      	orrs	r3, r2
 800406c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0320 	and.w	r3, r3, #32
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00a      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800407c:	4b6d      	ldr	r3, [pc, #436]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800407e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004082:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800408a:	496a      	ldr	r1, [pc, #424]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800408c:	4313      	orrs	r3, r2
 800408e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00a      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800409e:	4b65      	ldr	r3, [pc, #404]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ac:	4961      	ldr	r1, [pc, #388]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d00a      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040c0:	4b5c      	ldr	r3, [pc, #368]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ce:	4959      	ldr	r1, [pc, #356]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00a      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040e2:	4b54      	ldr	r3, [pc, #336]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040f0:	4950      	ldr	r1, [pc, #320]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00a      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004104:	4b4b      	ldr	r3, [pc, #300]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800410a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004112:	4948      	ldr	r1, [pc, #288]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004114:	4313      	orrs	r3, r2
 8004116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00a      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004126:	4b43      	ldr	r3, [pc, #268]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004134:	493f      	ldr	r1, [pc, #252]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004136:	4313      	orrs	r3, r2
 8004138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d028      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004148:	4b3a      	ldr	r3, [pc, #232]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800414a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800414e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004156:	4937      	ldr	r1, [pc, #220]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004158:	4313      	orrs	r3, r2
 800415a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004162:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004166:	d106      	bne.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004168:	4b32      	ldr	r3, [pc, #200]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	4a31      	ldr	r2, [pc, #196]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004172:	60d3      	str	r3, [r2, #12]
 8004174:	e011      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800417a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800417e:	d10c      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	3304      	adds	r3, #4
 8004184:	2101      	movs	r1, #1
 8004186:	4618      	mov	r0, r3
 8004188:	f000 f8c8 	bl	800431c <RCCEx_PLLSAI1_Config>
 800418c:	4603      	mov	r3, r0
 800418e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004190:	7cfb      	ldrb	r3, [r7, #19]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d001      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004196:	7cfb      	ldrb	r3, [r7, #19]
 8004198:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d028      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80041a6:	4b23      	ldr	r3, [pc, #140]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b4:	491f      	ldr	r1, [pc, #124]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041c4:	d106      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041d0:	60d3      	str	r3, [r2, #12]
 80041d2:	e011      	b.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041dc:	d10c      	bne.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	3304      	adds	r3, #4
 80041e2:	2101      	movs	r1, #1
 80041e4:	4618      	mov	r0, r3
 80041e6:	f000 f899 	bl	800431c <RCCEx_PLLSAI1_Config>
 80041ea:	4603      	mov	r3, r0
 80041ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041ee:	7cfb      	ldrb	r3, [r7, #19]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80041f4:	7cfb      	ldrb	r3, [r7, #19]
 80041f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d02b      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004204:	4b0b      	ldr	r3, [pc, #44]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800420a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004212:	4908      	ldr	r1, [pc, #32]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004214:	4313      	orrs	r3, r2
 8004216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800421e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004222:	d109      	bne.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004224:	4b03      	ldr	r3, [pc, #12]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	4a02      	ldr	r2, [pc, #8]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800422a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800422e:	60d3      	str	r3, [r2, #12]
 8004230:	e014      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004232:	bf00      	nop
 8004234:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800423c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004240:	d10c      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3304      	adds	r3, #4
 8004246:	2101      	movs	r1, #1
 8004248:	4618      	mov	r0, r3
 800424a:	f000 f867 	bl	800431c <RCCEx_PLLSAI1_Config>
 800424e:	4603      	mov	r3, r0
 8004250:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004252:	7cfb      	ldrb	r3, [r7, #19]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004258:	7cfb      	ldrb	r3, [r7, #19]
 800425a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d02f      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004268:	4b2b      	ldr	r3, [pc, #172]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004276:	4928      	ldr	r1, [pc, #160]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004278:	4313      	orrs	r3, r2
 800427a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004282:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004286:	d10d      	bne.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3304      	adds	r3, #4
 800428c:	2102      	movs	r1, #2
 800428e:	4618      	mov	r0, r3
 8004290:	f000 f844 	bl	800431c <RCCEx_PLLSAI1_Config>
 8004294:	4603      	mov	r3, r0
 8004296:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004298:	7cfb      	ldrb	r3, [r7, #19]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d014      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800429e:	7cfb      	ldrb	r3, [r7, #19]
 80042a0:	74bb      	strb	r3, [r7, #18]
 80042a2:	e011      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042ac:	d10c      	bne.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	3320      	adds	r3, #32
 80042b2:	2102      	movs	r1, #2
 80042b4:	4618      	mov	r0, r3
 80042b6:	f000 f925 	bl	8004504 <RCCEx_PLLSAI2_Config>
 80042ba:	4603      	mov	r3, r0
 80042bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042be:	7cfb      	ldrb	r3, [r7, #19]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80042c4:	7cfb      	ldrb	r3, [r7, #19]
 80042c6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00a      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80042d4:	4b10      	ldr	r3, [pc, #64]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042da:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042e2:	490d      	ldr	r1, [pc, #52]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00b      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042f6:	4b08      	ldr	r3, [pc, #32]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042fc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004306:	4904      	ldr	r1, [pc, #16]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004308:	4313      	orrs	r3, r2
 800430a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800430e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004310:	4618      	mov	r0, r3
 8004312:	3718      	adds	r7, #24
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40021000 	.word	0x40021000

0800431c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004326:	2300      	movs	r3, #0
 8004328:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800432a:	4b75      	ldr	r3, [pc, #468]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	f003 0303 	and.w	r3, r3, #3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d018      	beq.n	8004368 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004336:	4b72      	ldr	r3, [pc, #456]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f003 0203 	and.w	r2, r3, #3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	429a      	cmp	r2, r3
 8004344:	d10d      	bne.n	8004362 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
       ||
 800434a:	2b00      	cmp	r3, #0
 800434c:	d009      	beq.n	8004362 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800434e:	4b6c      	ldr	r3, [pc, #432]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	091b      	lsrs	r3, r3, #4
 8004354:	f003 0307 	and.w	r3, r3, #7
 8004358:	1c5a      	adds	r2, r3, #1
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
       ||
 800435e:	429a      	cmp	r2, r3
 8004360:	d047      	beq.n	80043f2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	73fb      	strb	r3, [r7, #15]
 8004366:	e044      	b.n	80043f2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2b03      	cmp	r3, #3
 800436e:	d018      	beq.n	80043a2 <RCCEx_PLLSAI1_Config+0x86>
 8004370:	2b03      	cmp	r3, #3
 8004372:	d825      	bhi.n	80043c0 <RCCEx_PLLSAI1_Config+0xa4>
 8004374:	2b01      	cmp	r3, #1
 8004376:	d002      	beq.n	800437e <RCCEx_PLLSAI1_Config+0x62>
 8004378:	2b02      	cmp	r3, #2
 800437a:	d009      	beq.n	8004390 <RCCEx_PLLSAI1_Config+0x74>
 800437c:	e020      	b.n	80043c0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800437e:	4b60      	ldr	r3, [pc, #384]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d11d      	bne.n	80043c6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800438e:	e01a      	b.n	80043c6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004390:	4b5b      	ldr	r3, [pc, #364]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004398:	2b00      	cmp	r3, #0
 800439a:	d116      	bne.n	80043ca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043a0:	e013      	b.n	80043ca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043a2:	4b57      	ldr	r3, [pc, #348]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10f      	bne.n	80043ce <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043ae:	4b54      	ldr	r3, [pc, #336]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d109      	bne.n	80043ce <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043be:	e006      	b.n	80043ce <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	73fb      	strb	r3, [r7, #15]
      break;
 80043c4:	e004      	b.n	80043d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043c6:	bf00      	nop
 80043c8:	e002      	b.n	80043d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043ca:	bf00      	nop
 80043cc:	e000      	b.n	80043d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80043d0:	7bfb      	ldrb	r3, [r7, #15]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10d      	bne.n	80043f2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80043d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6819      	ldr	r1, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	3b01      	subs	r3, #1
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	430b      	orrs	r3, r1
 80043ec:	4944      	ldr	r1, [pc, #272]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043f2:	7bfb      	ldrb	r3, [r7, #15]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d17d      	bne.n	80044f4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043f8:	4b41      	ldr	r3, [pc, #260]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a40      	ldr	r2, [pc, #256]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004402:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004404:	f7fd fedc 	bl	80021c0 <HAL_GetTick>
 8004408:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800440a:	e009      	b.n	8004420 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800440c:	f7fd fed8 	bl	80021c0 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b02      	cmp	r3, #2
 8004418:	d902      	bls.n	8004420 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	73fb      	strb	r3, [r7, #15]
        break;
 800441e:	e005      	b.n	800442c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004420:	4b37      	ldr	r3, [pc, #220]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1ef      	bne.n	800440c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800442c:	7bfb      	ldrb	r3, [r7, #15]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d160      	bne.n	80044f4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d111      	bne.n	800445c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004438:	4b31      	ldr	r3, [pc, #196]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004440:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6892      	ldr	r2, [r2, #8]
 8004448:	0211      	lsls	r1, r2, #8
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	68d2      	ldr	r2, [r2, #12]
 800444e:	0912      	lsrs	r2, r2, #4
 8004450:	0452      	lsls	r2, r2, #17
 8004452:	430a      	orrs	r2, r1
 8004454:	492a      	ldr	r1, [pc, #168]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004456:	4313      	orrs	r3, r2
 8004458:	610b      	str	r3, [r1, #16]
 800445a:	e027      	b.n	80044ac <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d112      	bne.n	8004488 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004462:	4b27      	ldr	r3, [pc, #156]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800446a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6892      	ldr	r2, [r2, #8]
 8004472:	0211      	lsls	r1, r2, #8
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6912      	ldr	r2, [r2, #16]
 8004478:	0852      	lsrs	r2, r2, #1
 800447a:	3a01      	subs	r2, #1
 800447c:	0552      	lsls	r2, r2, #21
 800447e:	430a      	orrs	r2, r1
 8004480:	491f      	ldr	r1, [pc, #124]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004482:	4313      	orrs	r3, r2
 8004484:	610b      	str	r3, [r1, #16]
 8004486:	e011      	b.n	80044ac <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004488:	4b1d      	ldr	r3, [pc, #116]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004490:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6892      	ldr	r2, [r2, #8]
 8004498:	0211      	lsls	r1, r2, #8
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6952      	ldr	r2, [r2, #20]
 800449e:	0852      	lsrs	r2, r2, #1
 80044a0:	3a01      	subs	r2, #1
 80044a2:	0652      	lsls	r2, r2, #25
 80044a4:	430a      	orrs	r2, r1
 80044a6:	4916      	ldr	r1, [pc, #88]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044ac:	4b14      	ldr	r3, [pc, #80]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a13      	ldr	r2, [pc, #76]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b8:	f7fd fe82 	bl	80021c0 <HAL_GetTick>
 80044bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044be:	e009      	b.n	80044d4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044c0:	f7fd fe7e 	bl	80021c0 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d902      	bls.n	80044d4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	73fb      	strb	r3, [r7, #15]
          break;
 80044d2:	e005      	b.n	80044e0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d0ef      	beq.n	80044c0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80044e0:	7bfb      	ldrb	r3, [r7, #15]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d106      	bne.n	80044f4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044e6:	4b06      	ldr	r3, [pc, #24]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044e8:	691a      	ldr	r2, [r3, #16]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	4904      	ldr	r1, [pc, #16]	@ (8004500 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	40021000 	.word	0x40021000

08004504 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800450e:	2300      	movs	r3, #0
 8004510:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004512:	4b6a      	ldr	r3, [pc, #424]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	f003 0303 	and.w	r3, r3, #3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d018      	beq.n	8004550 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800451e:	4b67      	ldr	r3, [pc, #412]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	f003 0203 	and.w	r2, r3, #3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	d10d      	bne.n	800454a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
       ||
 8004532:	2b00      	cmp	r3, #0
 8004534:	d009      	beq.n	800454a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004536:	4b61      	ldr	r3, [pc, #388]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	091b      	lsrs	r3, r3, #4
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	1c5a      	adds	r2, r3, #1
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
       ||
 8004546:	429a      	cmp	r2, r3
 8004548:	d047      	beq.n	80045da <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	73fb      	strb	r3, [r7, #15]
 800454e:	e044      	b.n	80045da <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2b03      	cmp	r3, #3
 8004556:	d018      	beq.n	800458a <RCCEx_PLLSAI2_Config+0x86>
 8004558:	2b03      	cmp	r3, #3
 800455a:	d825      	bhi.n	80045a8 <RCCEx_PLLSAI2_Config+0xa4>
 800455c:	2b01      	cmp	r3, #1
 800455e:	d002      	beq.n	8004566 <RCCEx_PLLSAI2_Config+0x62>
 8004560:	2b02      	cmp	r3, #2
 8004562:	d009      	beq.n	8004578 <RCCEx_PLLSAI2_Config+0x74>
 8004564:	e020      	b.n	80045a8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004566:	4b55      	ldr	r3, [pc, #340]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d11d      	bne.n	80045ae <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004576:	e01a      	b.n	80045ae <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004578:	4b50      	ldr	r3, [pc, #320]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004580:	2b00      	cmp	r3, #0
 8004582:	d116      	bne.n	80045b2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004588:	e013      	b.n	80045b2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800458a:	4b4c      	ldr	r3, [pc, #304]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10f      	bne.n	80045b6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004596:	4b49      	ldr	r3, [pc, #292]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d109      	bne.n	80045b6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045a6:	e006      	b.n	80045b6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	73fb      	strb	r3, [r7, #15]
      break;
 80045ac:	e004      	b.n	80045b8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045ae:	bf00      	nop
 80045b0:	e002      	b.n	80045b8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045b2:	bf00      	nop
 80045b4:	e000      	b.n	80045b8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045b6:	bf00      	nop
    }

    if(status == HAL_OK)
 80045b8:	7bfb      	ldrb	r3, [r7, #15]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10d      	bne.n	80045da <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80045be:	4b3f      	ldr	r3, [pc, #252]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6819      	ldr	r1, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	3b01      	subs	r3, #1
 80045d0:	011b      	lsls	r3, r3, #4
 80045d2:	430b      	orrs	r3, r1
 80045d4:	4939      	ldr	r1, [pc, #228]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80045da:	7bfb      	ldrb	r3, [r7, #15]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d167      	bne.n	80046b0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045e0:	4b36      	ldr	r3, [pc, #216]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a35      	ldr	r2, [pc, #212]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045ec:	f7fd fde8 	bl	80021c0 <HAL_GetTick>
 80045f0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045f2:	e009      	b.n	8004608 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045f4:	f7fd fde4 	bl	80021c0 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d902      	bls.n	8004608 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	73fb      	strb	r3, [r7, #15]
        break;
 8004606:	e005      	b.n	8004614 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004608:	4b2c      	ldr	r3, [pc, #176]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d1ef      	bne.n	80045f4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004614:	7bfb      	ldrb	r3, [r7, #15]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d14a      	bne.n	80046b0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d111      	bne.n	8004644 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004620:	4b26      	ldr	r3, [pc, #152]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004622:	695b      	ldr	r3, [r3, #20]
 8004624:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004628:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	6892      	ldr	r2, [r2, #8]
 8004630:	0211      	lsls	r1, r2, #8
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	68d2      	ldr	r2, [r2, #12]
 8004636:	0912      	lsrs	r2, r2, #4
 8004638:	0452      	lsls	r2, r2, #17
 800463a:	430a      	orrs	r2, r1
 800463c:	491f      	ldr	r1, [pc, #124]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800463e:	4313      	orrs	r3, r2
 8004640:	614b      	str	r3, [r1, #20]
 8004642:	e011      	b.n	8004668 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004644:	4b1d      	ldr	r3, [pc, #116]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004646:	695b      	ldr	r3, [r3, #20]
 8004648:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800464c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	6892      	ldr	r2, [r2, #8]
 8004654:	0211      	lsls	r1, r2, #8
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6912      	ldr	r2, [r2, #16]
 800465a:	0852      	lsrs	r2, r2, #1
 800465c:	3a01      	subs	r2, #1
 800465e:	0652      	lsls	r2, r2, #25
 8004660:	430a      	orrs	r2, r1
 8004662:	4916      	ldr	r1, [pc, #88]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004664:	4313      	orrs	r3, r2
 8004666:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004668:	4b14      	ldr	r3, [pc, #80]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a13      	ldr	r2, [pc, #76]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800466e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004672:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004674:	f7fd fda4 	bl	80021c0 <HAL_GetTick>
 8004678:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800467a:	e009      	b.n	8004690 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800467c:	f7fd fda0 	bl	80021c0 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b02      	cmp	r3, #2
 8004688:	d902      	bls.n	8004690 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	73fb      	strb	r3, [r7, #15]
          break;
 800468e:	e005      	b.n	800469c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004690:	4b0a      	ldr	r3, [pc, #40]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d0ef      	beq.n	800467c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800469c:	7bfb      	ldrb	r3, [r7, #15]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d106      	bne.n	80046b0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046a2:	4b06      	ldr	r3, [pc, #24]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046a4:	695a      	ldr	r2, [r3, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	4904      	ldr	r1, [pc, #16]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80046b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3710      	adds	r7, #16
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	40021000 	.word	0x40021000

080046c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e095      	b.n	80047fe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d108      	bne.n	80046ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046e2:	d009      	beq.n	80046f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	61da      	str	r2, [r3, #28]
 80046ea:	e005      	b.n	80046f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d106      	bne.n	8004718 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fd fafa 	bl	8001d0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800472e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004738:	d902      	bls.n	8004740 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800473a:	2300      	movs	r3, #0
 800473c:	60fb      	str	r3, [r7, #12]
 800473e:	e002      	b.n	8004746 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004740:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004744:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800474e:	d007      	beq.n	8004760 <HAL_SPI_Init+0xa0>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004758:	d002      	beq.n	8004760 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004770:	431a      	orrs	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	431a      	orrs	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	431a      	orrs	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800478e:	431a      	orrs	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004798:	431a      	orrs	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047a2:	ea42 0103 	orr.w	r1, r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047aa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	0c1b      	lsrs	r3, r3, #16
 80047bc:	f003 0204 	and.w	r2, r3, #4
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c4:	f003 0310 	and.w	r3, r3, #16
 80047c8:	431a      	orrs	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ce:	f003 0308 	and.w	r3, r3, #8
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80047dc:	ea42 0103 	orr.w	r1, r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b088      	sub	sp, #32
 800480a:	af00      	add	r7, sp, #0
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	603b      	str	r3, [r7, #0]
 8004812:	4613      	mov	r3, r2
 8004814:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004816:	f7fd fcd3 	bl	80021c0 <HAL_GetTick>
 800481a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800481c:	88fb      	ldrh	r3, [r7, #6]
 800481e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b01      	cmp	r3, #1
 800482a:	d001      	beq.n	8004830 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800482c:	2302      	movs	r3, #2
 800482e:	e15c      	b.n	8004aea <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d002      	beq.n	800483c <HAL_SPI_Transmit+0x36>
 8004836:	88fb      	ldrh	r3, [r7, #6]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d101      	bne.n	8004840 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e154      	b.n	8004aea <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004846:	2b01      	cmp	r3, #1
 8004848:	d101      	bne.n	800484e <HAL_SPI_Transmit+0x48>
 800484a:	2302      	movs	r3, #2
 800484c:	e14d      	b.n	8004aea <HAL_SPI_Transmit+0x2e4>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2203      	movs	r2, #3
 800485a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	68ba      	ldr	r2, [r7, #8]
 8004868:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	88fa      	ldrh	r2, [r7, #6]
 800486e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	88fa      	ldrh	r2, [r7, #6]
 8004874:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048a0:	d10f      	bne.n	80048c2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048cc:	2b40      	cmp	r3, #64	@ 0x40
 80048ce:	d007      	beq.n	80048e0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048e8:	d952      	bls.n	8004990 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d002      	beq.n	80048f8 <HAL_SPI_Transmit+0xf2>
 80048f2:	8b7b      	ldrh	r3, [r7, #26]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d145      	bne.n	8004984 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fc:	881a      	ldrh	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004908:	1c9a      	adds	r2, r3, #2
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004912:	b29b      	uxth	r3, r3
 8004914:	3b01      	subs	r3, #1
 8004916:	b29a      	uxth	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800491c:	e032      	b.n	8004984 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b02      	cmp	r3, #2
 800492a:	d112      	bne.n	8004952 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004930:	881a      	ldrh	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493c:	1c9a      	adds	r2, r3, #2
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004946:	b29b      	uxth	r3, r3
 8004948:	3b01      	subs	r3, #1
 800494a:	b29a      	uxth	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004950:	e018      	b.n	8004984 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004952:	f7fd fc35 	bl	80021c0 <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	683a      	ldr	r2, [r7, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d803      	bhi.n	800496a <HAL_SPI_Transmit+0x164>
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004968:	d102      	bne.n	8004970 <HAL_SPI_Transmit+0x16a>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d109      	bne.n	8004984 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e0b2      	b.n	8004aea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004988:	b29b      	uxth	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1c7      	bne.n	800491e <HAL_SPI_Transmit+0x118>
 800498e:	e083      	b.n	8004a98 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d002      	beq.n	800499e <HAL_SPI_Transmit+0x198>
 8004998:	8b7b      	ldrh	r3, [r7, #26]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d177      	bne.n	8004a8e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d912      	bls.n	80049ce <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ac:	881a      	ldrh	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b8:	1c9a      	adds	r2, r3, #2
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	3b02      	subs	r3, #2
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049cc:	e05f      	b.n	8004a8e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	330c      	adds	r3, #12
 80049d8:	7812      	ldrb	r2, [r2, #0]
 80049da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80049f4:	e04b      	b.n	8004a8e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f003 0302 	and.w	r3, r3, #2
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d12b      	bne.n	8004a5c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d912      	bls.n	8004a34 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a12:	881a      	ldrh	r2, [r3, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a1e:	1c9a      	adds	r2, r3, #2
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	3b02      	subs	r3, #2
 8004a2c:	b29a      	uxth	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a32:	e02c      	b.n	8004a8e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	330c      	adds	r3, #12
 8004a3e:	7812      	ldrb	r2, [r2, #0]
 8004a40:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a46:	1c5a      	adds	r2, r3, #1
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	3b01      	subs	r3, #1
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a5a:	e018      	b.n	8004a8e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a5c:	f7fd fbb0 	bl	80021c0 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d803      	bhi.n	8004a74 <HAL_SPI_Transmit+0x26e>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a72:	d102      	bne.n	8004a7a <HAL_SPI_Transmit+0x274>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d109      	bne.n	8004a8e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e02d      	b.n	8004aea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d1ae      	bne.n	80049f6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a98:	69fa      	ldr	r2, [r7, #28]
 8004a9a:	6839      	ldr	r1, [r7, #0]
 8004a9c:	68f8      	ldr	r0, [r7, #12]
 8004a9e:	f000 f947 	bl	8004d30 <SPI_EndRxTxTransaction>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d002      	beq.n	8004aae <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2220      	movs	r2, #32
 8004aac:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10a      	bne.n	8004acc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	617b      	str	r3, [r7, #20]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	617b      	str	r3, [r7, #20]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	617b      	str	r3, [r7, #20]
 8004aca:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e000      	b.n	8004aea <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
  }
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3720      	adds	r7, #32
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
	...

08004af4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b088      	sub	sp, #32
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	603b      	str	r3, [r7, #0]
 8004b00:	4613      	mov	r3, r2
 8004b02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b04:	f7fd fb5c 	bl	80021c0 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	683a      	ldr	r2, [r7, #0]
 8004b10:	4413      	add	r3, r2
 8004b12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b14:	f7fd fb54 	bl	80021c0 <HAL_GetTick>
 8004b18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b1a:	4b39      	ldr	r3, [pc, #228]	@ (8004c00 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	015b      	lsls	r3, r3, #5
 8004b20:	0d1b      	lsrs	r3, r3, #20
 8004b22:	69fa      	ldr	r2, [r7, #28]
 8004b24:	fb02 f303 	mul.w	r3, r2, r3
 8004b28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b2a:	e054      	b.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b32:	d050      	beq.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b34:	f7fd fb44 	bl	80021c0 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	69fa      	ldr	r2, [r7, #28]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d902      	bls.n	8004b4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d13d      	bne.n	8004bc6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b62:	d111      	bne.n	8004b88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b6c:	d004      	beq.n	8004b78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b76:	d107      	bne.n	8004b88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b90:	d10f      	bne.n	8004bb2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ba0:	601a      	str	r2, [r3, #0]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bb0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e017      	b.n	8004bf6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	689a      	ldr	r2, [r3, #8]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	4013      	ands	r3, r2
 8004be0:	68ba      	ldr	r2, [r7, #8]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	bf0c      	ite	eq
 8004be6:	2301      	moveq	r3, #1
 8004be8:	2300      	movne	r3, #0
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	461a      	mov	r2, r3
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d19b      	bne.n	8004b2c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3720      	adds	r7, #32
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	20000080 	.word	0x20000080

08004c04 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b08a      	sub	sp, #40	@ 0x28
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
 8004c10:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004c12:	2300      	movs	r3, #0
 8004c14:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004c16:	f7fd fad3 	bl	80021c0 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c1e:	1a9b      	subs	r3, r3, r2
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	4413      	add	r3, r2
 8004c24:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004c26:	f7fd facb 	bl	80021c0 <HAL_GetTick>
 8004c2a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	330c      	adds	r3, #12
 8004c32:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004c34:	4b3d      	ldr	r3, [pc, #244]	@ (8004d2c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	4413      	add	r3, r2
 8004c3e:	00da      	lsls	r2, r3, #3
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	0d1b      	lsrs	r3, r3, #20
 8004c44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c46:	fb02 f303 	mul.w	r3, r2, r3
 8004c4a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004c4c:	e060      	b.n	8004d10 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c54:	d107      	bne.n	8004c66 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d104      	bne.n	8004c66 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004c64:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c6c:	d050      	beq.n	8004d10 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c6e:	f7fd faa7 	bl	80021c0 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	6a3b      	ldr	r3, [r7, #32]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d902      	bls.n	8004c84 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d13d      	bne.n	8004d00 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	685a      	ldr	r2, [r3, #4]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c92:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c9c:	d111      	bne.n	8004cc2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ca6:	d004      	beq.n	8004cb2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cb0:	d107      	bne.n	8004cc2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cc0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cca:	d10f      	bne.n	8004cec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e010      	b.n	8004d22 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004d06:	2300      	movs	r3, #0
 8004d08:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689a      	ldr	r2, [r3, #8]
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	4013      	ands	r3, r2
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d196      	bne.n	8004c4e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3728      	adds	r7, #40	@ 0x28
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	20000080 	.word	0x20000080

08004d30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	9300      	str	r3, [sp, #0]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f7ff ff5b 	bl	8004c04 <SPI_WaitFifoStateUntilTimeout>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d007      	beq.n	8004d64 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d58:	f043 0220 	orr.w	r2, r3, #32
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e027      	b.n	8004db4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	2180      	movs	r1, #128	@ 0x80
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f7ff fec0 	bl	8004af4 <SPI_WaitFlagStateUntilTimeout>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d007      	beq.n	8004d8a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d7e:	f043 0220 	orr.w	r2, r3, #32
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e014      	b.n	8004db4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	9300      	str	r3, [sp, #0]
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f7ff ff34 	bl	8004c04 <SPI_WaitFifoStateUntilTimeout>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d007      	beq.n	8004db2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004da6:	f043 0220 	orr.w	r2, r3, #32
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e000      	b.n	8004db4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3710      	adds	r7, #16
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e040      	b.n	8004e50 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d106      	bne.n	8004de4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7fc ffd6 	bl	8001d90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2224      	movs	r2, #36	@ 0x24
 8004de8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0201 	bic.w	r2, r2, #1
 8004df8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d002      	beq.n	8004e08 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 fedc 	bl	8005bc0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 fc21 	bl	8005650 <UART_SetConfig>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e01b      	b.n	8004e50 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	689a      	ldr	r2, [r3, #8]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0201 	orr.w	r2, r2, #1
 8004e46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 ff5b 	bl	8005d04 <UART_CheckIdleState>
 8004e4e:	4603      	mov	r3, r0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3708      	adds	r7, #8
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08a      	sub	sp, #40	@ 0x28
 8004e5c:	af02      	add	r7, sp, #8
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	603b      	str	r3, [r7, #0]
 8004e64:	4613      	mov	r3, r2
 8004e66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e6c:	2b20      	cmp	r3, #32
 8004e6e:	d177      	bne.n	8004f60 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d002      	beq.n	8004e7c <HAL_UART_Transmit+0x24>
 8004e76:	88fb      	ldrh	r3, [r7, #6]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d101      	bne.n	8004e80 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e070      	b.n	8004f62 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2221      	movs	r2, #33	@ 0x21
 8004e8c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e8e:	f7fd f997 	bl	80021c0 <HAL_GetTick>
 8004e92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	88fa      	ldrh	r2, [r7, #6]
 8004e98:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	88fa      	ldrh	r2, [r7, #6]
 8004ea0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eac:	d108      	bne.n	8004ec0 <HAL_UART_Transmit+0x68>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d104      	bne.n	8004ec0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	61bb      	str	r3, [r7, #24]
 8004ebe:	e003      	b.n	8004ec8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ec8:	e02f      	b.n	8004f2a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	9300      	str	r3, [sp, #0]
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	2180      	movs	r1, #128	@ 0x80
 8004ed4:	68f8      	ldr	r0, [r7, #12]
 8004ed6:	f000 ffbd 	bl	8005e54 <UART_WaitOnFlagUntilTimeout>
 8004eda:	4603      	mov	r3, r0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d004      	beq.n	8004eea <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e03b      	b.n	8004f62 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d10b      	bne.n	8004f08 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	881a      	ldrh	r2, [r3, #0]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004efc:	b292      	uxth	r2, r2
 8004efe:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	3302      	adds	r3, #2
 8004f04:	61bb      	str	r3, [r7, #24]
 8004f06:	e007      	b.n	8004f18 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	781a      	ldrb	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	3301      	adds	r3, #1
 8004f16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1c9      	bne.n	8004eca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	9300      	str	r3, [sp, #0]
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	2140      	movs	r1, #64	@ 0x40
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 ff87 	bl	8005e54 <UART_WaitOnFlagUntilTimeout>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d004      	beq.n	8004f56 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e005      	b.n	8004f62 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	e000      	b.n	8004f62 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004f60:	2302      	movs	r3, #2
  }
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3720      	adds	r7, #32
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b08a      	sub	sp, #40	@ 0x28
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	4613      	mov	r3, r2
 8004f78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f80:	2b20      	cmp	r3, #32
 8004f82:	d137      	bne.n	8004ff4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d002      	beq.n	8004f90 <HAL_UART_Receive_IT+0x24>
 8004f8a:	88fb      	ldrh	r3, [r7, #6]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e030      	b.n	8004ff6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a18      	ldr	r2, [pc, #96]	@ (8005000 <HAL_UART_Receive_IT+0x94>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d01f      	beq.n	8004fe4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d018      	beq.n	8004fe4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	e853 3f00 	ldrex	r3, [r3]
 8004fbe:	613b      	str	r3, [r7, #16]
   return(result);
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004fc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	461a      	mov	r2, r3
 8004fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd0:	623b      	str	r3, [r7, #32]
 8004fd2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd4:	69f9      	ldr	r1, [r7, #28]
 8004fd6:	6a3a      	ldr	r2, [r7, #32]
 8004fd8:	e841 2300 	strex	r3, r2, [r1]
 8004fdc:	61bb      	str	r3, [r7, #24]
   return(result);
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1e6      	bne.n	8004fb2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004fe4:	88fb      	ldrh	r3, [r7, #6]
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	68b9      	ldr	r1, [r7, #8]
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	f000 ffa0 	bl	8005f30 <UART_Start_Receive_IT>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	e000      	b.n	8004ff6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004ff4:	2302      	movs	r3, #2
  }
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3728      	adds	r7, #40	@ 0x28
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	40008000 	.word	0x40008000

08005004 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b0ba      	sub	sp, #232	@ 0xe8
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800502a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800502e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005032:	4013      	ands	r3, r2
 8005034:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005038:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800503c:	2b00      	cmp	r3, #0
 800503e:	d115      	bne.n	800506c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005044:	f003 0320 	and.w	r3, r3, #32
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00f      	beq.n	800506c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800504c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005050:	f003 0320 	and.w	r3, r3, #32
 8005054:	2b00      	cmp	r3, #0
 8005056:	d009      	beq.n	800506c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800505c:	2b00      	cmp	r3, #0
 800505e:	f000 82ca 	beq.w	80055f6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	4798      	blx	r3
      }
      return;
 800506a:	e2c4      	b.n	80055f6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800506c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 8117 	beq.w	80052a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b00      	cmp	r3, #0
 8005080:	d106      	bne.n	8005090 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005082:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005086:	4b85      	ldr	r3, [pc, #532]	@ (800529c <HAL_UART_IRQHandler+0x298>)
 8005088:	4013      	ands	r3, r2
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 810a 	beq.w	80052a4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005094:	f003 0301 	and.w	r3, r3, #1
 8005098:	2b00      	cmp	r3, #0
 800509a:	d011      	beq.n	80050c0 <HAL_UART_IRQHandler+0xbc>
 800509c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00b      	beq.n	80050c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2201      	movs	r2, #1
 80050ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050b6:	f043 0201 	orr.w	r2, r3, #1
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d011      	beq.n	80050f0 <HAL_UART_IRQHandler+0xec>
 80050cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050d0:	f003 0301 	and.w	r3, r3, #1
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00b      	beq.n	80050f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2202      	movs	r2, #2
 80050de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050e6:	f043 0204 	orr.w	r2, r3, #4
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050f4:	f003 0304 	and.w	r3, r3, #4
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d011      	beq.n	8005120 <HAL_UART_IRQHandler+0x11c>
 80050fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00b      	beq.n	8005120 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2204      	movs	r2, #4
 800510e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005116:	f043 0202 	orr.w	r2, r3, #2
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005124:	f003 0308 	and.w	r3, r3, #8
 8005128:	2b00      	cmp	r3, #0
 800512a:	d017      	beq.n	800515c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800512c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005130:	f003 0320 	and.w	r3, r3, #32
 8005134:	2b00      	cmp	r3, #0
 8005136:	d105      	bne.n	8005144 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005138:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800513c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00b      	beq.n	800515c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2208      	movs	r2, #8
 800514a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005152:	f043 0208 	orr.w	r2, r3, #8
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800515c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005160:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005164:	2b00      	cmp	r3, #0
 8005166:	d012      	beq.n	800518e <HAL_UART_IRQHandler+0x18a>
 8005168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800516c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d00c      	beq.n	800518e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800517c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005184:	f043 0220 	orr.w	r2, r3, #32
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 8230 	beq.w	80055fa <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800519a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800519e:	f003 0320 	and.w	r3, r3, #32
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00d      	beq.n	80051c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80051a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051aa:	f003 0320 	and.w	r3, r3, #32
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d007      	beq.n	80051c2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d6:	2b40      	cmp	r3, #64	@ 0x40
 80051d8:	d005      	beq.n	80051e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80051da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d04f      	beq.n	8005286 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 ff68 	bl	80060bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051f6:	2b40      	cmp	r3, #64	@ 0x40
 80051f8:	d141      	bne.n	800527e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	3308      	adds	r3, #8
 8005200:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005204:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005208:	e853 3f00 	ldrex	r3, [r3]
 800520c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005210:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005218:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	3308      	adds	r3, #8
 8005222:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005226:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800522a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005232:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005236:	e841 2300 	strex	r3, r2, [r1]
 800523a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800523e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1d9      	bne.n	80051fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800524a:	2b00      	cmp	r3, #0
 800524c:	d013      	beq.n	8005276 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005252:	4a13      	ldr	r2, [pc, #76]	@ (80052a0 <HAL_UART_IRQHandler+0x29c>)
 8005254:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800525a:	4618      	mov	r0, r3
 800525c:	f7fd f92f 	bl	80024be <HAL_DMA_Abort_IT>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d017      	beq.n	8005296 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800526a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005270:	4610      	mov	r0, r2
 8005272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005274:	e00f      	b.n	8005296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f9d4 	bl	8005624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800527c:	e00b      	b.n	8005296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f9d0 	bl	8005624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005284:	e007      	b.n	8005296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f9cc 	bl	8005624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005294:	e1b1      	b.n	80055fa <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005296:	bf00      	nop
    return;
 8005298:	e1af      	b.n	80055fa <HAL_UART_IRQHandler+0x5f6>
 800529a:	bf00      	nop
 800529c:	04000120 	.word	0x04000120
 80052a0:	08006185 	.word	0x08006185

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	f040 816a 	bne.w	8005582 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80052ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052b2:	f003 0310 	and.w	r3, r3, #16
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	f000 8163 	beq.w	8005582 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80052bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052c0:	f003 0310 	and.w	r3, r3, #16
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f000 815c 	beq.w	8005582 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2210      	movs	r2, #16
 80052d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052dc:	2b40      	cmp	r3, #64	@ 0x40
 80052de:	f040 80d4 	bne.w	800548a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f000 80ad 	beq.w	8005452 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80052fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005302:	429a      	cmp	r2, r3
 8005304:	f080 80a5 	bcs.w	8005452 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800530e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0320 	and.w	r3, r3, #32
 800531e:	2b00      	cmp	r3, #0
 8005320:	f040 8086 	bne.w	8005430 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800532c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005330:	e853 3f00 	ldrex	r3, [r3]
 8005334:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005338:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800533c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005340:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	461a      	mov	r2, r3
 800534a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800534e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005352:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005356:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800535a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800535e:	e841 2300 	strex	r3, r2, [r1]
 8005362:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005366:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1da      	bne.n	8005324 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	3308      	adds	r3, #8
 8005374:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005376:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005378:	e853 3f00 	ldrex	r3, [r3]
 800537c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800537e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005380:	f023 0301 	bic.w	r3, r3, #1
 8005384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	3308      	adds	r3, #8
 800538e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005392:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005396:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005398:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800539a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800539e:	e841 2300 	strex	r3, r2, [r1]
 80053a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80053a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1e1      	bne.n	800536e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	3308      	adds	r3, #8
 80053b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053b4:	e853 3f00 	ldrex	r3, [r3]
 80053b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80053ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	3308      	adds	r3, #8
 80053ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80053ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80053d6:	e841 2300 	strex	r3, r2, [r1]
 80053da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80053dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1e3      	bne.n	80053aa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2220      	movs	r2, #32
 80053e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053f8:	e853 3f00 	ldrex	r3, [r3]
 80053fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80053fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005400:	f023 0310 	bic.w	r3, r3, #16
 8005404:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	461a      	mov	r2, r3
 800540e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005412:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005414:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005416:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005418:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800541a:	e841 2300 	strex	r3, r2, [r1]
 800541e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005420:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1e4      	bne.n	80053f0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800542a:	4618      	mov	r0, r3
 800542c:	f7fd f809 	bl	8002442 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005442:	b29b      	uxth	r3, r3
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	b29b      	uxth	r3, r3
 8005448:	4619      	mov	r1, r3
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f8f4 	bl	8005638 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005450:	e0d5      	b.n	80055fe <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005458:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800545c:	429a      	cmp	r2, r3
 800545e:	f040 80ce 	bne.w	80055fe <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0320 	and.w	r3, r3, #32
 800546e:	2b20      	cmp	r3, #32
 8005470:	f040 80c5 	bne.w	80055fe <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2202      	movs	r2, #2
 8005478:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005480:	4619      	mov	r1, r3
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 f8d8 	bl	8005638 <HAL_UARTEx_RxEventCallback>
      return;
 8005488:	e0b9      	b.n	80055fe <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005496:	b29b      	uxth	r3, r3
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	f000 80ab 	beq.w	8005602 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80054ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	f000 80a6 	beq.w	8005602 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054be:	e853 3f00 	ldrex	r3, [r3]
 80054c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	461a      	mov	r2, r3
 80054d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80054d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80054da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054e0:	e841 2300 	strex	r3, r2, [r1]
 80054e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1e4      	bne.n	80054b6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	3308      	adds	r3, #8
 80054f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f6:	e853 3f00 	ldrex	r3, [r3]
 80054fa:	623b      	str	r3, [r7, #32]
   return(result);
 80054fc:	6a3b      	ldr	r3, [r7, #32]
 80054fe:	f023 0301 	bic.w	r3, r3, #1
 8005502:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	3308      	adds	r3, #8
 800550c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005510:	633a      	str	r2, [r7, #48]	@ 0x30
 8005512:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005514:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005518:	e841 2300 	strex	r3, r2, [r1]
 800551c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800551e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1e3      	bne.n	80054ec <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2220      	movs	r2, #32
 8005528:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	e853 3f00 	ldrex	r3, [r3]
 8005544:	60fb      	str	r3, [r7, #12]
   return(result);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f023 0310 	bic.w	r3, r3, #16
 800554c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	461a      	mov	r2, r3
 8005556:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800555a:	61fb      	str	r3, [r7, #28]
 800555c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555e:	69b9      	ldr	r1, [r7, #24]
 8005560:	69fa      	ldr	r2, [r7, #28]
 8005562:	e841 2300 	strex	r3, r2, [r1]
 8005566:	617b      	str	r3, [r7, #20]
   return(result);
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1e4      	bne.n	8005538 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2202      	movs	r2, #2
 8005572:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005574:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005578:	4619      	mov	r1, r3
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f85c 	bl	8005638 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005580:	e03f      	b.n	8005602 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005586:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00e      	beq.n	80055ac <HAL_UART_IRQHandler+0x5a8>
 800558e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d008      	beq.n	80055ac <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80055a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f000 ffe9 	bl	800657c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80055aa:	e02d      	b.n	8005608 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80055ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00e      	beq.n	80055d6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80055b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d008      	beq.n	80055d6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d01c      	beq.n	8005606 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	4798      	blx	r3
    }
    return;
 80055d4:	e017      	b.n	8005606 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80055d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d012      	beq.n	8005608 <HAL_UART_IRQHandler+0x604>
 80055e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00c      	beq.n	8005608 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 fdde 	bl	80061b0 <UART_EndTransmit_IT>
    return;
 80055f4:	e008      	b.n	8005608 <HAL_UART_IRQHandler+0x604>
      return;
 80055f6:	bf00      	nop
 80055f8:	e006      	b.n	8005608 <HAL_UART_IRQHandler+0x604>
    return;
 80055fa:	bf00      	nop
 80055fc:	e004      	b.n	8005608 <HAL_UART_IRQHandler+0x604>
      return;
 80055fe:	bf00      	nop
 8005600:	e002      	b.n	8005608 <HAL_UART_IRQHandler+0x604>
      return;
 8005602:	bf00      	nop
 8005604:	e000      	b.n	8005608 <HAL_UART_IRQHandler+0x604>
    return;
 8005606:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005608:	37e8      	adds	r7, #232	@ 0xe8
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop

08005610 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	460b      	mov	r3, r1
 8005642:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005654:	b08a      	sub	sp, #40	@ 0x28
 8005656:	af00      	add	r7, sp, #0
 8005658:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	431a      	orrs	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	695b      	ldr	r3, [r3, #20]
 800566e:	431a      	orrs	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	69db      	ldr	r3, [r3, #28]
 8005674:	4313      	orrs	r3, r2
 8005676:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	4ba4      	ldr	r3, [pc, #656]	@ (8005910 <UART_SetConfig+0x2c0>)
 8005680:	4013      	ands	r3, r2
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	6812      	ldr	r2, [r2, #0]
 8005686:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005688:	430b      	orrs	r3, r1
 800568a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	68da      	ldr	r2, [r3, #12]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	699b      	ldr	r3, [r3, #24]
 80056a6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a99      	ldr	r2, [pc, #612]	@ (8005914 <UART_SetConfig+0x2c4>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d004      	beq.n	80056bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056b8:	4313      	orrs	r3, r2
 80056ba:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056cc:	430a      	orrs	r2, r1
 80056ce:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a90      	ldr	r2, [pc, #576]	@ (8005918 <UART_SetConfig+0x2c8>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d126      	bne.n	8005728 <UART_SetConfig+0xd8>
 80056da:	4b90      	ldr	r3, [pc, #576]	@ (800591c <UART_SetConfig+0x2cc>)
 80056dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e0:	f003 0303 	and.w	r3, r3, #3
 80056e4:	2b03      	cmp	r3, #3
 80056e6:	d81b      	bhi.n	8005720 <UART_SetConfig+0xd0>
 80056e8:	a201      	add	r2, pc, #4	@ (adr r2, 80056f0 <UART_SetConfig+0xa0>)
 80056ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ee:	bf00      	nop
 80056f0:	08005701 	.word	0x08005701
 80056f4:	08005711 	.word	0x08005711
 80056f8:	08005709 	.word	0x08005709
 80056fc:	08005719 	.word	0x08005719
 8005700:	2301      	movs	r3, #1
 8005702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005706:	e116      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005708:	2302      	movs	r3, #2
 800570a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800570e:	e112      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005710:	2304      	movs	r3, #4
 8005712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005716:	e10e      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005718:	2308      	movs	r3, #8
 800571a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800571e:	e10a      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005720:	2310      	movs	r3, #16
 8005722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005726:	e106      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a7c      	ldr	r2, [pc, #496]	@ (8005920 <UART_SetConfig+0x2d0>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d138      	bne.n	80057a4 <UART_SetConfig+0x154>
 8005732:	4b7a      	ldr	r3, [pc, #488]	@ (800591c <UART_SetConfig+0x2cc>)
 8005734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005738:	f003 030c 	and.w	r3, r3, #12
 800573c:	2b0c      	cmp	r3, #12
 800573e:	d82d      	bhi.n	800579c <UART_SetConfig+0x14c>
 8005740:	a201      	add	r2, pc, #4	@ (adr r2, 8005748 <UART_SetConfig+0xf8>)
 8005742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005746:	bf00      	nop
 8005748:	0800577d 	.word	0x0800577d
 800574c:	0800579d 	.word	0x0800579d
 8005750:	0800579d 	.word	0x0800579d
 8005754:	0800579d 	.word	0x0800579d
 8005758:	0800578d 	.word	0x0800578d
 800575c:	0800579d 	.word	0x0800579d
 8005760:	0800579d 	.word	0x0800579d
 8005764:	0800579d 	.word	0x0800579d
 8005768:	08005785 	.word	0x08005785
 800576c:	0800579d 	.word	0x0800579d
 8005770:	0800579d 	.word	0x0800579d
 8005774:	0800579d 	.word	0x0800579d
 8005778:	08005795 	.word	0x08005795
 800577c:	2300      	movs	r3, #0
 800577e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005782:	e0d8      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005784:	2302      	movs	r3, #2
 8005786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800578a:	e0d4      	b.n	8005936 <UART_SetConfig+0x2e6>
 800578c:	2304      	movs	r3, #4
 800578e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005792:	e0d0      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005794:	2308      	movs	r3, #8
 8005796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800579a:	e0cc      	b.n	8005936 <UART_SetConfig+0x2e6>
 800579c:	2310      	movs	r3, #16
 800579e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057a2:	e0c8      	b.n	8005936 <UART_SetConfig+0x2e6>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a5e      	ldr	r2, [pc, #376]	@ (8005924 <UART_SetConfig+0x2d4>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d125      	bne.n	80057fa <UART_SetConfig+0x1aa>
 80057ae:	4b5b      	ldr	r3, [pc, #364]	@ (800591c <UART_SetConfig+0x2cc>)
 80057b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80057b8:	2b30      	cmp	r3, #48	@ 0x30
 80057ba:	d016      	beq.n	80057ea <UART_SetConfig+0x19a>
 80057bc:	2b30      	cmp	r3, #48	@ 0x30
 80057be:	d818      	bhi.n	80057f2 <UART_SetConfig+0x1a2>
 80057c0:	2b20      	cmp	r3, #32
 80057c2:	d00a      	beq.n	80057da <UART_SetConfig+0x18a>
 80057c4:	2b20      	cmp	r3, #32
 80057c6:	d814      	bhi.n	80057f2 <UART_SetConfig+0x1a2>
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d002      	beq.n	80057d2 <UART_SetConfig+0x182>
 80057cc:	2b10      	cmp	r3, #16
 80057ce:	d008      	beq.n	80057e2 <UART_SetConfig+0x192>
 80057d0:	e00f      	b.n	80057f2 <UART_SetConfig+0x1a2>
 80057d2:	2300      	movs	r3, #0
 80057d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057d8:	e0ad      	b.n	8005936 <UART_SetConfig+0x2e6>
 80057da:	2302      	movs	r3, #2
 80057dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057e0:	e0a9      	b.n	8005936 <UART_SetConfig+0x2e6>
 80057e2:	2304      	movs	r3, #4
 80057e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057e8:	e0a5      	b.n	8005936 <UART_SetConfig+0x2e6>
 80057ea:	2308      	movs	r3, #8
 80057ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057f0:	e0a1      	b.n	8005936 <UART_SetConfig+0x2e6>
 80057f2:	2310      	movs	r3, #16
 80057f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057f8:	e09d      	b.n	8005936 <UART_SetConfig+0x2e6>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a4a      	ldr	r2, [pc, #296]	@ (8005928 <UART_SetConfig+0x2d8>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d125      	bne.n	8005850 <UART_SetConfig+0x200>
 8005804:	4b45      	ldr	r3, [pc, #276]	@ (800591c <UART_SetConfig+0x2cc>)
 8005806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800580e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005810:	d016      	beq.n	8005840 <UART_SetConfig+0x1f0>
 8005812:	2bc0      	cmp	r3, #192	@ 0xc0
 8005814:	d818      	bhi.n	8005848 <UART_SetConfig+0x1f8>
 8005816:	2b80      	cmp	r3, #128	@ 0x80
 8005818:	d00a      	beq.n	8005830 <UART_SetConfig+0x1e0>
 800581a:	2b80      	cmp	r3, #128	@ 0x80
 800581c:	d814      	bhi.n	8005848 <UART_SetConfig+0x1f8>
 800581e:	2b00      	cmp	r3, #0
 8005820:	d002      	beq.n	8005828 <UART_SetConfig+0x1d8>
 8005822:	2b40      	cmp	r3, #64	@ 0x40
 8005824:	d008      	beq.n	8005838 <UART_SetConfig+0x1e8>
 8005826:	e00f      	b.n	8005848 <UART_SetConfig+0x1f8>
 8005828:	2300      	movs	r3, #0
 800582a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800582e:	e082      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005830:	2302      	movs	r3, #2
 8005832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005836:	e07e      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005838:	2304      	movs	r3, #4
 800583a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800583e:	e07a      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005840:	2308      	movs	r3, #8
 8005842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005846:	e076      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005848:	2310      	movs	r3, #16
 800584a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800584e:	e072      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a35      	ldr	r2, [pc, #212]	@ (800592c <UART_SetConfig+0x2dc>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d12a      	bne.n	80058b0 <UART_SetConfig+0x260>
 800585a:	4b30      	ldr	r3, [pc, #192]	@ (800591c <UART_SetConfig+0x2cc>)
 800585c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005860:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005864:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005868:	d01a      	beq.n	80058a0 <UART_SetConfig+0x250>
 800586a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800586e:	d81b      	bhi.n	80058a8 <UART_SetConfig+0x258>
 8005870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005874:	d00c      	beq.n	8005890 <UART_SetConfig+0x240>
 8005876:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800587a:	d815      	bhi.n	80058a8 <UART_SetConfig+0x258>
 800587c:	2b00      	cmp	r3, #0
 800587e:	d003      	beq.n	8005888 <UART_SetConfig+0x238>
 8005880:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005884:	d008      	beq.n	8005898 <UART_SetConfig+0x248>
 8005886:	e00f      	b.n	80058a8 <UART_SetConfig+0x258>
 8005888:	2300      	movs	r3, #0
 800588a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800588e:	e052      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005890:	2302      	movs	r3, #2
 8005892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005896:	e04e      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005898:	2304      	movs	r3, #4
 800589a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800589e:	e04a      	b.n	8005936 <UART_SetConfig+0x2e6>
 80058a0:	2308      	movs	r3, #8
 80058a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058a6:	e046      	b.n	8005936 <UART_SetConfig+0x2e6>
 80058a8:	2310      	movs	r3, #16
 80058aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ae:	e042      	b.n	8005936 <UART_SetConfig+0x2e6>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a17      	ldr	r2, [pc, #92]	@ (8005914 <UART_SetConfig+0x2c4>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d13a      	bne.n	8005930 <UART_SetConfig+0x2e0>
 80058ba:	4b18      	ldr	r3, [pc, #96]	@ (800591c <UART_SetConfig+0x2cc>)
 80058bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80058c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058c8:	d01a      	beq.n	8005900 <UART_SetConfig+0x2b0>
 80058ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058ce:	d81b      	bhi.n	8005908 <UART_SetConfig+0x2b8>
 80058d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058d4:	d00c      	beq.n	80058f0 <UART_SetConfig+0x2a0>
 80058d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058da:	d815      	bhi.n	8005908 <UART_SetConfig+0x2b8>
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d003      	beq.n	80058e8 <UART_SetConfig+0x298>
 80058e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058e4:	d008      	beq.n	80058f8 <UART_SetConfig+0x2a8>
 80058e6:	e00f      	b.n	8005908 <UART_SetConfig+0x2b8>
 80058e8:	2300      	movs	r3, #0
 80058ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ee:	e022      	b.n	8005936 <UART_SetConfig+0x2e6>
 80058f0:	2302      	movs	r3, #2
 80058f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058f6:	e01e      	b.n	8005936 <UART_SetConfig+0x2e6>
 80058f8:	2304      	movs	r3, #4
 80058fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058fe:	e01a      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005900:	2308      	movs	r3, #8
 8005902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005906:	e016      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005908:	2310      	movs	r3, #16
 800590a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800590e:	e012      	b.n	8005936 <UART_SetConfig+0x2e6>
 8005910:	efff69f3 	.word	0xefff69f3
 8005914:	40008000 	.word	0x40008000
 8005918:	40013800 	.word	0x40013800
 800591c:	40021000 	.word	0x40021000
 8005920:	40004400 	.word	0x40004400
 8005924:	40004800 	.word	0x40004800
 8005928:	40004c00 	.word	0x40004c00
 800592c:	40005000 	.word	0x40005000
 8005930:	2310      	movs	r3, #16
 8005932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a9f      	ldr	r2, [pc, #636]	@ (8005bb8 <UART_SetConfig+0x568>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d17a      	bne.n	8005a36 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005940:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005944:	2b08      	cmp	r3, #8
 8005946:	d824      	bhi.n	8005992 <UART_SetConfig+0x342>
 8005948:	a201      	add	r2, pc, #4	@ (adr r2, 8005950 <UART_SetConfig+0x300>)
 800594a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800594e:	bf00      	nop
 8005950:	08005975 	.word	0x08005975
 8005954:	08005993 	.word	0x08005993
 8005958:	0800597d 	.word	0x0800597d
 800595c:	08005993 	.word	0x08005993
 8005960:	08005983 	.word	0x08005983
 8005964:	08005993 	.word	0x08005993
 8005968:	08005993 	.word	0x08005993
 800596c:	08005993 	.word	0x08005993
 8005970:	0800598b 	.word	0x0800598b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005974:	f7fe f95c 	bl	8003c30 <HAL_RCC_GetPCLK1Freq>
 8005978:	61f8      	str	r0, [r7, #28]
        break;
 800597a:	e010      	b.n	800599e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800597c:	4b8f      	ldr	r3, [pc, #572]	@ (8005bbc <UART_SetConfig+0x56c>)
 800597e:	61fb      	str	r3, [r7, #28]
        break;
 8005980:	e00d      	b.n	800599e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005982:	f7fe f8bd 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 8005986:	61f8      	str	r0, [r7, #28]
        break;
 8005988:	e009      	b.n	800599e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800598a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800598e:	61fb      	str	r3, [r7, #28]
        break;
 8005990:	e005      	b.n	800599e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800599c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 80fb 	beq.w	8005b9c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	685a      	ldr	r2, [r3, #4]
 80059aa:	4613      	mov	r3, r2
 80059ac:	005b      	lsls	r3, r3, #1
 80059ae:	4413      	add	r3, r2
 80059b0:	69fa      	ldr	r2, [r7, #28]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d305      	bcc.n	80059c2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80059bc:	69fa      	ldr	r2, [r7, #28]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d903      	bls.n	80059ca <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80059c8:	e0e8      	b.n	8005b9c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	2200      	movs	r2, #0
 80059ce:	461c      	mov	r4, r3
 80059d0:	4615      	mov	r5, r2
 80059d2:	f04f 0200 	mov.w	r2, #0
 80059d6:	f04f 0300 	mov.w	r3, #0
 80059da:	022b      	lsls	r3, r5, #8
 80059dc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80059e0:	0222      	lsls	r2, r4, #8
 80059e2:	68f9      	ldr	r1, [r7, #12]
 80059e4:	6849      	ldr	r1, [r1, #4]
 80059e6:	0849      	lsrs	r1, r1, #1
 80059e8:	2000      	movs	r0, #0
 80059ea:	4688      	mov	r8, r1
 80059ec:	4681      	mov	r9, r0
 80059ee:	eb12 0a08 	adds.w	sl, r2, r8
 80059f2:	eb43 0b09 	adc.w	fp, r3, r9
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	603b      	str	r3, [r7, #0]
 80059fe:	607a      	str	r2, [r7, #4]
 8005a00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a04:	4650      	mov	r0, sl
 8005a06:	4659      	mov	r1, fp
 8005a08:	f7fa fc4a 	bl	80002a0 <__aeabi_uldivmod>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	460b      	mov	r3, r1
 8005a10:	4613      	mov	r3, r2
 8005a12:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a1a:	d308      	bcc.n	8005a2e <UART_SetConfig+0x3de>
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a22:	d204      	bcs.n	8005a2e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	60da      	str	r2, [r3, #12]
 8005a2c:	e0b6      	b.n	8005b9c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005a34:	e0b2      	b.n	8005b9c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	69db      	ldr	r3, [r3, #28]
 8005a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a3e:	d15e      	bne.n	8005afe <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005a40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a44:	2b08      	cmp	r3, #8
 8005a46:	d828      	bhi.n	8005a9a <UART_SetConfig+0x44a>
 8005a48:	a201      	add	r2, pc, #4	@ (adr r2, 8005a50 <UART_SetConfig+0x400>)
 8005a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a4e:	bf00      	nop
 8005a50:	08005a75 	.word	0x08005a75
 8005a54:	08005a7d 	.word	0x08005a7d
 8005a58:	08005a85 	.word	0x08005a85
 8005a5c:	08005a9b 	.word	0x08005a9b
 8005a60:	08005a8b 	.word	0x08005a8b
 8005a64:	08005a9b 	.word	0x08005a9b
 8005a68:	08005a9b 	.word	0x08005a9b
 8005a6c:	08005a9b 	.word	0x08005a9b
 8005a70:	08005a93 	.word	0x08005a93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a74:	f7fe f8dc 	bl	8003c30 <HAL_RCC_GetPCLK1Freq>
 8005a78:	61f8      	str	r0, [r7, #28]
        break;
 8005a7a:	e014      	b.n	8005aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a7c:	f7fe f8ee 	bl	8003c5c <HAL_RCC_GetPCLK2Freq>
 8005a80:	61f8      	str	r0, [r7, #28]
        break;
 8005a82:	e010      	b.n	8005aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a84:	4b4d      	ldr	r3, [pc, #308]	@ (8005bbc <UART_SetConfig+0x56c>)
 8005a86:	61fb      	str	r3, [r7, #28]
        break;
 8005a88:	e00d      	b.n	8005aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a8a:	f7fe f839 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 8005a8e:	61f8      	str	r0, [r7, #28]
        break;
 8005a90:	e009      	b.n	8005aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a96:	61fb      	str	r3, [r7, #28]
        break;
 8005a98:	e005      	b.n	8005aa6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005aa4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d077      	beq.n	8005b9c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	005a      	lsls	r2, r3, #1
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	085b      	lsrs	r3, r3, #1
 8005ab6:	441a      	add	r2, r3
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ac0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	2b0f      	cmp	r3, #15
 8005ac6:	d916      	bls.n	8005af6 <UART_SetConfig+0x4a6>
 8005ac8:	69bb      	ldr	r3, [r7, #24]
 8005aca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ace:	d212      	bcs.n	8005af6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	f023 030f 	bic.w	r3, r3, #15
 8005ad8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	085b      	lsrs	r3, r3, #1
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	f003 0307 	and.w	r3, r3, #7
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	8afb      	ldrh	r3, [r7, #22]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	8afa      	ldrh	r2, [r7, #22]
 8005af2:	60da      	str	r2, [r3, #12]
 8005af4:	e052      	b.n	8005b9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005afc:	e04e      	b.n	8005b9c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005afe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b02:	2b08      	cmp	r3, #8
 8005b04:	d827      	bhi.n	8005b56 <UART_SetConfig+0x506>
 8005b06:	a201      	add	r2, pc, #4	@ (adr r2, 8005b0c <UART_SetConfig+0x4bc>)
 8005b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b0c:	08005b31 	.word	0x08005b31
 8005b10:	08005b39 	.word	0x08005b39
 8005b14:	08005b41 	.word	0x08005b41
 8005b18:	08005b57 	.word	0x08005b57
 8005b1c:	08005b47 	.word	0x08005b47
 8005b20:	08005b57 	.word	0x08005b57
 8005b24:	08005b57 	.word	0x08005b57
 8005b28:	08005b57 	.word	0x08005b57
 8005b2c:	08005b4f 	.word	0x08005b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b30:	f7fe f87e 	bl	8003c30 <HAL_RCC_GetPCLK1Freq>
 8005b34:	61f8      	str	r0, [r7, #28]
        break;
 8005b36:	e014      	b.n	8005b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b38:	f7fe f890 	bl	8003c5c <HAL_RCC_GetPCLK2Freq>
 8005b3c:	61f8      	str	r0, [r7, #28]
        break;
 8005b3e:	e010      	b.n	8005b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b40:	4b1e      	ldr	r3, [pc, #120]	@ (8005bbc <UART_SetConfig+0x56c>)
 8005b42:	61fb      	str	r3, [r7, #28]
        break;
 8005b44:	e00d      	b.n	8005b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b46:	f7fd ffdb 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 8005b4a:	61f8      	str	r0, [r7, #28]
        break;
 8005b4c:	e009      	b.n	8005b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b52:	61fb      	str	r3, [r7, #28]
        break;
 8005b54:	e005      	b.n	8005b62 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005b56:	2300      	movs	r3, #0
 8005b58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b60:	bf00      	nop
    }

    if (pclk != 0U)
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d019      	beq.n	8005b9c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	085a      	lsrs	r2, r3, #1
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	441a      	add	r2, r3
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b7a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	2b0f      	cmp	r3, #15
 8005b80:	d909      	bls.n	8005b96 <UART_SetConfig+0x546>
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b88:	d205      	bcs.n	8005b96 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	60da      	str	r2, [r3, #12]
 8005b94:	e002      	b.n	8005b9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005ba8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3728      	adds	r7, #40	@ 0x28
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bb6:	bf00      	nop
 8005bb8:	40008000 	.word	0x40008000
 8005bbc:	00f42400 	.word	0x00f42400

08005bc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bcc:	f003 0308 	and.w	r3, r3, #8
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00a      	beq.n	8005bea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00a      	beq.n	8005c0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c10:	f003 0302 	and.w	r3, r3, #2
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00a      	beq.n	8005c2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c32:	f003 0304 	and.w	r3, r3, #4
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00a      	beq.n	8005c50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c54:	f003 0310 	and.w	r3, r3, #16
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00a      	beq.n	8005c72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c76:	f003 0320 	and.w	r3, r3, #32
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00a      	beq.n	8005c94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	430a      	orrs	r2, r1
 8005c92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d01a      	beq.n	8005cd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cbe:	d10a      	bne.n	8005cd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00a      	beq.n	8005cf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	605a      	str	r2, [r3, #4]
  }
}
 8005cf8:	bf00      	nop
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b098      	sub	sp, #96	@ 0x60
 8005d08:	af02      	add	r7, sp, #8
 8005d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d14:	f7fc fa54 	bl	80021c0 <HAL_GetTick>
 8005d18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0308 	and.w	r3, r3, #8
 8005d24:	2b08      	cmp	r3, #8
 8005d26:	d12e      	bne.n	8005d86 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d30:	2200      	movs	r2, #0
 8005d32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 f88c 	bl	8005e54 <UART_WaitOnFlagUntilTimeout>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d021      	beq.n	8005d86 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d4a:	e853 3f00 	ldrex	r3, [r3]
 8005d4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d56:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d68:	e841 2300 	strex	r3, r2, [r1]
 8005d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d1e6      	bne.n	8005d42 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2220      	movs	r2, #32
 8005d78:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e062      	b.n	8005e4c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0304 	and.w	r3, r3, #4
 8005d90:	2b04      	cmp	r3, #4
 8005d92:	d149      	bne.n	8005e28 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d98:	9300      	str	r3, [sp, #0]
 8005d9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f856 	bl	8005e54 <UART_WaitOnFlagUntilTimeout>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d03c      	beq.n	8005e28 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db6:	e853 3f00 	ldrex	r3, [r3]
 8005dba:	623b      	str	r3, [r7, #32]
   return(result);
 8005dbc:	6a3b      	ldr	r3, [r7, #32]
 8005dbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	461a      	mov	r2, r3
 8005dca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005dd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dd4:	e841 2300 	strex	r3, r2, [r1]
 8005dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1e6      	bne.n	8005dae <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	3308      	adds	r3, #8
 8005de6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	e853 3f00 	ldrex	r3, [r3]
 8005dee:	60fb      	str	r3, [r7, #12]
   return(result);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f023 0301 	bic.w	r3, r3, #1
 8005df6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	3308      	adds	r3, #8
 8005dfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e00:	61fa      	str	r2, [r7, #28]
 8005e02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e04:	69b9      	ldr	r1, [r7, #24]
 8005e06:	69fa      	ldr	r2, [r7, #28]
 8005e08:	e841 2300 	strex	r3, r2, [r1]
 8005e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d1e5      	bne.n	8005de0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2220      	movs	r2, #32
 8005e18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e24:	2303      	movs	r3, #3
 8005e26:	e011      	b.n	8005e4c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2220      	movs	r2, #32
 8005e2c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2220      	movs	r2, #32
 8005e32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3758      	adds	r7, #88	@ 0x58
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	603b      	str	r3, [r7, #0]
 8005e60:	4613      	mov	r3, r2
 8005e62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e64:	e04f      	b.n	8005f06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e6c:	d04b      	beq.n	8005f06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e6e:	f7fc f9a7 	bl	80021c0 <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	69ba      	ldr	r2, [r7, #24]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d302      	bcc.n	8005e84 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d101      	bne.n	8005e88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e04e      	b.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0304 	and.w	r3, r3, #4
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d037      	beq.n	8005f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b80      	cmp	r3, #128	@ 0x80
 8005e9a:	d034      	beq.n	8005f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	2b40      	cmp	r3, #64	@ 0x40
 8005ea0:	d031      	beq.n	8005f06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	69db      	ldr	r3, [r3, #28]
 8005ea8:	f003 0308 	and.w	r3, r3, #8
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	d110      	bne.n	8005ed2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2208      	movs	r2, #8
 8005eb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f000 f8ff 	bl	80060bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2208      	movs	r2, #8
 8005ec2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e029      	b.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	69db      	ldr	r3, [r3, #28]
 8005ed8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ee0:	d111      	bne.n	8005f06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005eea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f000 f8e5 	bl	80060bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2220      	movs	r2, #32
 8005ef6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e00f      	b.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	69da      	ldr	r2, [r3, #28]
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	4013      	ands	r3, r2
 8005f10:	68ba      	ldr	r2, [r7, #8]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	bf0c      	ite	eq
 8005f16:	2301      	moveq	r3, #1
 8005f18:	2300      	movne	r3, #0
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	79fb      	ldrb	r3, [r7, #7]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d0a0      	beq.n	8005e66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3710      	adds	r7, #16
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
	...

08005f30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b097      	sub	sp, #92	@ 0x5c
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	68ba      	ldr	r2, [r7, #8]
 8005f42:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	88fa      	ldrh	r2, [r7, #6]
 8005f48:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	88fa      	ldrh	r2, [r7, #6]
 8005f50:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2200      	movs	r2, #0
 8005f58:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f62:	d10e      	bne.n	8005f82 <UART_Start_Receive_IT+0x52>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d105      	bne.n	8005f78 <UART_Start_Receive_IT+0x48>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005f72:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005f76:	e02d      	b.n	8005fd4 <UART_Start_Receive_IT+0xa4>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	22ff      	movs	r2, #255	@ 0xff
 8005f7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005f80:	e028      	b.n	8005fd4 <UART_Start_Receive_IT+0xa4>
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d10d      	bne.n	8005fa6 <UART_Start_Receive_IT+0x76>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d104      	bne.n	8005f9c <UART_Start_Receive_IT+0x6c>
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	22ff      	movs	r2, #255	@ 0xff
 8005f96:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005f9a:	e01b      	b.n	8005fd4 <UART_Start_Receive_IT+0xa4>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	227f      	movs	r2, #127	@ 0x7f
 8005fa0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005fa4:	e016      	b.n	8005fd4 <UART_Start_Receive_IT+0xa4>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fae:	d10d      	bne.n	8005fcc <UART_Start_Receive_IT+0x9c>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d104      	bne.n	8005fc2 <UART_Start_Receive_IT+0x92>
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	227f      	movs	r2, #127	@ 0x7f
 8005fbc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005fc0:	e008      	b.n	8005fd4 <UART_Start_Receive_IT+0xa4>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	223f      	movs	r2, #63	@ 0x3f
 8005fc6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005fca:	e003      	b.n	8005fd4 <UART_Start_Receive_IT+0xa4>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2222      	movs	r2, #34	@ 0x22
 8005fe0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	3308      	adds	r3, #8
 8005fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fee:	e853 3f00 	ldrex	r3, [r3]
 8005ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ff6:	f043 0301 	orr.w	r3, r3, #1
 8005ffa:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	3308      	adds	r3, #8
 8006002:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006004:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006006:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006008:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800600a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800600c:	e841 2300 	strex	r3, r2, [r1]
 8006010:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006014:	2b00      	cmp	r3, #0
 8006016:	d1e5      	bne.n	8005fe4 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006020:	d107      	bne.n	8006032 <UART_Start_Receive_IT+0x102>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	691b      	ldr	r3, [r3, #16]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d103      	bne.n	8006032 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	4a21      	ldr	r2, [pc, #132]	@ (80060b4 <UART_Start_Receive_IT+0x184>)
 800602e:	669a      	str	r2, [r3, #104]	@ 0x68
 8006030:	e002      	b.n	8006038 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	4a20      	ldr	r2, [pc, #128]	@ (80060b8 <UART_Start_Receive_IT+0x188>)
 8006036:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d019      	beq.n	8006074 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006048:	e853 3f00 	ldrex	r3, [r3]
 800604c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800604e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006050:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006054:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	461a      	mov	r2, r3
 800605c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800605e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006060:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006062:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006064:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006066:	e841 2300 	strex	r3, r2, [r1]
 800606a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800606c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1e6      	bne.n	8006040 <UART_Start_Receive_IT+0x110>
 8006072:	e018      	b.n	80060a6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	e853 3f00 	ldrex	r3, [r3]
 8006080:	613b      	str	r3, [r7, #16]
   return(result);
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f043 0320 	orr.w	r3, r3, #32
 8006088:	653b      	str	r3, [r7, #80]	@ 0x50
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	461a      	mov	r2, r3
 8006090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006092:	623b      	str	r3, [r7, #32]
 8006094:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006096:	69f9      	ldr	r1, [r7, #28]
 8006098:	6a3a      	ldr	r2, [r7, #32]
 800609a:	e841 2300 	strex	r3, r2, [r1]
 800609e:	61bb      	str	r3, [r7, #24]
   return(result);
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d1e6      	bne.n	8006074 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	375c      	adds	r7, #92	@ 0x5c
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr
 80060b4:	080063c1 	.word	0x080063c1
 80060b8:	08006205 	.word	0x08006205

080060bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060bc:	b480      	push	{r7}
 80060be:	b095      	sub	sp, #84	@ 0x54
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060cc:	e853 3f00 	ldrex	r3, [r3]
 80060d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	461a      	mov	r2, r3
 80060e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80060e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80060e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060ea:	e841 2300 	strex	r3, r2, [r1]
 80060ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1e6      	bne.n	80060c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	3308      	adds	r3, #8
 80060fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fe:	6a3b      	ldr	r3, [r7, #32]
 8006100:	e853 3f00 	ldrex	r3, [r3]
 8006104:	61fb      	str	r3, [r7, #28]
   return(result);
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	f023 0301 	bic.w	r3, r3, #1
 800610c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	3308      	adds	r3, #8
 8006114:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006116:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006118:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800611c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800611e:	e841 2300 	strex	r3, r2, [r1]
 8006122:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1e5      	bne.n	80060f6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800612e:	2b01      	cmp	r3, #1
 8006130:	d118      	bne.n	8006164 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	e853 3f00 	ldrex	r3, [r3]
 800613e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	f023 0310 	bic.w	r3, r3, #16
 8006146:	647b      	str	r3, [r7, #68]	@ 0x44
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	461a      	mov	r2, r3
 800614e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006150:	61bb      	str	r3, [r7, #24]
 8006152:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006154:	6979      	ldr	r1, [r7, #20]
 8006156:	69ba      	ldr	r2, [r7, #24]
 8006158:	e841 2300 	strex	r3, r2, [r1]
 800615c:	613b      	str	r3, [r7, #16]
   return(result);
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d1e6      	bne.n	8006132 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2220      	movs	r2, #32
 8006168:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006178:	bf00      	nop
 800617a:	3754      	adds	r7, #84	@ 0x54
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006190:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061a2:	68f8      	ldr	r0, [r7, #12]
 80061a4:	f7ff fa3e 	bl	8005624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061a8:	bf00      	nop
 80061aa:	3710      	adds	r7, #16
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b088      	sub	sp, #32
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	e853 3f00 	ldrex	r3, [r3]
 80061c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061cc:	61fb      	str	r3, [r7, #28]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	461a      	mov	r2, r3
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	61bb      	str	r3, [r7, #24]
 80061d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061da:	6979      	ldr	r1, [r7, #20]
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	e841 2300 	strex	r3, r2, [r1]
 80061e2:	613b      	str	r3, [r7, #16]
   return(result);
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1e6      	bne.n	80061b8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2220      	movs	r2, #32
 80061ee:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7ff fa0a 	bl	8005610 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061fc:	bf00      	nop
 80061fe:	3720      	adds	r7, #32
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b09c      	sub	sp, #112	@ 0x70
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006212:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800621c:	2b22      	cmp	r3, #34	@ 0x22
 800621e:	f040 80be 	bne.w	800639e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006228:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800622c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006230:	b2d9      	uxtb	r1, r3
 8006232:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006236:	b2da      	uxtb	r2, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800623c:	400a      	ands	r2, r1
 800623e:	b2d2      	uxtb	r2, r2
 8006240:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006246:	1c5a      	adds	r2, r3, #1
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006252:	b29b      	uxth	r3, r3
 8006254:	3b01      	subs	r3, #1
 8006256:	b29a      	uxth	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006264:	b29b      	uxth	r3, r3
 8006266:	2b00      	cmp	r3, #0
 8006268:	f040 80a3 	bne.w	80063b2 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006272:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006274:	e853 3f00 	ldrex	r3, [r3]
 8006278:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800627a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800627c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006280:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	461a      	mov	r2, r3
 8006288:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800628a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800628c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800628e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006290:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006292:	e841 2300 	strex	r3, r2, [r1]
 8006296:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1e6      	bne.n	800626c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	3308      	adds	r3, #8
 80062a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a8:	e853 3f00 	ldrex	r3, [r3]
 80062ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80062ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062b0:	f023 0301 	bic.w	r3, r3, #1
 80062b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	3308      	adds	r3, #8
 80062bc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80062be:	647a      	str	r2, [r7, #68]	@ 0x44
 80062c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062c6:	e841 2300 	strex	r3, r2, [r1]
 80062ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1e5      	bne.n	800629e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2220      	movs	r2, #32
 80062d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a34      	ldr	r2, [pc, #208]	@ (80063bc <UART_RxISR_8BIT+0x1b8>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d01f      	beq.n	8006330 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d018      	beq.n	8006330 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006306:	e853 3f00 	ldrex	r3, [r3]
 800630a:	623b      	str	r3, [r7, #32]
   return(result);
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006312:	663b      	str	r3, [r7, #96]	@ 0x60
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	461a      	mov	r2, r3
 800631a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800631c:	633b      	str	r3, [r7, #48]	@ 0x30
 800631e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006320:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006322:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006324:	e841 2300 	strex	r3, r2, [r1]
 8006328:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800632a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1e6      	bne.n	80062fe <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006334:	2b01      	cmp	r3, #1
 8006336:	d12e      	bne.n	8006396 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	e853 3f00 	ldrex	r3, [r3]
 800634a:	60fb      	str	r3, [r7, #12]
   return(result);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 0310 	bic.w	r3, r3, #16
 8006352:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	461a      	mov	r2, r3
 800635a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800635c:	61fb      	str	r3, [r7, #28]
 800635e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006360:	69b9      	ldr	r1, [r7, #24]
 8006362:	69fa      	ldr	r2, [r7, #28]
 8006364:	e841 2300 	strex	r3, r2, [r1]
 8006368:	617b      	str	r3, [r7, #20]
   return(result);
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1e6      	bne.n	800633e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	69db      	ldr	r3, [r3, #28]
 8006376:	f003 0310 	and.w	r3, r3, #16
 800637a:	2b10      	cmp	r3, #16
 800637c:	d103      	bne.n	8006386 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2210      	movs	r2, #16
 8006384:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800638c:	4619      	mov	r1, r3
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7ff f952 	bl	8005638 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006394:	e00d      	b.n	80063b2 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7fa fb16 	bl	80009c8 <HAL_UART_RxCpltCallback>
}
 800639c:	e009      	b.n	80063b2 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	8b1b      	ldrh	r3, [r3, #24]
 80063a4:	b29a      	uxth	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f042 0208 	orr.w	r2, r2, #8
 80063ae:	b292      	uxth	r2, r2
 80063b0:	831a      	strh	r2, [r3, #24]
}
 80063b2:	bf00      	nop
 80063b4:	3770      	adds	r7, #112	@ 0x70
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	40008000 	.word	0x40008000

080063c0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b09c      	sub	sp, #112	@ 0x70
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80063ce:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063d8:	2b22      	cmp	r3, #34	@ 0x22
 80063da:	f040 80be 	bne.w	800655a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80063e4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80063ee:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80063f2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80063f6:	4013      	ands	r3, r2
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80063fc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006402:	1c9a      	adds	r2, r3, #2
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800640e:	b29b      	uxth	r3, r3
 8006410:	3b01      	subs	r3, #1
 8006412:	b29a      	uxth	r2, r3
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006420:	b29b      	uxth	r3, r3
 8006422:	2b00      	cmp	r3, #0
 8006424:	f040 80a3 	bne.w	800656e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006430:	e853 3f00 	ldrex	r3, [r3]
 8006434:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006438:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800643c:	667b      	str	r3, [r7, #100]	@ 0x64
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	461a      	mov	r2, r3
 8006444:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006446:	657b      	str	r3, [r7, #84]	@ 0x54
 8006448:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800644c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800644e:	e841 2300 	strex	r3, r2, [r1]
 8006452:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006454:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1e6      	bne.n	8006428 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	3308      	adds	r3, #8
 8006460:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006464:	e853 3f00 	ldrex	r3, [r3]
 8006468:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800646a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800646c:	f023 0301 	bic.w	r3, r3, #1
 8006470:	663b      	str	r3, [r7, #96]	@ 0x60
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	3308      	adds	r3, #8
 8006478:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800647a:	643a      	str	r2, [r7, #64]	@ 0x40
 800647c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800647e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006480:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006482:	e841 2300 	strex	r3, r2, [r1]
 8006486:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1e5      	bne.n	800645a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2220      	movs	r2, #32
 8006492:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a34      	ldr	r2, [pc, #208]	@ (8006578 <UART_RxISR_16BIT+0x1b8>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d01f      	beq.n	80064ec <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d018      	beq.n	80064ec <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c0:	6a3b      	ldr	r3, [r7, #32]
 80064c2:	e853 3f00 	ldrex	r3, [r3]
 80064c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80064ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	461a      	mov	r2, r3
 80064d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80064d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064da:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064e0:	e841 2300 	strex	r3, r2, [r1]
 80064e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1e6      	bne.n	80064ba <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d12e      	bne.n	8006552 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	e853 3f00 	ldrex	r3, [r3]
 8006506:	60bb      	str	r3, [r7, #8]
   return(result);
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	f023 0310 	bic.w	r3, r3, #16
 800650e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	461a      	mov	r2, r3
 8006516:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006518:	61bb      	str	r3, [r7, #24]
 800651a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800651c:	6979      	ldr	r1, [r7, #20]
 800651e:	69ba      	ldr	r2, [r7, #24]
 8006520:	e841 2300 	strex	r3, r2, [r1]
 8006524:	613b      	str	r3, [r7, #16]
   return(result);
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1e6      	bne.n	80064fa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	69db      	ldr	r3, [r3, #28]
 8006532:	f003 0310 	and.w	r3, r3, #16
 8006536:	2b10      	cmp	r3, #16
 8006538:	d103      	bne.n	8006542 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2210      	movs	r2, #16
 8006540:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006548:	4619      	mov	r1, r3
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7ff f874 	bl	8005638 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006550:	e00d      	b.n	800656e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f7fa fa38 	bl	80009c8 <HAL_UART_RxCpltCallback>
}
 8006558:	e009      	b.n	800656e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	8b1b      	ldrh	r3, [r3, #24]
 8006560:	b29a      	uxth	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f042 0208 	orr.w	r2, r2, #8
 800656a:	b292      	uxth	r2, r2
 800656c:	831a      	strh	r2, [r3, #24]
}
 800656e:	bf00      	nop
 8006570:	3770      	adds	r7, #112	@ 0x70
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop
 8006578:	40008000 	.word	0x40008000

0800657c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <atoi>:
 8006590:	220a      	movs	r2, #10
 8006592:	2100      	movs	r1, #0
 8006594:	f000 b8e6 	b.w	8006764 <strtol>

08006598 <srand>:
 8006598:	b538      	push	{r3, r4, r5, lr}
 800659a:	4b10      	ldr	r3, [pc, #64]	@ (80065dc <srand+0x44>)
 800659c:	681d      	ldr	r5, [r3, #0]
 800659e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80065a0:	4604      	mov	r4, r0
 80065a2:	b9b3      	cbnz	r3, 80065d2 <srand+0x3a>
 80065a4:	2018      	movs	r0, #24
 80065a6:	f000 fdb9 	bl	800711c <malloc>
 80065aa:	4602      	mov	r2, r0
 80065ac:	6328      	str	r0, [r5, #48]	@ 0x30
 80065ae:	b920      	cbnz	r0, 80065ba <srand+0x22>
 80065b0:	4b0b      	ldr	r3, [pc, #44]	@ (80065e0 <srand+0x48>)
 80065b2:	480c      	ldr	r0, [pc, #48]	@ (80065e4 <srand+0x4c>)
 80065b4:	2146      	movs	r1, #70	@ 0x46
 80065b6:	f000 fd49 	bl	800704c <__assert_func>
 80065ba:	490b      	ldr	r1, [pc, #44]	@ (80065e8 <srand+0x50>)
 80065bc:	4b0b      	ldr	r3, [pc, #44]	@ (80065ec <srand+0x54>)
 80065be:	e9c0 1300 	strd	r1, r3, [r0]
 80065c2:	4b0b      	ldr	r3, [pc, #44]	@ (80065f0 <srand+0x58>)
 80065c4:	6083      	str	r3, [r0, #8]
 80065c6:	230b      	movs	r3, #11
 80065c8:	8183      	strh	r3, [r0, #12]
 80065ca:	2100      	movs	r1, #0
 80065cc:	2001      	movs	r0, #1
 80065ce:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80065d2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80065d4:	2200      	movs	r2, #0
 80065d6:	611c      	str	r4, [r3, #16]
 80065d8:	615a      	str	r2, [r3, #20]
 80065da:	bd38      	pop	{r3, r4, r5, pc}
 80065dc:	200000b8 	.word	0x200000b8
 80065e0:	0800a0a8 	.word	0x0800a0a8
 80065e4:	0800a0bf 	.word	0x0800a0bf
 80065e8:	abcd330e 	.word	0xabcd330e
 80065ec:	e66d1234 	.word	0xe66d1234
 80065f0:	0005deec 	.word	0x0005deec

080065f4 <rand>:
 80065f4:	4b16      	ldr	r3, [pc, #88]	@ (8006650 <rand+0x5c>)
 80065f6:	b510      	push	{r4, lr}
 80065f8:	681c      	ldr	r4, [r3, #0]
 80065fa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80065fc:	b9b3      	cbnz	r3, 800662c <rand+0x38>
 80065fe:	2018      	movs	r0, #24
 8006600:	f000 fd8c 	bl	800711c <malloc>
 8006604:	4602      	mov	r2, r0
 8006606:	6320      	str	r0, [r4, #48]	@ 0x30
 8006608:	b920      	cbnz	r0, 8006614 <rand+0x20>
 800660a:	4b12      	ldr	r3, [pc, #72]	@ (8006654 <rand+0x60>)
 800660c:	4812      	ldr	r0, [pc, #72]	@ (8006658 <rand+0x64>)
 800660e:	2152      	movs	r1, #82	@ 0x52
 8006610:	f000 fd1c 	bl	800704c <__assert_func>
 8006614:	4911      	ldr	r1, [pc, #68]	@ (800665c <rand+0x68>)
 8006616:	4b12      	ldr	r3, [pc, #72]	@ (8006660 <rand+0x6c>)
 8006618:	e9c0 1300 	strd	r1, r3, [r0]
 800661c:	4b11      	ldr	r3, [pc, #68]	@ (8006664 <rand+0x70>)
 800661e:	6083      	str	r3, [r0, #8]
 8006620:	230b      	movs	r3, #11
 8006622:	8183      	strh	r3, [r0, #12]
 8006624:	2100      	movs	r1, #0
 8006626:	2001      	movs	r0, #1
 8006628:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800662c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800662e:	480e      	ldr	r0, [pc, #56]	@ (8006668 <rand+0x74>)
 8006630:	690b      	ldr	r3, [r1, #16]
 8006632:	694c      	ldr	r4, [r1, #20]
 8006634:	4a0d      	ldr	r2, [pc, #52]	@ (800666c <rand+0x78>)
 8006636:	4358      	muls	r0, r3
 8006638:	fb02 0004 	mla	r0, r2, r4, r0
 800663c:	fba3 3202 	umull	r3, r2, r3, r2
 8006640:	3301      	adds	r3, #1
 8006642:	eb40 0002 	adc.w	r0, r0, r2
 8006646:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800664a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800664e:	bd10      	pop	{r4, pc}
 8006650:	200000b8 	.word	0x200000b8
 8006654:	0800a0a8 	.word	0x0800a0a8
 8006658:	0800a0bf 	.word	0x0800a0bf
 800665c:	abcd330e 	.word	0xabcd330e
 8006660:	e66d1234 	.word	0xe66d1234
 8006664:	0005deec 	.word	0x0005deec
 8006668:	5851f42d 	.word	0x5851f42d
 800666c:	4c957f2d 	.word	0x4c957f2d

08006670 <_strtol_l.isra.0>:
 8006670:	2b24      	cmp	r3, #36	@ 0x24
 8006672:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006676:	4686      	mov	lr, r0
 8006678:	4690      	mov	r8, r2
 800667a:	d801      	bhi.n	8006680 <_strtol_l.isra.0+0x10>
 800667c:	2b01      	cmp	r3, #1
 800667e:	d106      	bne.n	800668e <_strtol_l.isra.0+0x1e>
 8006680:	f000 fca8 	bl	8006fd4 <__errno>
 8006684:	2316      	movs	r3, #22
 8006686:	6003      	str	r3, [r0, #0]
 8006688:	2000      	movs	r0, #0
 800668a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800668e:	4834      	ldr	r0, [pc, #208]	@ (8006760 <_strtol_l.isra.0+0xf0>)
 8006690:	460d      	mov	r5, r1
 8006692:	462a      	mov	r2, r5
 8006694:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006698:	5d06      	ldrb	r6, [r0, r4]
 800669a:	f016 0608 	ands.w	r6, r6, #8
 800669e:	d1f8      	bne.n	8006692 <_strtol_l.isra.0+0x22>
 80066a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80066a2:	d110      	bne.n	80066c6 <_strtol_l.isra.0+0x56>
 80066a4:	782c      	ldrb	r4, [r5, #0]
 80066a6:	2601      	movs	r6, #1
 80066a8:	1c95      	adds	r5, r2, #2
 80066aa:	f033 0210 	bics.w	r2, r3, #16
 80066ae:	d115      	bne.n	80066dc <_strtol_l.isra.0+0x6c>
 80066b0:	2c30      	cmp	r4, #48	@ 0x30
 80066b2:	d10d      	bne.n	80066d0 <_strtol_l.isra.0+0x60>
 80066b4:	782a      	ldrb	r2, [r5, #0]
 80066b6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80066ba:	2a58      	cmp	r2, #88	@ 0x58
 80066bc:	d108      	bne.n	80066d0 <_strtol_l.isra.0+0x60>
 80066be:	786c      	ldrb	r4, [r5, #1]
 80066c0:	3502      	adds	r5, #2
 80066c2:	2310      	movs	r3, #16
 80066c4:	e00a      	b.n	80066dc <_strtol_l.isra.0+0x6c>
 80066c6:	2c2b      	cmp	r4, #43	@ 0x2b
 80066c8:	bf04      	itt	eq
 80066ca:	782c      	ldrbeq	r4, [r5, #0]
 80066cc:	1c95      	addeq	r5, r2, #2
 80066ce:	e7ec      	b.n	80066aa <_strtol_l.isra.0+0x3a>
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1f6      	bne.n	80066c2 <_strtol_l.isra.0+0x52>
 80066d4:	2c30      	cmp	r4, #48	@ 0x30
 80066d6:	bf14      	ite	ne
 80066d8:	230a      	movne	r3, #10
 80066da:	2308      	moveq	r3, #8
 80066dc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80066e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80066e4:	2200      	movs	r2, #0
 80066e6:	fbbc f9f3 	udiv	r9, ip, r3
 80066ea:	4610      	mov	r0, r2
 80066ec:	fb03 ca19 	mls	sl, r3, r9, ip
 80066f0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80066f4:	2f09      	cmp	r7, #9
 80066f6:	d80f      	bhi.n	8006718 <_strtol_l.isra.0+0xa8>
 80066f8:	463c      	mov	r4, r7
 80066fa:	42a3      	cmp	r3, r4
 80066fc:	dd1b      	ble.n	8006736 <_strtol_l.isra.0+0xc6>
 80066fe:	1c57      	adds	r7, r2, #1
 8006700:	d007      	beq.n	8006712 <_strtol_l.isra.0+0xa2>
 8006702:	4581      	cmp	r9, r0
 8006704:	d314      	bcc.n	8006730 <_strtol_l.isra.0+0xc0>
 8006706:	d101      	bne.n	800670c <_strtol_l.isra.0+0x9c>
 8006708:	45a2      	cmp	sl, r4
 800670a:	db11      	blt.n	8006730 <_strtol_l.isra.0+0xc0>
 800670c:	fb00 4003 	mla	r0, r0, r3, r4
 8006710:	2201      	movs	r2, #1
 8006712:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006716:	e7eb      	b.n	80066f0 <_strtol_l.isra.0+0x80>
 8006718:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800671c:	2f19      	cmp	r7, #25
 800671e:	d801      	bhi.n	8006724 <_strtol_l.isra.0+0xb4>
 8006720:	3c37      	subs	r4, #55	@ 0x37
 8006722:	e7ea      	b.n	80066fa <_strtol_l.isra.0+0x8a>
 8006724:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006728:	2f19      	cmp	r7, #25
 800672a:	d804      	bhi.n	8006736 <_strtol_l.isra.0+0xc6>
 800672c:	3c57      	subs	r4, #87	@ 0x57
 800672e:	e7e4      	b.n	80066fa <_strtol_l.isra.0+0x8a>
 8006730:	f04f 32ff 	mov.w	r2, #4294967295
 8006734:	e7ed      	b.n	8006712 <_strtol_l.isra.0+0xa2>
 8006736:	1c53      	adds	r3, r2, #1
 8006738:	d108      	bne.n	800674c <_strtol_l.isra.0+0xdc>
 800673a:	2322      	movs	r3, #34	@ 0x22
 800673c:	f8ce 3000 	str.w	r3, [lr]
 8006740:	4660      	mov	r0, ip
 8006742:	f1b8 0f00 	cmp.w	r8, #0
 8006746:	d0a0      	beq.n	800668a <_strtol_l.isra.0+0x1a>
 8006748:	1e69      	subs	r1, r5, #1
 800674a:	e006      	b.n	800675a <_strtol_l.isra.0+0xea>
 800674c:	b106      	cbz	r6, 8006750 <_strtol_l.isra.0+0xe0>
 800674e:	4240      	negs	r0, r0
 8006750:	f1b8 0f00 	cmp.w	r8, #0
 8006754:	d099      	beq.n	800668a <_strtol_l.isra.0+0x1a>
 8006756:	2a00      	cmp	r2, #0
 8006758:	d1f6      	bne.n	8006748 <_strtol_l.isra.0+0xd8>
 800675a:	f8c8 1000 	str.w	r1, [r8]
 800675e:	e794      	b.n	800668a <_strtol_l.isra.0+0x1a>
 8006760:	0800a187 	.word	0x0800a187

08006764 <strtol>:
 8006764:	4613      	mov	r3, r2
 8006766:	460a      	mov	r2, r1
 8006768:	4601      	mov	r1, r0
 800676a:	4802      	ldr	r0, [pc, #8]	@ (8006774 <strtol+0x10>)
 800676c:	6800      	ldr	r0, [r0, #0]
 800676e:	f7ff bf7f 	b.w	8006670 <_strtol_l.isra.0>
 8006772:	bf00      	nop
 8006774:	200000b8 	.word	0x200000b8

08006778 <__sflush_r>:
 8006778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800677c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006780:	0716      	lsls	r6, r2, #28
 8006782:	4605      	mov	r5, r0
 8006784:	460c      	mov	r4, r1
 8006786:	d454      	bmi.n	8006832 <__sflush_r+0xba>
 8006788:	684b      	ldr	r3, [r1, #4]
 800678a:	2b00      	cmp	r3, #0
 800678c:	dc02      	bgt.n	8006794 <__sflush_r+0x1c>
 800678e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006790:	2b00      	cmp	r3, #0
 8006792:	dd48      	ble.n	8006826 <__sflush_r+0xae>
 8006794:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006796:	2e00      	cmp	r6, #0
 8006798:	d045      	beq.n	8006826 <__sflush_r+0xae>
 800679a:	2300      	movs	r3, #0
 800679c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80067a0:	682f      	ldr	r7, [r5, #0]
 80067a2:	6a21      	ldr	r1, [r4, #32]
 80067a4:	602b      	str	r3, [r5, #0]
 80067a6:	d030      	beq.n	800680a <__sflush_r+0x92>
 80067a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80067aa:	89a3      	ldrh	r3, [r4, #12]
 80067ac:	0759      	lsls	r1, r3, #29
 80067ae:	d505      	bpl.n	80067bc <__sflush_r+0x44>
 80067b0:	6863      	ldr	r3, [r4, #4]
 80067b2:	1ad2      	subs	r2, r2, r3
 80067b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80067b6:	b10b      	cbz	r3, 80067bc <__sflush_r+0x44>
 80067b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80067ba:	1ad2      	subs	r2, r2, r3
 80067bc:	2300      	movs	r3, #0
 80067be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80067c0:	6a21      	ldr	r1, [r4, #32]
 80067c2:	4628      	mov	r0, r5
 80067c4:	47b0      	blx	r6
 80067c6:	1c43      	adds	r3, r0, #1
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	d106      	bne.n	80067da <__sflush_r+0x62>
 80067cc:	6829      	ldr	r1, [r5, #0]
 80067ce:	291d      	cmp	r1, #29
 80067d0:	d82b      	bhi.n	800682a <__sflush_r+0xb2>
 80067d2:	4a2a      	ldr	r2, [pc, #168]	@ (800687c <__sflush_r+0x104>)
 80067d4:	40ca      	lsrs	r2, r1
 80067d6:	07d6      	lsls	r6, r2, #31
 80067d8:	d527      	bpl.n	800682a <__sflush_r+0xb2>
 80067da:	2200      	movs	r2, #0
 80067dc:	6062      	str	r2, [r4, #4]
 80067de:	04d9      	lsls	r1, r3, #19
 80067e0:	6922      	ldr	r2, [r4, #16]
 80067e2:	6022      	str	r2, [r4, #0]
 80067e4:	d504      	bpl.n	80067f0 <__sflush_r+0x78>
 80067e6:	1c42      	adds	r2, r0, #1
 80067e8:	d101      	bne.n	80067ee <__sflush_r+0x76>
 80067ea:	682b      	ldr	r3, [r5, #0]
 80067ec:	b903      	cbnz	r3, 80067f0 <__sflush_r+0x78>
 80067ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80067f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80067f2:	602f      	str	r7, [r5, #0]
 80067f4:	b1b9      	cbz	r1, 8006826 <__sflush_r+0xae>
 80067f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80067fa:	4299      	cmp	r1, r3
 80067fc:	d002      	beq.n	8006804 <__sflush_r+0x8c>
 80067fe:	4628      	mov	r0, r5
 8006800:	f000 fc42 	bl	8007088 <_free_r>
 8006804:	2300      	movs	r3, #0
 8006806:	6363      	str	r3, [r4, #52]	@ 0x34
 8006808:	e00d      	b.n	8006826 <__sflush_r+0xae>
 800680a:	2301      	movs	r3, #1
 800680c:	4628      	mov	r0, r5
 800680e:	47b0      	blx	r6
 8006810:	4602      	mov	r2, r0
 8006812:	1c50      	adds	r0, r2, #1
 8006814:	d1c9      	bne.n	80067aa <__sflush_r+0x32>
 8006816:	682b      	ldr	r3, [r5, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d0c6      	beq.n	80067aa <__sflush_r+0x32>
 800681c:	2b1d      	cmp	r3, #29
 800681e:	d001      	beq.n	8006824 <__sflush_r+0xac>
 8006820:	2b16      	cmp	r3, #22
 8006822:	d11e      	bne.n	8006862 <__sflush_r+0xea>
 8006824:	602f      	str	r7, [r5, #0]
 8006826:	2000      	movs	r0, #0
 8006828:	e022      	b.n	8006870 <__sflush_r+0xf8>
 800682a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800682e:	b21b      	sxth	r3, r3
 8006830:	e01b      	b.n	800686a <__sflush_r+0xf2>
 8006832:	690f      	ldr	r7, [r1, #16]
 8006834:	2f00      	cmp	r7, #0
 8006836:	d0f6      	beq.n	8006826 <__sflush_r+0xae>
 8006838:	0793      	lsls	r3, r2, #30
 800683a:	680e      	ldr	r6, [r1, #0]
 800683c:	bf08      	it	eq
 800683e:	694b      	ldreq	r3, [r1, #20]
 8006840:	600f      	str	r7, [r1, #0]
 8006842:	bf18      	it	ne
 8006844:	2300      	movne	r3, #0
 8006846:	eba6 0807 	sub.w	r8, r6, r7
 800684a:	608b      	str	r3, [r1, #8]
 800684c:	f1b8 0f00 	cmp.w	r8, #0
 8006850:	dde9      	ble.n	8006826 <__sflush_r+0xae>
 8006852:	6a21      	ldr	r1, [r4, #32]
 8006854:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006856:	4643      	mov	r3, r8
 8006858:	463a      	mov	r2, r7
 800685a:	4628      	mov	r0, r5
 800685c:	47b0      	blx	r6
 800685e:	2800      	cmp	r0, #0
 8006860:	dc08      	bgt.n	8006874 <__sflush_r+0xfc>
 8006862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800686a:	81a3      	strh	r3, [r4, #12]
 800686c:	f04f 30ff 	mov.w	r0, #4294967295
 8006870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006874:	4407      	add	r7, r0
 8006876:	eba8 0800 	sub.w	r8, r8, r0
 800687a:	e7e7      	b.n	800684c <__sflush_r+0xd4>
 800687c:	20400001 	.word	0x20400001

08006880 <_fflush_r>:
 8006880:	b538      	push	{r3, r4, r5, lr}
 8006882:	690b      	ldr	r3, [r1, #16]
 8006884:	4605      	mov	r5, r0
 8006886:	460c      	mov	r4, r1
 8006888:	b913      	cbnz	r3, 8006890 <_fflush_r+0x10>
 800688a:	2500      	movs	r5, #0
 800688c:	4628      	mov	r0, r5
 800688e:	bd38      	pop	{r3, r4, r5, pc}
 8006890:	b118      	cbz	r0, 800689a <_fflush_r+0x1a>
 8006892:	6a03      	ldr	r3, [r0, #32]
 8006894:	b90b      	cbnz	r3, 800689a <_fflush_r+0x1a>
 8006896:	f000 f8bb 	bl	8006a10 <__sinit>
 800689a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d0f3      	beq.n	800688a <_fflush_r+0xa>
 80068a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80068a4:	07d0      	lsls	r0, r2, #31
 80068a6:	d404      	bmi.n	80068b2 <_fflush_r+0x32>
 80068a8:	0599      	lsls	r1, r3, #22
 80068aa:	d402      	bmi.n	80068b2 <_fflush_r+0x32>
 80068ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068ae:	f000 fbbc 	bl	800702a <__retarget_lock_acquire_recursive>
 80068b2:	4628      	mov	r0, r5
 80068b4:	4621      	mov	r1, r4
 80068b6:	f7ff ff5f 	bl	8006778 <__sflush_r>
 80068ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068bc:	07da      	lsls	r2, r3, #31
 80068be:	4605      	mov	r5, r0
 80068c0:	d4e4      	bmi.n	800688c <_fflush_r+0xc>
 80068c2:	89a3      	ldrh	r3, [r4, #12]
 80068c4:	059b      	lsls	r3, r3, #22
 80068c6:	d4e1      	bmi.n	800688c <_fflush_r+0xc>
 80068c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068ca:	f000 fbaf 	bl	800702c <__retarget_lock_release_recursive>
 80068ce:	e7dd      	b.n	800688c <_fflush_r+0xc>

080068d0 <fflush>:
 80068d0:	4601      	mov	r1, r0
 80068d2:	b920      	cbnz	r0, 80068de <fflush+0xe>
 80068d4:	4a04      	ldr	r2, [pc, #16]	@ (80068e8 <fflush+0x18>)
 80068d6:	4905      	ldr	r1, [pc, #20]	@ (80068ec <fflush+0x1c>)
 80068d8:	4805      	ldr	r0, [pc, #20]	@ (80068f0 <fflush+0x20>)
 80068da:	f000 b8b1 	b.w	8006a40 <_fwalk_sglue>
 80068de:	4b05      	ldr	r3, [pc, #20]	@ (80068f4 <fflush+0x24>)
 80068e0:	6818      	ldr	r0, [r3, #0]
 80068e2:	f7ff bfcd 	b.w	8006880 <_fflush_r>
 80068e6:	bf00      	nop
 80068e8:	200000ac 	.word	0x200000ac
 80068ec:	08006881 	.word	0x08006881
 80068f0:	200000bc 	.word	0x200000bc
 80068f4:	200000b8 	.word	0x200000b8

080068f8 <std>:
 80068f8:	2300      	movs	r3, #0
 80068fa:	b510      	push	{r4, lr}
 80068fc:	4604      	mov	r4, r0
 80068fe:	e9c0 3300 	strd	r3, r3, [r0]
 8006902:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006906:	6083      	str	r3, [r0, #8]
 8006908:	8181      	strh	r1, [r0, #12]
 800690a:	6643      	str	r3, [r0, #100]	@ 0x64
 800690c:	81c2      	strh	r2, [r0, #14]
 800690e:	6183      	str	r3, [r0, #24]
 8006910:	4619      	mov	r1, r3
 8006912:	2208      	movs	r2, #8
 8006914:	305c      	adds	r0, #92	@ 0x5c
 8006916:	f000 fae9 	bl	8006eec <memset>
 800691a:	4b0d      	ldr	r3, [pc, #52]	@ (8006950 <std+0x58>)
 800691c:	6263      	str	r3, [r4, #36]	@ 0x24
 800691e:	4b0d      	ldr	r3, [pc, #52]	@ (8006954 <std+0x5c>)
 8006920:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006922:	4b0d      	ldr	r3, [pc, #52]	@ (8006958 <std+0x60>)
 8006924:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006926:	4b0d      	ldr	r3, [pc, #52]	@ (800695c <std+0x64>)
 8006928:	6323      	str	r3, [r4, #48]	@ 0x30
 800692a:	4b0d      	ldr	r3, [pc, #52]	@ (8006960 <std+0x68>)
 800692c:	6224      	str	r4, [r4, #32]
 800692e:	429c      	cmp	r4, r3
 8006930:	d006      	beq.n	8006940 <std+0x48>
 8006932:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006936:	4294      	cmp	r4, r2
 8006938:	d002      	beq.n	8006940 <std+0x48>
 800693a:	33d0      	adds	r3, #208	@ 0xd0
 800693c:	429c      	cmp	r4, r3
 800693e:	d105      	bne.n	800694c <std+0x54>
 8006940:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006948:	f000 bb6e 	b.w	8007028 <__retarget_lock_init_recursive>
 800694c:	bd10      	pop	{r4, pc}
 800694e:	bf00      	nop
 8006950:	08006d09 	.word	0x08006d09
 8006954:	08006d2b 	.word	0x08006d2b
 8006958:	08006d63 	.word	0x08006d63
 800695c:	08006d87 	.word	0x08006d87
 8006960:	200006cc 	.word	0x200006cc

08006964 <stdio_exit_handler>:
 8006964:	4a02      	ldr	r2, [pc, #8]	@ (8006970 <stdio_exit_handler+0xc>)
 8006966:	4903      	ldr	r1, [pc, #12]	@ (8006974 <stdio_exit_handler+0x10>)
 8006968:	4803      	ldr	r0, [pc, #12]	@ (8006978 <stdio_exit_handler+0x14>)
 800696a:	f000 b869 	b.w	8006a40 <_fwalk_sglue>
 800696e:	bf00      	nop
 8006970:	200000ac 	.word	0x200000ac
 8006974:	08006881 	.word	0x08006881
 8006978:	200000bc 	.word	0x200000bc

0800697c <cleanup_stdio>:
 800697c:	6841      	ldr	r1, [r0, #4]
 800697e:	4b0c      	ldr	r3, [pc, #48]	@ (80069b0 <cleanup_stdio+0x34>)
 8006980:	4299      	cmp	r1, r3
 8006982:	b510      	push	{r4, lr}
 8006984:	4604      	mov	r4, r0
 8006986:	d001      	beq.n	800698c <cleanup_stdio+0x10>
 8006988:	f7ff ff7a 	bl	8006880 <_fflush_r>
 800698c:	68a1      	ldr	r1, [r4, #8]
 800698e:	4b09      	ldr	r3, [pc, #36]	@ (80069b4 <cleanup_stdio+0x38>)
 8006990:	4299      	cmp	r1, r3
 8006992:	d002      	beq.n	800699a <cleanup_stdio+0x1e>
 8006994:	4620      	mov	r0, r4
 8006996:	f7ff ff73 	bl	8006880 <_fflush_r>
 800699a:	68e1      	ldr	r1, [r4, #12]
 800699c:	4b06      	ldr	r3, [pc, #24]	@ (80069b8 <cleanup_stdio+0x3c>)
 800699e:	4299      	cmp	r1, r3
 80069a0:	d004      	beq.n	80069ac <cleanup_stdio+0x30>
 80069a2:	4620      	mov	r0, r4
 80069a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069a8:	f7ff bf6a 	b.w	8006880 <_fflush_r>
 80069ac:	bd10      	pop	{r4, pc}
 80069ae:	bf00      	nop
 80069b0:	200006cc 	.word	0x200006cc
 80069b4:	20000734 	.word	0x20000734
 80069b8:	2000079c 	.word	0x2000079c

080069bc <global_stdio_init.part.0>:
 80069bc:	b510      	push	{r4, lr}
 80069be:	4b0b      	ldr	r3, [pc, #44]	@ (80069ec <global_stdio_init.part.0+0x30>)
 80069c0:	4c0b      	ldr	r4, [pc, #44]	@ (80069f0 <global_stdio_init.part.0+0x34>)
 80069c2:	4a0c      	ldr	r2, [pc, #48]	@ (80069f4 <global_stdio_init.part.0+0x38>)
 80069c4:	601a      	str	r2, [r3, #0]
 80069c6:	4620      	mov	r0, r4
 80069c8:	2200      	movs	r2, #0
 80069ca:	2104      	movs	r1, #4
 80069cc:	f7ff ff94 	bl	80068f8 <std>
 80069d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80069d4:	2201      	movs	r2, #1
 80069d6:	2109      	movs	r1, #9
 80069d8:	f7ff ff8e 	bl	80068f8 <std>
 80069dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80069e0:	2202      	movs	r2, #2
 80069e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069e6:	2112      	movs	r1, #18
 80069e8:	f7ff bf86 	b.w	80068f8 <std>
 80069ec:	20000804 	.word	0x20000804
 80069f0:	200006cc 	.word	0x200006cc
 80069f4:	08006965 	.word	0x08006965

080069f8 <__sfp_lock_acquire>:
 80069f8:	4801      	ldr	r0, [pc, #4]	@ (8006a00 <__sfp_lock_acquire+0x8>)
 80069fa:	f000 bb16 	b.w	800702a <__retarget_lock_acquire_recursive>
 80069fe:	bf00      	nop
 8006a00:	2000080d 	.word	0x2000080d

08006a04 <__sfp_lock_release>:
 8006a04:	4801      	ldr	r0, [pc, #4]	@ (8006a0c <__sfp_lock_release+0x8>)
 8006a06:	f000 bb11 	b.w	800702c <__retarget_lock_release_recursive>
 8006a0a:	bf00      	nop
 8006a0c:	2000080d 	.word	0x2000080d

08006a10 <__sinit>:
 8006a10:	b510      	push	{r4, lr}
 8006a12:	4604      	mov	r4, r0
 8006a14:	f7ff fff0 	bl	80069f8 <__sfp_lock_acquire>
 8006a18:	6a23      	ldr	r3, [r4, #32]
 8006a1a:	b11b      	cbz	r3, 8006a24 <__sinit+0x14>
 8006a1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a20:	f7ff bff0 	b.w	8006a04 <__sfp_lock_release>
 8006a24:	4b04      	ldr	r3, [pc, #16]	@ (8006a38 <__sinit+0x28>)
 8006a26:	6223      	str	r3, [r4, #32]
 8006a28:	4b04      	ldr	r3, [pc, #16]	@ (8006a3c <__sinit+0x2c>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1f5      	bne.n	8006a1c <__sinit+0xc>
 8006a30:	f7ff ffc4 	bl	80069bc <global_stdio_init.part.0>
 8006a34:	e7f2      	b.n	8006a1c <__sinit+0xc>
 8006a36:	bf00      	nop
 8006a38:	0800697d 	.word	0x0800697d
 8006a3c:	20000804 	.word	0x20000804

08006a40 <_fwalk_sglue>:
 8006a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a44:	4607      	mov	r7, r0
 8006a46:	4688      	mov	r8, r1
 8006a48:	4614      	mov	r4, r2
 8006a4a:	2600      	movs	r6, #0
 8006a4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a50:	f1b9 0901 	subs.w	r9, r9, #1
 8006a54:	d505      	bpl.n	8006a62 <_fwalk_sglue+0x22>
 8006a56:	6824      	ldr	r4, [r4, #0]
 8006a58:	2c00      	cmp	r4, #0
 8006a5a:	d1f7      	bne.n	8006a4c <_fwalk_sglue+0xc>
 8006a5c:	4630      	mov	r0, r6
 8006a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a62:	89ab      	ldrh	r3, [r5, #12]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d907      	bls.n	8006a78 <_fwalk_sglue+0x38>
 8006a68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	d003      	beq.n	8006a78 <_fwalk_sglue+0x38>
 8006a70:	4629      	mov	r1, r5
 8006a72:	4638      	mov	r0, r7
 8006a74:	47c0      	blx	r8
 8006a76:	4306      	orrs	r6, r0
 8006a78:	3568      	adds	r5, #104	@ 0x68
 8006a7a:	e7e9      	b.n	8006a50 <_fwalk_sglue+0x10>

08006a7c <iprintf>:
 8006a7c:	b40f      	push	{r0, r1, r2, r3}
 8006a7e:	b507      	push	{r0, r1, r2, lr}
 8006a80:	4906      	ldr	r1, [pc, #24]	@ (8006a9c <iprintf+0x20>)
 8006a82:	ab04      	add	r3, sp, #16
 8006a84:	6808      	ldr	r0, [r1, #0]
 8006a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a8a:	6881      	ldr	r1, [r0, #8]
 8006a8c:	9301      	str	r3, [sp, #4]
 8006a8e:	f000 fd7d 	bl	800758c <_vfiprintf_r>
 8006a92:	b003      	add	sp, #12
 8006a94:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a98:	b004      	add	sp, #16
 8006a9a:	4770      	bx	lr
 8006a9c:	200000b8 	.word	0x200000b8

08006aa0 <_puts_r>:
 8006aa0:	6a03      	ldr	r3, [r0, #32]
 8006aa2:	b570      	push	{r4, r5, r6, lr}
 8006aa4:	6884      	ldr	r4, [r0, #8]
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	460e      	mov	r6, r1
 8006aaa:	b90b      	cbnz	r3, 8006ab0 <_puts_r+0x10>
 8006aac:	f7ff ffb0 	bl	8006a10 <__sinit>
 8006ab0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ab2:	07db      	lsls	r3, r3, #31
 8006ab4:	d405      	bmi.n	8006ac2 <_puts_r+0x22>
 8006ab6:	89a3      	ldrh	r3, [r4, #12]
 8006ab8:	0598      	lsls	r0, r3, #22
 8006aba:	d402      	bmi.n	8006ac2 <_puts_r+0x22>
 8006abc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006abe:	f000 fab4 	bl	800702a <__retarget_lock_acquire_recursive>
 8006ac2:	89a3      	ldrh	r3, [r4, #12]
 8006ac4:	0719      	lsls	r1, r3, #28
 8006ac6:	d502      	bpl.n	8006ace <_puts_r+0x2e>
 8006ac8:	6923      	ldr	r3, [r4, #16]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d135      	bne.n	8006b3a <_puts_r+0x9a>
 8006ace:	4621      	mov	r1, r4
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f000 f99b 	bl	8006e0c <__swsetup_r>
 8006ad6:	b380      	cbz	r0, 8006b3a <_puts_r+0x9a>
 8006ad8:	f04f 35ff 	mov.w	r5, #4294967295
 8006adc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ade:	07da      	lsls	r2, r3, #31
 8006ae0:	d405      	bmi.n	8006aee <_puts_r+0x4e>
 8006ae2:	89a3      	ldrh	r3, [r4, #12]
 8006ae4:	059b      	lsls	r3, r3, #22
 8006ae6:	d402      	bmi.n	8006aee <_puts_r+0x4e>
 8006ae8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006aea:	f000 fa9f 	bl	800702c <__retarget_lock_release_recursive>
 8006aee:	4628      	mov	r0, r5
 8006af0:	bd70      	pop	{r4, r5, r6, pc}
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	da04      	bge.n	8006b00 <_puts_r+0x60>
 8006af6:	69a2      	ldr	r2, [r4, #24]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	dc17      	bgt.n	8006b2c <_puts_r+0x8c>
 8006afc:	290a      	cmp	r1, #10
 8006afe:	d015      	beq.n	8006b2c <_puts_r+0x8c>
 8006b00:	6823      	ldr	r3, [r4, #0]
 8006b02:	1c5a      	adds	r2, r3, #1
 8006b04:	6022      	str	r2, [r4, #0]
 8006b06:	7019      	strb	r1, [r3, #0]
 8006b08:	68a3      	ldr	r3, [r4, #8]
 8006b0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b0e:	3b01      	subs	r3, #1
 8006b10:	60a3      	str	r3, [r4, #8]
 8006b12:	2900      	cmp	r1, #0
 8006b14:	d1ed      	bne.n	8006af2 <_puts_r+0x52>
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	da11      	bge.n	8006b3e <_puts_r+0x9e>
 8006b1a:	4622      	mov	r2, r4
 8006b1c:	210a      	movs	r1, #10
 8006b1e:	4628      	mov	r0, r5
 8006b20:	f000 f935 	bl	8006d8e <__swbuf_r>
 8006b24:	3001      	adds	r0, #1
 8006b26:	d0d7      	beq.n	8006ad8 <_puts_r+0x38>
 8006b28:	250a      	movs	r5, #10
 8006b2a:	e7d7      	b.n	8006adc <_puts_r+0x3c>
 8006b2c:	4622      	mov	r2, r4
 8006b2e:	4628      	mov	r0, r5
 8006b30:	f000 f92d 	bl	8006d8e <__swbuf_r>
 8006b34:	3001      	adds	r0, #1
 8006b36:	d1e7      	bne.n	8006b08 <_puts_r+0x68>
 8006b38:	e7ce      	b.n	8006ad8 <_puts_r+0x38>
 8006b3a:	3e01      	subs	r6, #1
 8006b3c:	e7e4      	b.n	8006b08 <_puts_r+0x68>
 8006b3e:	6823      	ldr	r3, [r4, #0]
 8006b40:	1c5a      	adds	r2, r3, #1
 8006b42:	6022      	str	r2, [r4, #0]
 8006b44:	220a      	movs	r2, #10
 8006b46:	701a      	strb	r2, [r3, #0]
 8006b48:	e7ee      	b.n	8006b28 <_puts_r+0x88>
	...

08006b4c <puts>:
 8006b4c:	4b02      	ldr	r3, [pc, #8]	@ (8006b58 <puts+0xc>)
 8006b4e:	4601      	mov	r1, r0
 8006b50:	6818      	ldr	r0, [r3, #0]
 8006b52:	f7ff bfa5 	b.w	8006aa0 <_puts_r>
 8006b56:	bf00      	nop
 8006b58:	200000b8 	.word	0x200000b8

08006b5c <setvbuf>:
 8006b5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b60:	461d      	mov	r5, r3
 8006b62:	4b57      	ldr	r3, [pc, #348]	@ (8006cc0 <setvbuf+0x164>)
 8006b64:	681f      	ldr	r7, [r3, #0]
 8006b66:	4604      	mov	r4, r0
 8006b68:	460e      	mov	r6, r1
 8006b6a:	4690      	mov	r8, r2
 8006b6c:	b127      	cbz	r7, 8006b78 <setvbuf+0x1c>
 8006b6e:	6a3b      	ldr	r3, [r7, #32]
 8006b70:	b913      	cbnz	r3, 8006b78 <setvbuf+0x1c>
 8006b72:	4638      	mov	r0, r7
 8006b74:	f7ff ff4c 	bl	8006a10 <__sinit>
 8006b78:	f1b8 0f02 	cmp.w	r8, #2
 8006b7c:	d006      	beq.n	8006b8c <setvbuf+0x30>
 8006b7e:	f1b8 0f01 	cmp.w	r8, #1
 8006b82:	f200 809a 	bhi.w	8006cba <setvbuf+0x15e>
 8006b86:	2d00      	cmp	r5, #0
 8006b88:	f2c0 8097 	blt.w	8006cba <setvbuf+0x15e>
 8006b8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b8e:	07d9      	lsls	r1, r3, #31
 8006b90:	d405      	bmi.n	8006b9e <setvbuf+0x42>
 8006b92:	89a3      	ldrh	r3, [r4, #12]
 8006b94:	059a      	lsls	r2, r3, #22
 8006b96:	d402      	bmi.n	8006b9e <setvbuf+0x42>
 8006b98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b9a:	f000 fa46 	bl	800702a <__retarget_lock_acquire_recursive>
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	4638      	mov	r0, r7
 8006ba2:	f7ff fe6d 	bl	8006880 <_fflush_r>
 8006ba6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ba8:	b141      	cbz	r1, 8006bbc <setvbuf+0x60>
 8006baa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bae:	4299      	cmp	r1, r3
 8006bb0:	d002      	beq.n	8006bb8 <setvbuf+0x5c>
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	f000 fa68 	bl	8007088 <_free_r>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	61a3      	str	r3, [r4, #24]
 8006bc0:	6063      	str	r3, [r4, #4]
 8006bc2:	89a3      	ldrh	r3, [r4, #12]
 8006bc4:	061b      	lsls	r3, r3, #24
 8006bc6:	d503      	bpl.n	8006bd0 <setvbuf+0x74>
 8006bc8:	6921      	ldr	r1, [r4, #16]
 8006bca:	4638      	mov	r0, r7
 8006bcc:	f000 fa5c 	bl	8007088 <_free_r>
 8006bd0:	89a3      	ldrh	r3, [r4, #12]
 8006bd2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006bd6:	f023 0303 	bic.w	r3, r3, #3
 8006bda:	f1b8 0f02 	cmp.w	r8, #2
 8006bde:	81a3      	strh	r3, [r4, #12]
 8006be0:	d061      	beq.n	8006ca6 <setvbuf+0x14a>
 8006be2:	ab01      	add	r3, sp, #4
 8006be4:	466a      	mov	r2, sp
 8006be6:	4621      	mov	r1, r4
 8006be8:	4638      	mov	r0, r7
 8006bea:	f000 ff85 	bl	8007af8 <__swhatbuf_r>
 8006bee:	89a3      	ldrh	r3, [r4, #12]
 8006bf0:	4318      	orrs	r0, r3
 8006bf2:	81a0      	strh	r0, [r4, #12]
 8006bf4:	bb2d      	cbnz	r5, 8006c42 <setvbuf+0xe6>
 8006bf6:	9d00      	ldr	r5, [sp, #0]
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	f000 fa8f 	bl	800711c <malloc>
 8006bfe:	4606      	mov	r6, r0
 8006c00:	2800      	cmp	r0, #0
 8006c02:	d152      	bne.n	8006caa <setvbuf+0x14e>
 8006c04:	f8dd 9000 	ldr.w	r9, [sp]
 8006c08:	45a9      	cmp	r9, r5
 8006c0a:	d140      	bne.n	8006c8e <setvbuf+0x132>
 8006c0c:	f04f 35ff 	mov.w	r5, #4294967295
 8006c10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c14:	f043 0202 	orr.w	r2, r3, #2
 8006c18:	81a2      	strh	r2, [r4, #12]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	60a2      	str	r2, [r4, #8]
 8006c1e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006c22:	6022      	str	r2, [r4, #0]
 8006c24:	6122      	str	r2, [r4, #16]
 8006c26:	2201      	movs	r2, #1
 8006c28:	6162      	str	r2, [r4, #20]
 8006c2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c2c:	07d6      	lsls	r6, r2, #31
 8006c2e:	d404      	bmi.n	8006c3a <setvbuf+0xde>
 8006c30:	0598      	lsls	r0, r3, #22
 8006c32:	d402      	bmi.n	8006c3a <setvbuf+0xde>
 8006c34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c36:	f000 f9f9 	bl	800702c <__retarget_lock_release_recursive>
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	b003      	add	sp, #12
 8006c3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c42:	2e00      	cmp	r6, #0
 8006c44:	d0d8      	beq.n	8006bf8 <setvbuf+0x9c>
 8006c46:	6a3b      	ldr	r3, [r7, #32]
 8006c48:	b913      	cbnz	r3, 8006c50 <setvbuf+0xf4>
 8006c4a:	4638      	mov	r0, r7
 8006c4c:	f7ff fee0 	bl	8006a10 <__sinit>
 8006c50:	f1b8 0f01 	cmp.w	r8, #1
 8006c54:	bf08      	it	eq
 8006c56:	89a3      	ldrheq	r3, [r4, #12]
 8006c58:	6026      	str	r6, [r4, #0]
 8006c5a:	bf04      	itt	eq
 8006c5c:	f043 0301 	orreq.w	r3, r3, #1
 8006c60:	81a3      	strheq	r3, [r4, #12]
 8006c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c66:	f013 0208 	ands.w	r2, r3, #8
 8006c6a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006c6e:	d01e      	beq.n	8006cae <setvbuf+0x152>
 8006c70:	07d9      	lsls	r1, r3, #31
 8006c72:	bf41      	itttt	mi
 8006c74:	2200      	movmi	r2, #0
 8006c76:	426d      	negmi	r5, r5
 8006c78:	60a2      	strmi	r2, [r4, #8]
 8006c7a:	61a5      	strmi	r5, [r4, #24]
 8006c7c:	bf58      	it	pl
 8006c7e:	60a5      	strpl	r5, [r4, #8]
 8006c80:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c82:	07d2      	lsls	r2, r2, #31
 8006c84:	d401      	bmi.n	8006c8a <setvbuf+0x12e>
 8006c86:	059b      	lsls	r3, r3, #22
 8006c88:	d513      	bpl.n	8006cb2 <setvbuf+0x156>
 8006c8a:	2500      	movs	r5, #0
 8006c8c:	e7d5      	b.n	8006c3a <setvbuf+0xde>
 8006c8e:	4648      	mov	r0, r9
 8006c90:	f000 fa44 	bl	800711c <malloc>
 8006c94:	4606      	mov	r6, r0
 8006c96:	2800      	cmp	r0, #0
 8006c98:	d0b8      	beq.n	8006c0c <setvbuf+0xb0>
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ca0:	81a3      	strh	r3, [r4, #12]
 8006ca2:	464d      	mov	r5, r9
 8006ca4:	e7cf      	b.n	8006c46 <setvbuf+0xea>
 8006ca6:	2500      	movs	r5, #0
 8006ca8:	e7b2      	b.n	8006c10 <setvbuf+0xb4>
 8006caa:	46a9      	mov	r9, r5
 8006cac:	e7f5      	b.n	8006c9a <setvbuf+0x13e>
 8006cae:	60a2      	str	r2, [r4, #8]
 8006cb0:	e7e6      	b.n	8006c80 <setvbuf+0x124>
 8006cb2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cb4:	f000 f9ba 	bl	800702c <__retarget_lock_release_recursive>
 8006cb8:	e7e7      	b.n	8006c8a <setvbuf+0x12e>
 8006cba:	f04f 35ff 	mov.w	r5, #4294967295
 8006cbe:	e7bc      	b.n	8006c3a <setvbuf+0xde>
 8006cc0:	200000b8 	.word	0x200000b8

08006cc4 <siprintf>:
 8006cc4:	b40e      	push	{r1, r2, r3}
 8006cc6:	b510      	push	{r4, lr}
 8006cc8:	b09d      	sub	sp, #116	@ 0x74
 8006cca:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006ccc:	9002      	str	r0, [sp, #8]
 8006cce:	9006      	str	r0, [sp, #24]
 8006cd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006cd4:	480a      	ldr	r0, [pc, #40]	@ (8006d00 <siprintf+0x3c>)
 8006cd6:	9107      	str	r1, [sp, #28]
 8006cd8:	9104      	str	r1, [sp, #16]
 8006cda:	490a      	ldr	r1, [pc, #40]	@ (8006d04 <siprintf+0x40>)
 8006cdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ce0:	9105      	str	r1, [sp, #20]
 8006ce2:	2400      	movs	r4, #0
 8006ce4:	a902      	add	r1, sp, #8
 8006ce6:	6800      	ldr	r0, [r0, #0]
 8006ce8:	9301      	str	r3, [sp, #4]
 8006cea:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006cec:	f000 fb28 	bl	8007340 <_svfiprintf_r>
 8006cf0:	9b02      	ldr	r3, [sp, #8]
 8006cf2:	701c      	strb	r4, [r3, #0]
 8006cf4:	b01d      	add	sp, #116	@ 0x74
 8006cf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cfa:	b003      	add	sp, #12
 8006cfc:	4770      	bx	lr
 8006cfe:	bf00      	nop
 8006d00:	200000b8 	.word	0x200000b8
 8006d04:	ffff0208 	.word	0xffff0208

08006d08 <__sread>:
 8006d08:	b510      	push	{r4, lr}
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d10:	f000 f93c 	bl	8006f8c <_read_r>
 8006d14:	2800      	cmp	r0, #0
 8006d16:	bfab      	itete	ge
 8006d18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d1a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d1c:	181b      	addge	r3, r3, r0
 8006d1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d22:	bfac      	ite	ge
 8006d24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d26:	81a3      	strhlt	r3, [r4, #12]
 8006d28:	bd10      	pop	{r4, pc}

08006d2a <__swrite>:
 8006d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d2e:	461f      	mov	r7, r3
 8006d30:	898b      	ldrh	r3, [r1, #12]
 8006d32:	05db      	lsls	r3, r3, #23
 8006d34:	4605      	mov	r5, r0
 8006d36:	460c      	mov	r4, r1
 8006d38:	4616      	mov	r6, r2
 8006d3a:	d505      	bpl.n	8006d48 <__swrite+0x1e>
 8006d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d40:	2302      	movs	r3, #2
 8006d42:	2200      	movs	r2, #0
 8006d44:	f000 f910 	bl	8006f68 <_lseek_r>
 8006d48:	89a3      	ldrh	r3, [r4, #12]
 8006d4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d52:	81a3      	strh	r3, [r4, #12]
 8006d54:	4632      	mov	r2, r6
 8006d56:	463b      	mov	r3, r7
 8006d58:	4628      	mov	r0, r5
 8006d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d5e:	f000 b927 	b.w	8006fb0 <_write_r>

08006d62 <__sseek>:
 8006d62:	b510      	push	{r4, lr}
 8006d64:	460c      	mov	r4, r1
 8006d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d6a:	f000 f8fd 	bl	8006f68 <_lseek_r>
 8006d6e:	1c43      	adds	r3, r0, #1
 8006d70:	89a3      	ldrh	r3, [r4, #12]
 8006d72:	bf15      	itete	ne
 8006d74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006d7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d7e:	81a3      	strheq	r3, [r4, #12]
 8006d80:	bf18      	it	ne
 8006d82:	81a3      	strhne	r3, [r4, #12]
 8006d84:	bd10      	pop	{r4, pc}

08006d86 <__sclose>:
 8006d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d8a:	f000 b8dd 	b.w	8006f48 <_close_r>

08006d8e <__swbuf_r>:
 8006d8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d90:	460e      	mov	r6, r1
 8006d92:	4614      	mov	r4, r2
 8006d94:	4605      	mov	r5, r0
 8006d96:	b118      	cbz	r0, 8006da0 <__swbuf_r+0x12>
 8006d98:	6a03      	ldr	r3, [r0, #32]
 8006d9a:	b90b      	cbnz	r3, 8006da0 <__swbuf_r+0x12>
 8006d9c:	f7ff fe38 	bl	8006a10 <__sinit>
 8006da0:	69a3      	ldr	r3, [r4, #24]
 8006da2:	60a3      	str	r3, [r4, #8]
 8006da4:	89a3      	ldrh	r3, [r4, #12]
 8006da6:	071a      	lsls	r2, r3, #28
 8006da8:	d501      	bpl.n	8006dae <__swbuf_r+0x20>
 8006daa:	6923      	ldr	r3, [r4, #16]
 8006dac:	b943      	cbnz	r3, 8006dc0 <__swbuf_r+0x32>
 8006dae:	4621      	mov	r1, r4
 8006db0:	4628      	mov	r0, r5
 8006db2:	f000 f82b 	bl	8006e0c <__swsetup_r>
 8006db6:	b118      	cbz	r0, 8006dc0 <__swbuf_r+0x32>
 8006db8:	f04f 37ff 	mov.w	r7, #4294967295
 8006dbc:	4638      	mov	r0, r7
 8006dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dc0:	6823      	ldr	r3, [r4, #0]
 8006dc2:	6922      	ldr	r2, [r4, #16]
 8006dc4:	1a98      	subs	r0, r3, r2
 8006dc6:	6963      	ldr	r3, [r4, #20]
 8006dc8:	b2f6      	uxtb	r6, r6
 8006dca:	4283      	cmp	r3, r0
 8006dcc:	4637      	mov	r7, r6
 8006dce:	dc05      	bgt.n	8006ddc <__swbuf_r+0x4e>
 8006dd0:	4621      	mov	r1, r4
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	f7ff fd54 	bl	8006880 <_fflush_r>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	d1ed      	bne.n	8006db8 <__swbuf_r+0x2a>
 8006ddc:	68a3      	ldr	r3, [r4, #8]
 8006dde:	3b01      	subs	r3, #1
 8006de0:	60a3      	str	r3, [r4, #8]
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	1c5a      	adds	r2, r3, #1
 8006de6:	6022      	str	r2, [r4, #0]
 8006de8:	701e      	strb	r6, [r3, #0]
 8006dea:	6962      	ldr	r2, [r4, #20]
 8006dec:	1c43      	adds	r3, r0, #1
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d004      	beq.n	8006dfc <__swbuf_r+0x6e>
 8006df2:	89a3      	ldrh	r3, [r4, #12]
 8006df4:	07db      	lsls	r3, r3, #31
 8006df6:	d5e1      	bpl.n	8006dbc <__swbuf_r+0x2e>
 8006df8:	2e0a      	cmp	r6, #10
 8006dfa:	d1df      	bne.n	8006dbc <__swbuf_r+0x2e>
 8006dfc:	4621      	mov	r1, r4
 8006dfe:	4628      	mov	r0, r5
 8006e00:	f7ff fd3e 	bl	8006880 <_fflush_r>
 8006e04:	2800      	cmp	r0, #0
 8006e06:	d0d9      	beq.n	8006dbc <__swbuf_r+0x2e>
 8006e08:	e7d6      	b.n	8006db8 <__swbuf_r+0x2a>
	...

08006e0c <__swsetup_r>:
 8006e0c:	b538      	push	{r3, r4, r5, lr}
 8006e0e:	4b29      	ldr	r3, [pc, #164]	@ (8006eb4 <__swsetup_r+0xa8>)
 8006e10:	4605      	mov	r5, r0
 8006e12:	6818      	ldr	r0, [r3, #0]
 8006e14:	460c      	mov	r4, r1
 8006e16:	b118      	cbz	r0, 8006e20 <__swsetup_r+0x14>
 8006e18:	6a03      	ldr	r3, [r0, #32]
 8006e1a:	b90b      	cbnz	r3, 8006e20 <__swsetup_r+0x14>
 8006e1c:	f7ff fdf8 	bl	8006a10 <__sinit>
 8006e20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e24:	0719      	lsls	r1, r3, #28
 8006e26:	d422      	bmi.n	8006e6e <__swsetup_r+0x62>
 8006e28:	06da      	lsls	r2, r3, #27
 8006e2a:	d407      	bmi.n	8006e3c <__swsetup_r+0x30>
 8006e2c:	2209      	movs	r2, #9
 8006e2e:	602a      	str	r2, [r5, #0]
 8006e30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e34:	81a3      	strh	r3, [r4, #12]
 8006e36:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3a:	e033      	b.n	8006ea4 <__swsetup_r+0x98>
 8006e3c:	0758      	lsls	r0, r3, #29
 8006e3e:	d512      	bpl.n	8006e66 <__swsetup_r+0x5a>
 8006e40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e42:	b141      	cbz	r1, 8006e56 <__swsetup_r+0x4a>
 8006e44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e48:	4299      	cmp	r1, r3
 8006e4a:	d002      	beq.n	8006e52 <__swsetup_r+0x46>
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	f000 f91b 	bl	8007088 <_free_r>
 8006e52:	2300      	movs	r3, #0
 8006e54:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e56:	89a3      	ldrh	r3, [r4, #12]
 8006e58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006e5c:	81a3      	strh	r3, [r4, #12]
 8006e5e:	2300      	movs	r3, #0
 8006e60:	6063      	str	r3, [r4, #4]
 8006e62:	6923      	ldr	r3, [r4, #16]
 8006e64:	6023      	str	r3, [r4, #0]
 8006e66:	89a3      	ldrh	r3, [r4, #12]
 8006e68:	f043 0308 	orr.w	r3, r3, #8
 8006e6c:	81a3      	strh	r3, [r4, #12]
 8006e6e:	6923      	ldr	r3, [r4, #16]
 8006e70:	b94b      	cbnz	r3, 8006e86 <__swsetup_r+0x7a>
 8006e72:	89a3      	ldrh	r3, [r4, #12]
 8006e74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006e78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e7c:	d003      	beq.n	8006e86 <__swsetup_r+0x7a>
 8006e7e:	4621      	mov	r1, r4
 8006e80:	4628      	mov	r0, r5
 8006e82:	f000 fe5f 	bl	8007b44 <__smakebuf_r>
 8006e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e8a:	f013 0201 	ands.w	r2, r3, #1
 8006e8e:	d00a      	beq.n	8006ea6 <__swsetup_r+0x9a>
 8006e90:	2200      	movs	r2, #0
 8006e92:	60a2      	str	r2, [r4, #8]
 8006e94:	6962      	ldr	r2, [r4, #20]
 8006e96:	4252      	negs	r2, r2
 8006e98:	61a2      	str	r2, [r4, #24]
 8006e9a:	6922      	ldr	r2, [r4, #16]
 8006e9c:	b942      	cbnz	r2, 8006eb0 <__swsetup_r+0xa4>
 8006e9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ea2:	d1c5      	bne.n	8006e30 <__swsetup_r+0x24>
 8006ea4:	bd38      	pop	{r3, r4, r5, pc}
 8006ea6:	0799      	lsls	r1, r3, #30
 8006ea8:	bf58      	it	pl
 8006eaa:	6962      	ldrpl	r2, [r4, #20]
 8006eac:	60a2      	str	r2, [r4, #8]
 8006eae:	e7f4      	b.n	8006e9a <__swsetup_r+0x8e>
 8006eb0:	2000      	movs	r0, #0
 8006eb2:	e7f7      	b.n	8006ea4 <__swsetup_r+0x98>
 8006eb4:	200000b8 	.word	0x200000b8

08006eb8 <memmove>:
 8006eb8:	4288      	cmp	r0, r1
 8006eba:	b510      	push	{r4, lr}
 8006ebc:	eb01 0402 	add.w	r4, r1, r2
 8006ec0:	d902      	bls.n	8006ec8 <memmove+0x10>
 8006ec2:	4284      	cmp	r4, r0
 8006ec4:	4623      	mov	r3, r4
 8006ec6:	d807      	bhi.n	8006ed8 <memmove+0x20>
 8006ec8:	1e43      	subs	r3, r0, #1
 8006eca:	42a1      	cmp	r1, r4
 8006ecc:	d008      	beq.n	8006ee0 <memmove+0x28>
 8006ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ed2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ed6:	e7f8      	b.n	8006eca <memmove+0x12>
 8006ed8:	4402      	add	r2, r0
 8006eda:	4601      	mov	r1, r0
 8006edc:	428a      	cmp	r2, r1
 8006ede:	d100      	bne.n	8006ee2 <memmove+0x2a>
 8006ee0:	bd10      	pop	{r4, pc}
 8006ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ee6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006eea:	e7f7      	b.n	8006edc <memmove+0x24>

08006eec <memset>:
 8006eec:	4402      	add	r2, r0
 8006eee:	4603      	mov	r3, r0
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d100      	bne.n	8006ef6 <memset+0xa>
 8006ef4:	4770      	bx	lr
 8006ef6:	f803 1b01 	strb.w	r1, [r3], #1
 8006efa:	e7f9      	b.n	8006ef0 <memset+0x4>

08006efc <strncmp>:
 8006efc:	b510      	push	{r4, lr}
 8006efe:	b16a      	cbz	r2, 8006f1c <strncmp+0x20>
 8006f00:	3901      	subs	r1, #1
 8006f02:	1884      	adds	r4, r0, r2
 8006f04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f08:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d103      	bne.n	8006f18 <strncmp+0x1c>
 8006f10:	42a0      	cmp	r0, r4
 8006f12:	d001      	beq.n	8006f18 <strncmp+0x1c>
 8006f14:	2a00      	cmp	r2, #0
 8006f16:	d1f5      	bne.n	8006f04 <strncmp+0x8>
 8006f18:	1ad0      	subs	r0, r2, r3
 8006f1a:	bd10      	pop	{r4, pc}
 8006f1c:	4610      	mov	r0, r2
 8006f1e:	e7fc      	b.n	8006f1a <strncmp+0x1e>

08006f20 <strncpy>:
 8006f20:	b510      	push	{r4, lr}
 8006f22:	3901      	subs	r1, #1
 8006f24:	4603      	mov	r3, r0
 8006f26:	b132      	cbz	r2, 8006f36 <strncpy+0x16>
 8006f28:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006f2c:	f803 4b01 	strb.w	r4, [r3], #1
 8006f30:	3a01      	subs	r2, #1
 8006f32:	2c00      	cmp	r4, #0
 8006f34:	d1f7      	bne.n	8006f26 <strncpy+0x6>
 8006f36:	441a      	add	r2, r3
 8006f38:	2100      	movs	r1, #0
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d100      	bne.n	8006f40 <strncpy+0x20>
 8006f3e:	bd10      	pop	{r4, pc}
 8006f40:	f803 1b01 	strb.w	r1, [r3], #1
 8006f44:	e7f9      	b.n	8006f3a <strncpy+0x1a>
	...

08006f48 <_close_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	4d06      	ldr	r5, [pc, #24]	@ (8006f64 <_close_r+0x1c>)
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	4604      	mov	r4, r0
 8006f50:	4608      	mov	r0, r1
 8006f52:	602b      	str	r3, [r5, #0]
 8006f54:	f7fb f81e 	bl	8001f94 <_close>
 8006f58:	1c43      	adds	r3, r0, #1
 8006f5a:	d102      	bne.n	8006f62 <_close_r+0x1a>
 8006f5c:	682b      	ldr	r3, [r5, #0]
 8006f5e:	b103      	cbz	r3, 8006f62 <_close_r+0x1a>
 8006f60:	6023      	str	r3, [r4, #0]
 8006f62:	bd38      	pop	{r3, r4, r5, pc}
 8006f64:	20000808 	.word	0x20000808

08006f68 <_lseek_r>:
 8006f68:	b538      	push	{r3, r4, r5, lr}
 8006f6a:	4d07      	ldr	r5, [pc, #28]	@ (8006f88 <_lseek_r+0x20>)
 8006f6c:	4604      	mov	r4, r0
 8006f6e:	4608      	mov	r0, r1
 8006f70:	4611      	mov	r1, r2
 8006f72:	2200      	movs	r2, #0
 8006f74:	602a      	str	r2, [r5, #0]
 8006f76:	461a      	mov	r2, r3
 8006f78:	f7fb f833 	bl	8001fe2 <_lseek>
 8006f7c:	1c43      	adds	r3, r0, #1
 8006f7e:	d102      	bne.n	8006f86 <_lseek_r+0x1e>
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	b103      	cbz	r3, 8006f86 <_lseek_r+0x1e>
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	bd38      	pop	{r3, r4, r5, pc}
 8006f88:	20000808 	.word	0x20000808

08006f8c <_read_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4d07      	ldr	r5, [pc, #28]	@ (8006fac <_read_r+0x20>)
 8006f90:	4604      	mov	r4, r0
 8006f92:	4608      	mov	r0, r1
 8006f94:	4611      	mov	r1, r2
 8006f96:	2200      	movs	r2, #0
 8006f98:	602a      	str	r2, [r5, #0]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f7fa ffc1 	bl	8001f22 <_read>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_read_r+0x1e>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_read_r+0x1e>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	20000808 	.word	0x20000808

08006fb0 <_write_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d07      	ldr	r5, [pc, #28]	@ (8006fd0 <_write_r+0x20>)
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	4608      	mov	r0, r1
 8006fb8:	4611      	mov	r1, r2
 8006fba:	2200      	movs	r2, #0
 8006fbc:	602a      	str	r2, [r5, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f7fa ffcc 	bl	8001f5c <_write>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_write_r+0x1e>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_write_r+0x1e>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	20000808 	.word	0x20000808

08006fd4 <__errno>:
 8006fd4:	4b01      	ldr	r3, [pc, #4]	@ (8006fdc <__errno+0x8>)
 8006fd6:	6818      	ldr	r0, [r3, #0]
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	200000b8 	.word	0x200000b8

08006fe0 <__libc_init_array>:
 8006fe0:	b570      	push	{r4, r5, r6, lr}
 8006fe2:	4d0d      	ldr	r5, [pc, #52]	@ (8007018 <__libc_init_array+0x38>)
 8006fe4:	4c0d      	ldr	r4, [pc, #52]	@ (800701c <__libc_init_array+0x3c>)
 8006fe6:	1b64      	subs	r4, r4, r5
 8006fe8:	10a4      	asrs	r4, r4, #2
 8006fea:	2600      	movs	r6, #0
 8006fec:	42a6      	cmp	r6, r4
 8006fee:	d109      	bne.n	8007004 <__libc_init_array+0x24>
 8006ff0:	4d0b      	ldr	r5, [pc, #44]	@ (8007020 <__libc_init_array+0x40>)
 8006ff2:	4c0c      	ldr	r4, [pc, #48]	@ (8007024 <__libc_init_array+0x44>)
 8006ff4:	f000 fe96 	bl	8007d24 <_init>
 8006ff8:	1b64      	subs	r4, r4, r5
 8006ffa:	10a4      	asrs	r4, r4, #2
 8006ffc:	2600      	movs	r6, #0
 8006ffe:	42a6      	cmp	r6, r4
 8007000:	d105      	bne.n	800700e <__libc_init_array+0x2e>
 8007002:	bd70      	pop	{r4, r5, r6, pc}
 8007004:	f855 3b04 	ldr.w	r3, [r5], #4
 8007008:	4798      	blx	r3
 800700a:	3601      	adds	r6, #1
 800700c:	e7ee      	b.n	8006fec <__libc_init_array+0xc>
 800700e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007012:	4798      	blx	r3
 8007014:	3601      	adds	r6, #1
 8007016:	e7f2      	b.n	8006ffe <__libc_init_array+0x1e>
 8007018:	0800a290 	.word	0x0800a290
 800701c:	0800a290 	.word	0x0800a290
 8007020:	0800a290 	.word	0x0800a290
 8007024:	0800a294 	.word	0x0800a294

08007028 <__retarget_lock_init_recursive>:
 8007028:	4770      	bx	lr

0800702a <__retarget_lock_acquire_recursive>:
 800702a:	4770      	bx	lr

0800702c <__retarget_lock_release_recursive>:
 800702c:	4770      	bx	lr

0800702e <memcpy>:
 800702e:	440a      	add	r2, r1
 8007030:	4291      	cmp	r1, r2
 8007032:	f100 33ff 	add.w	r3, r0, #4294967295
 8007036:	d100      	bne.n	800703a <memcpy+0xc>
 8007038:	4770      	bx	lr
 800703a:	b510      	push	{r4, lr}
 800703c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007040:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007044:	4291      	cmp	r1, r2
 8007046:	d1f9      	bne.n	800703c <memcpy+0xe>
 8007048:	bd10      	pop	{r4, pc}
	...

0800704c <__assert_func>:
 800704c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800704e:	4614      	mov	r4, r2
 8007050:	461a      	mov	r2, r3
 8007052:	4b09      	ldr	r3, [pc, #36]	@ (8007078 <__assert_func+0x2c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4605      	mov	r5, r0
 8007058:	68d8      	ldr	r0, [r3, #12]
 800705a:	b14c      	cbz	r4, 8007070 <__assert_func+0x24>
 800705c:	4b07      	ldr	r3, [pc, #28]	@ (800707c <__assert_func+0x30>)
 800705e:	9100      	str	r1, [sp, #0]
 8007060:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007064:	4906      	ldr	r1, [pc, #24]	@ (8007080 <__assert_func+0x34>)
 8007066:	462b      	mov	r3, r5
 8007068:	f000 fd34 	bl	8007ad4 <fiprintf>
 800706c:	f000 fdd8 	bl	8007c20 <abort>
 8007070:	4b04      	ldr	r3, [pc, #16]	@ (8007084 <__assert_func+0x38>)
 8007072:	461c      	mov	r4, r3
 8007074:	e7f3      	b.n	800705e <__assert_func+0x12>
 8007076:	bf00      	nop
 8007078:	200000b8 	.word	0x200000b8
 800707c:	0800a117 	.word	0x0800a117
 8007080:	0800a124 	.word	0x0800a124
 8007084:	0800a152 	.word	0x0800a152

08007088 <_free_r>:
 8007088:	b538      	push	{r3, r4, r5, lr}
 800708a:	4605      	mov	r5, r0
 800708c:	2900      	cmp	r1, #0
 800708e:	d041      	beq.n	8007114 <_free_r+0x8c>
 8007090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007094:	1f0c      	subs	r4, r1, #4
 8007096:	2b00      	cmp	r3, #0
 8007098:	bfb8      	it	lt
 800709a:	18e4      	addlt	r4, r4, r3
 800709c:	f000 f8e8 	bl	8007270 <__malloc_lock>
 80070a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007118 <_free_r+0x90>)
 80070a2:	6813      	ldr	r3, [r2, #0]
 80070a4:	b933      	cbnz	r3, 80070b4 <_free_r+0x2c>
 80070a6:	6063      	str	r3, [r4, #4]
 80070a8:	6014      	str	r4, [r2, #0]
 80070aa:	4628      	mov	r0, r5
 80070ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070b0:	f000 b8e4 	b.w	800727c <__malloc_unlock>
 80070b4:	42a3      	cmp	r3, r4
 80070b6:	d908      	bls.n	80070ca <_free_r+0x42>
 80070b8:	6820      	ldr	r0, [r4, #0]
 80070ba:	1821      	adds	r1, r4, r0
 80070bc:	428b      	cmp	r3, r1
 80070be:	bf01      	itttt	eq
 80070c0:	6819      	ldreq	r1, [r3, #0]
 80070c2:	685b      	ldreq	r3, [r3, #4]
 80070c4:	1809      	addeq	r1, r1, r0
 80070c6:	6021      	streq	r1, [r4, #0]
 80070c8:	e7ed      	b.n	80070a6 <_free_r+0x1e>
 80070ca:	461a      	mov	r2, r3
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	b10b      	cbz	r3, 80070d4 <_free_r+0x4c>
 80070d0:	42a3      	cmp	r3, r4
 80070d2:	d9fa      	bls.n	80070ca <_free_r+0x42>
 80070d4:	6811      	ldr	r1, [r2, #0]
 80070d6:	1850      	adds	r0, r2, r1
 80070d8:	42a0      	cmp	r0, r4
 80070da:	d10b      	bne.n	80070f4 <_free_r+0x6c>
 80070dc:	6820      	ldr	r0, [r4, #0]
 80070de:	4401      	add	r1, r0
 80070e0:	1850      	adds	r0, r2, r1
 80070e2:	4283      	cmp	r3, r0
 80070e4:	6011      	str	r1, [r2, #0]
 80070e6:	d1e0      	bne.n	80070aa <_free_r+0x22>
 80070e8:	6818      	ldr	r0, [r3, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	6053      	str	r3, [r2, #4]
 80070ee:	4408      	add	r0, r1
 80070f0:	6010      	str	r0, [r2, #0]
 80070f2:	e7da      	b.n	80070aa <_free_r+0x22>
 80070f4:	d902      	bls.n	80070fc <_free_r+0x74>
 80070f6:	230c      	movs	r3, #12
 80070f8:	602b      	str	r3, [r5, #0]
 80070fa:	e7d6      	b.n	80070aa <_free_r+0x22>
 80070fc:	6820      	ldr	r0, [r4, #0]
 80070fe:	1821      	adds	r1, r4, r0
 8007100:	428b      	cmp	r3, r1
 8007102:	bf04      	itt	eq
 8007104:	6819      	ldreq	r1, [r3, #0]
 8007106:	685b      	ldreq	r3, [r3, #4]
 8007108:	6063      	str	r3, [r4, #4]
 800710a:	bf04      	itt	eq
 800710c:	1809      	addeq	r1, r1, r0
 800710e:	6021      	streq	r1, [r4, #0]
 8007110:	6054      	str	r4, [r2, #4]
 8007112:	e7ca      	b.n	80070aa <_free_r+0x22>
 8007114:	bd38      	pop	{r3, r4, r5, pc}
 8007116:	bf00      	nop
 8007118:	20000814 	.word	0x20000814

0800711c <malloc>:
 800711c:	4b02      	ldr	r3, [pc, #8]	@ (8007128 <malloc+0xc>)
 800711e:	4601      	mov	r1, r0
 8007120:	6818      	ldr	r0, [r3, #0]
 8007122:	f000 b825 	b.w	8007170 <_malloc_r>
 8007126:	bf00      	nop
 8007128:	200000b8 	.word	0x200000b8

0800712c <sbrk_aligned>:
 800712c:	b570      	push	{r4, r5, r6, lr}
 800712e:	4e0f      	ldr	r6, [pc, #60]	@ (800716c <sbrk_aligned+0x40>)
 8007130:	460c      	mov	r4, r1
 8007132:	6831      	ldr	r1, [r6, #0]
 8007134:	4605      	mov	r5, r0
 8007136:	b911      	cbnz	r1, 800713e <sbrk_aligned+0x12>
 8007138:	f000 fd62 	bl	8007c00 <_sbrk_r>
 800713c:	6030      	str	r0, [r6, #0]
 800713e:	4621      	mov	r1, r4
 8007140:	4628      	mov	r0, r5
 8007142:	f000 fd5d 	bl	8007c00 <_sbrk_r>
 8007146:	1c43      	adds	r3, r0, #1
 8007148:	d103      	bne.n	8007152 <sbrk_aligned+0x26>
 800714a:	f04f 34ff 	mov.w	r4, #4294967295
 800714e:	4620      	mov	r0, r4
 8007150:	bd70      	pop	{r4, r5, r6, pc}
 8007152:	1cc4      	adds	r4, r0, #3
 8007154:	f024 0403 	bic.w	r4, r4, #3
 8007158:	42a0      	cmp	r0, r4
 800715a:	d0f8      	beq.n	800714e <sbrk_aligned+0x22>
 800715c:	1a21      	subs	r1, r4, r0
 800715e:	4628      	mov	r0, r5
 8007160:	f000 fd4e 	bl	8007c00 <_sbrk_r>
 8007164:	3001      	adds	r0, #1
 8007166:	d1f2      	bne.n	800714e <sbrk_aligned+0x22>
 8007168:	e7ef      	b.n	800714a <sbrk_aligned+0x1e>
 800716a:	bf00      	nop
 800716c:	20000810 	.word	0x20000810

08007170 <_malloc_r>:
 8007170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007174:	1ccd      	adds	r5, r1, #3
 8007176:	f025 0503 	bic.w	r5, r5, #3
 800717a:	3508      	adds	r5, #8
 800717c:	2d0c      	cmp	r5, #12
 800717e:	bf38      	it	cc
 8007180:	250c      	movcc	r5, #12
 8007182:	2d00      	cmp	r5, #0
 8007184:	4606      	mov	r6, r0
 8007186:	db01      	blt.n	800718c <_malloc_r+0x1c>
 8007188:	42a9      	cmp	r1, r5
 800718a:	d904      	bls.n	8007196 <_malloc_r+0x26>
 800718c:	230c      	movs	r3, #12
 800718e:	6033      	str	r3, [r6, #0]
 8007190:	2000      	movs	r0, #0
 8007192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007196:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800726c <_malloc_r+0xfc>
 800719a:	f000 f869 	bl	8007270 <__malloc_lock>
 800719e:	f8d8 3000 	ldr.w	r3, [r8]
 80071a2:	461c      	mov	r4, r3
 80071a4:	bb44      	cbnz	r4, 80071f8 <_malloc_r+0x88>
 80071a6:	4629      	mov	r1, r5
 80071a8:	4630      	mov	r0, r6
 80071aa:	f7ff ffbf 	bl	800712c <sbrk_aligned>
 80071ae:	1c43      	adds	r3, r0, #1
 80071b0:	4604      	mov	r4, r0
 80071b2:	d158      	bne.n	8007266 <_malloc_r+0xf6>
 80071b4:	f8d8 4000 	ldr.w	r4, [r8]
 80071b8:	4627      	mov	r7, r4
 80071ba:	2f00      	cmp	r7, #0
 80071bc:	d143      	bne.n	8007246 <_malloc_r+0xd6>
 80071be:	2c00      	cmp	r4, #0
 80071c0:	d04b      	beq.n	800725a <_malloc_r+0xea>
 80071c2:	6823      	ldr	r3, [r4, #0]
 80071c4:	4639      	mov	r1, r7
 80071c6:	4630      	mov	r0, r6
 80071c8:	eb04 0903 	add.w	r9, r4, r3
 80071cc:	f000 fd18 	bl	8007c00 <_sbrk_r>
 80071d0:	4581      	cmp	r9, r0
 80071d2:	d142      	bne.n	800725a <_malloc_r+0xea>
 80071d4:	6821      	ldr	r1, [r4, #0]
 80071d6:	1a6d      	subs	r5, r5, r1
 80071d8:	4629      	mov	r1, r5
 80071da:	4630      	mov	r0, r6
 80071dc:	f7ff ffa6 	bl	800712c <sbrk_aligned>
 80071e0:	3001      	adds	r0, #1
 80071e2:	d03a      	beq.n	800725a <_malloc_r+0xea>
 80071e4:	6823      	ldr	r3, [r4, #0]
 80071e6:	442b      	add	r3, r5
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	f8d8 3000 	ldr.w	r3, [r8]
 80071ee:	685a      	ldr	r2, [r3, #4]
 80071f0:	bb62      	cbnz	r2, 800724c <_malloc_r+0xdc>
 80071f2:	f8c8 7000 	str.w	r7, [r8]
 80071f6:	e00f      	b.n	8007218 <_malloc_r+0xa8>
 80071f8:	6822      	ldr	r2, [r4, #0]
 80071fa:	1b52      	subs	r2, r2, r5
 80071fc:	d420      	bmi.n	8007240 <_malloc_r+0xd0>
 80071fe:	2a0b      	cmp	r2, #11
 8007200:	d917      	bls.n	8007232 <_malloc_r+0xc2>
 8007202:	1961      	adds	r1, r4, r5
 8007204:	42a3      	cmp	r3, r4
 8007206:	6025      	str	r5, [r4, #0]
 8007208:	bf18      	it	ne
 800720a:	6059      	strne	r1, [r3, #4]
 800720c:	6863      	ldr	r3, [r4, #4]
 800720e:	bf08      	it	eq
 8007210:	f8c8 1000 	streq.w	r1, [r8]
 8007214:	5162      	str	r2, [r4, r5]
 8007216:	604b      	str	r3, [r1, #4]
 8007218:	4630      	mov	r0, r6
 800721a:	f000 f82f 	bl	800727c <__malloc_unlock>
 800721e:	f104 000b 	add.w	r0, r4, #11
 8007222:	1d23      	adds	r3, r4, #4
 8007224:	f020 0007 	bic.w	r0, r0, #7
 8007228:	1ac2      	subs	r2, r0, r3
 800722a:	bf1c      	itt	ne
 800722c:	1a1b      	subne	r3, r3, r0
 800722e:	50a3      	strne	r3, [r4, r2]
 8007230:	e7af      	b.n	8007192 <_malloc_r+0x22>
 8007232:	6862      	ldr	r2, [r4, #4]
 8007234:	42a3      	cmp	r3, r4
 8007236:	bf0c      	ite	eq
 8007238:	f8c8 2000 	streq.w	r2, [r8]
 800723c:	605a      	strne	r2, [r3, #4]
 800723e:	e7eb      	b.n	8007218 <_malloc_r+0xa8>
 8007240:	4623      	mov	r3, r4
 8007242:	6864      	ldr	r4, [r4, #4]
 8007244:	e7ae      	b.n	80071a4 <_malloc_r+0x34>
 8007246:	463c      	mov	r4, r7
 8007248:	687f      	ldr	r7, [r7, #4]
 800724a:	e7b6      	b.n	80071ba <_malloc_r+0x4a>
 800724c:	461a      	mov	r2, r3
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	42a3      	cmp	r3, r4
 8007252:	d1fb      	bne.n	800724c <_malloc_r+0xdc>
 8007254:	2300      	movs	r3, #0
 8007256:	6053      	str	r3, [r2, #4]
 8007258:	e7de      	b.n	8007218 <_malloc_r+0xa8>
 800725a:	230c      	movs	r3, #12
 800725c:	6033      	str	r3, [r6, #0]
 800725e:	4630      	mov	r0, r6
 8007260:	f000 f80c 	bl	800727c <__malloc_unlock>
 8007264:	e794      	b.n	8007190 <_malloc_r+0x20>
 8007266:	6005      	str	r5, [r0, #0]
 8007268:	e7d6      	b.n	8007218 <_malloc_r+0xa8>
 800726a:	bf00      	nop
 800726c:	20000814 	.word	0x20000814

08007270 <__malloc_lock>:
 8007270:	4801      	ldr	r0, [pc, #4]	@ (8007278 <__malloc_lock+0x8>)
 8007272:	f7ff beda 	b.w	800702a <__retarget_lock_acquire_recursive>
 8007276:	bf00      	nop
 8007278:	2000080c 	.word	0x2000080c

0800727c <__malloc_unlock>:
 800727c:	4801      	ldr	r0, [pc, #4]	@ (8007284 <__malloc_unlock+0x8>)
 800727e:	f7ff bed5 	b.w	800702c <__retarget_lock_release_recursive>
 8007282:	bf00      	nop
 8007284:	2000080c 	.word	0x2000080c

08007288 <__ssputs_r>:
 8007288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800728c:	688e      	ldr	r6, [r1, #8]
 800728e:	461f      	mov	r7, r3
 8007290:	42be      	cmp	r6, r7
 8007292:	680b      	ldr	r3, [r1, #0]
 8007294:	4682      	mov	sl, r0
 8007296:	460c      	mov	r4, r1
 8007298:	4690      	mov	r8, r2
 800729a:	d82d      	bhi.n	80072f8 <__ssputs_r+0x70>
 800729c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072a4:	d026      	beq.n	80072f4 <__ssputs_r+0x6c>
 80072a6:	6965      	ldr	r5, [r4, #20]
 80072a8:	6909      	ldr	r1, [r1, #16]
 80072aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072ae:	eba3 0901 	sub.w	r9, r3, r1
 80072b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072b6:	1c7b      	adds	r3, r7, #1
 80072b8:	444b      	add	r3, r9
 80072ba:	106d      	asrs	r5, r5, #1
 80072bc:	429d      	cmp	r5, r3
 80072be:	bf38      	it	cc
 80072c0:	461d      	movcc	r5, r3
 80072c2:	0553      	lsls	r3, r2, #21
 80072c4:	d527      	bpl.n	8007316 <__ssputs_r+0x8e>
 80072c6:	4629      	mov	r1, r5
 80072c8:	f7ff ff52 	bl	8007170 <_malloc_r>
 80072cc:	4606      	mov	r6, r0
 80072ce:	b360      	cbz	r0, 800732a <__ssputs_r+0xa2>
 80072d0:	6921      	ldr	r1, [r4, #16]
 80072d2:	464a      	mov	r2, r9
 80072d4:	f7ff feab 	bl	800702e <memcpy>
 80072d8:	89a3      	ldrh	r3, [r4, #12]
 80072da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80072de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072e2:	81a3      	strh	r3, [r4, #12]
 80072e4:	6126      	str	r6, [r4, #16]
 80072e6:	6165      	str	r5, [r4, #20]
 80072e8:	444e      	add	r6, r9
 80072ea:	eba5 0509 	sub.w	r5, r5, r9
 80072ee:	6026      	str	r6, [r4, #0]
 80072f0:	60a5      	str	r5, [r4, #8]
 80072f2:	463e      	mov	r6, r7
 80072f4:	42be      	cmp	r6, r7
 80072f6:	d900      	bls.n	80072fa <__ssputs_r+0x72>
 80072f8:	463e      	mov	r6, r7
 80072fa:	6820      	ldr	r0, [r4, #0]
 80072fc:	4632      	mov	r2, r6
 80072fe:	4641      	mov	r1, r8
 8007300:	f7ff fdda 	bl	8006eb8 <memmove>
 8007304:	68a3      	ldr	r3, [r4, #8]
 8007306:	1b9b      	subs	r3, r3, r6
 8007308:	60a3      	str	r3, [r4, #8]
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	4433      	add	r3, r6
 800730e:	6023      	str	r3, [r4, #0]
 8007310:	2000      	movs	r0, #0
 8007312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007316:	462a      	mov	r2, r5
 8007318:	f000 fc89 	bl	8007c2e <_realloc_r>
 800731c:	4606      	mov	r6, r0
 800731e:	2800      	cmp	r0, #0
 8007320:	d1e0      	bne.n	80072e4 <__ssputs_r+0x5c>
 8007322:	6921      	ldr	r1, [r4, #16]
 8007324:	4650      	mov	r0, sl
 8007326:	f7ff feaf 	bl	8007088 <_free_r>
 800732a:	230c      	movs	r3, #12
 800732c:	f8ca 3000 	str.w	r3, [sl]
 8007330:	89a3      	ldrh	r3, [r4, #12]
 8007332:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007336:	81a3      	strh	r3, [r4, #12]
 8007338:	f04f 30ff 	mov.w	r0, #4294967295
 800733c:	e7e9      	b.n	8007312 <__ssputs_r+0x8a>
	...

08007340 <_svfiprintf_r>:
 8007340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007344:	4698      	mov	r8, r3
 8007346:	898b      	ldrh	r3, [r1, #12]
 8007348:	061b      	lsls	r3, r3, #24
 800734a:	b09d      	sub	sp, #116	@ 0x74
 800734c:	4607      	mov	r7, r0
 800734e:	460d      	mov	r5, r1
 8007350:	4614      	mov	r4, r2
 8007352:	d510      	bpl.n	8007376 <_svfiprintf_r+0x36>
 8007354:	690b      	ldr	r3, [r1, #16]
 8007356:	b973      	cbnz	r3, 8007376 <_svfiprintf_r+0x36>
 8007358:	2140      	movs	r1, #64	@ 0x40
 800735a:	f7ff ff09 	bl	8007170 <_malloc_r>
 800735e:	6028      	str	r0, [r5, #0]
 8007360:	6128      	str	r0, [r5, #16]
 8007362:	b930      	cbnz	r0, 8007372 <_svfiprintf_r+0x32>
 8007364:	230c      	movs	r3, #12
 8007366:	603b      	str	r3, [r7, #0]
 8007368:	f04f 30ff 	mov.w	r0, #4294967295
 800736c:	b01d      	add	sp, #116	@ 0x74
 800736e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007372:	2340      	movs	r3, #64	@ 0x40
 8007374:	616b      	str	r3, [r5, #20]
 8007376:	2300      	movs	r3, #0
 8007378:	9309      	str	r3, [sp, #36]	@ 0x24
 800737a:	2320      	movs	r3, #32
 800737c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007380:	f8cd 800c 	str.w	r8, [sp, #12]
 8007384:	2330      	movs	r3, #48	@ 0x30
 8007386:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007524 <_svfiprintf_r+0x1e4>
 800738a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800738e:	f04f 0901 	mov.w	r9, #1
 8007392:	4623      	mov	r3, r4
 8007394:	469a      	mov	sl, r3
 8007396:	f813 2b01 	ldrb.w	r2, [r3], #1
 800739a:	b10a      	cbz	r2, 80073a0 <_svfiprintf_r+0x60>
 800739c:	2a25      	cmp	r2, #37	@ 0x25
 800739e:	d1f9      	bne.n	8007394 <_svfiprintf_r+0x54>
 80073a0:	ebba 0b04 	subs.w	fp, sl, r4
 80073a4:	d00b      	beq.n	80073be <_svfiprintf_r+0x7e>
 80073a6:	465b      	mov	r3, fp
 80073a8:	4622      	mov	r2, r4
 80073aa:	4629      	mov	r1, r5
 80073ac:	4638      	mov	r0, r7
 80073ae:	f7ff ff6b 	bl	8007288 <__ssputs_r>
 80073b2:	3001      	adds	r0, #1
 80073b4:	f000 80a7 	beq.w	8007506 <_svfiprintf_r+0x1c6>
 80073b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073ba:	445a      	add	r2, fp
 80073bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80073be:	f89a 3000 	ldrb.w	r3, [sl]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	f000 809f 	beq.w	8007506 <_svfiprintf_r+0x1c6>
 80073c8:	2300      	movs	r3, #0
 80073ca:	f04f 32ff 	mov.w	r2, #4294967295
 80073ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073d2:	f10a 0a01 	add.w	sl, sl, #1
 80073d6:	9304      	str	r3, [sp, #16]
 80073d8:	9307      	str	r3, [sp, #28]
 80073da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073de:	931a      	str	r3, [sp, #104]	@ 0x68
 80073e0:	4654      	mov	r4, sl
 80073e2:	2205      	movs	r2, #5
 80073e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073e8:	484e      	ldr	r0, [pc, #312]	@ (8007524 <_svfiprintf_r+0x1e4>)
 80073ea:	f7f8 ff09 	bl	8000200 <memchr>
 80073ee:	9a04      	ldr	r2, [sp, #16]
 80073f0:	b9d8      	cbnz	r0, 800742a <_svfiprintf_r+0xea>
 80073f2:	06d0      	lsls	r0, r2, #27
 80073f4:	bf44      	itt	mi
 80073f6:	2320      	movmi	r3, #32
 80073f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073fc:	0711      	lsls	r1, r2, #28
 80073fe:	bf44      	itt	mi
 8007400:	232b      	movmi	r3, #43	@ 0x2b
 8007402:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007406:	f89a 3000 	ldrb.w	r3, [sl]
 800740a:	2b2a      	cmp	r3, #42	@ 0x2a
 800740c:	d015      	beq.n	800743a <_svfiprintf_r+0xfa>
 800740e:	9a07      	ldr	r2, [sp, #28]
 8007410:	4654      	mov	r4, sl
 8007412:	2000      	movs	r0, #0
 8007414:	f04f 0c0a 	mov.w	ip, #10
 8007418:	4621      	mov	r1, r4
 800741a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800741e:	3b30      	subs	r3, #48	@ 0x30
 8007420:	2b09      	cmp	r3, #9
 8007422:	d94b      	bls.n	80074bc <_svfiprintf_r+0x17c>
 8007424:	b1b0      	cbz	r0, 8007454 <_svfiprintf_r+0x114>
 8007426:	9207      	str	r2, [sp, #28]
 8007428:	e014      	b.n	8007454 <_svfiprintf_r+0x114>
 800742a:	eba0 0308 	sub.w	r3, r0, r8
 800742e:	fa09 f303 	lsl.w	r3, r9, r3
 8007432:	4313      	orrs	r3, r2
 8007434:	9304      	str	r3, [sp, #16]
 8007436:	46a2      	mov	sl, r4
 8007438:	e7d2      	b.n	80073e0 <_svfiprintf_r+0xa0>
 800743a:	9b03      	ldr	r3, [sp, #12]
 800743c:	1d19      	adds	r1, r3, #4
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	9103      	str	r1, [sp, #12]
 8007442:	2b00      	cmp	r3, #0
 8007444:	bfbb      	ittet	lt
 8007446:	425b      	neglt	r3, r3
 8007448:	f042 0202 	orrlt.w	r2, r2, #2
 800744c:	9307      	strge	r3, [sp, #28]
 800744e:	9307      	strlt	r3, [sp, #28]
 8007450:	bfb8      	it	lt
 8007452:	9204      	strlt	r2, [sp, #16]
 8007454:	7823      	ldrb	r3, [r4, #0]
 8007456:	2b2e      	cmp	r3, #46	@ 0x2e
 8007458:	d10a      	bne.n	8007470 <_svfiprintf_r+0x130>
 800745a:	7863      	ldrb	r3, [r4, #1]
 800745c:	2b2a      	cmp	r3, #42	@ 0x2a
 800745e:	d132      	bne.n	80074c6 <_svfiprintf_r+0x186>
 8007460:	9b03      	ldr	r3, [sp, #12]
 8007462:	1d1a      	adds	r2, r3, #4
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	9203      	str	r2, [sp, #12]
 8007468:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800746c:	3402      	adds	r4, #2
 800746e:	9305      	str	r3, [sp, #20]
 8007470:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007534 <_svfiprintf_r+0x1f4>
 8007474:	7821      	ldrb	r1, [r4, #0]
 8007476:	2203      	movs	r2, #3
 8007478:	4650      	mov	r0, sl
 800747a:	f7f8 fec1 	bl	8000200 <memchr>
 800747e:	b138      	cbz	r0, 8007490 <_svfiprintf_r+0x150>
 8007480:	9b04      	ldr	r3, [sp, #16]
 8007482:	eba0 000a 	sub.w	r0, r0, sl
 8007486:	2240      	movs	r2, #64	@ 0x40
 8007488:	4082      	lsls	r2, r0
 800748a:	4313      	orrs	r3, r2
 800748c:	3401      	adds	r4, #1
 800748e:	9304      	str	r3, [sp, #16]
 8007490:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007494:	4824      	ldr	r0, [pc, #144]	@ (8007528 <_svfiprintf_r+0x1e8>)
 8007496:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800749a:	2206      	movs	r2, #6
 800749c:	f7f8 feb0 	bl	8000200 <memchr>
 80074a0:	2800      	cmp	r0, #0
 80074a2:	d036      	beq.n	8007512 <_svfiprintf_r+0x1d2>
 80074a4:	4b21      	ldr	r3, [pc, #132]	@ (800752c <_svfiprintf_r+0x1ec>)
 80074a6:	bb1b      	cbnz	r3, 80074f0 <_svfiprintf_r+0x1b0>
 80074a8:	9b03      	ldr	r3, [sp, #12]
 80074aa:	3307      	adds	r3, #7
 80074ac:	f023 0307 	bic.w	r3, r3, #7
 80074b0:	3308      	adds	r3, #8
 80074b2:	9303      	str	r3, [sp, #12]
 80074b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b6:	4433      	add	r3, r6
 80074b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80074ba:	e76a      	b.n	8007392 <_svfiprintf_r+0x52>
 80074bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80074c0:	460c      	mov	r4, r1
 80074c2:	2001      	movs	r0, #1
 80074c4:	e7a8      	b.n	8007418 <_svfiprintf_r+0xd8>
 80074c6:	2300      	movs	r3, #0
 80074c8:	3401      	adds	r4, #1
 80074ca:	9305      	str	r3, [sp, #20]
 80074cc:	4619      	mov	r1, r3
 80074ce:	f04f 0c0a 	mov.w	ip, #10
 80074d2:	4620      	mov	r0, r4
 80074d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074d8:	3a30      	subs	r2, #48	@ 0x30
 80074da:	2a09      	cmp	r2, #9
 80074dc:	d903      	bls.n	80074e6 <_svfiprintf_r+0x1a6>
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d0c6      	beq.n	8007470 <_svfiprintf_r+0x130>
 80074e2:	9105      	str	r1, [sp, #20]
 80074e4:	e7c4      	b.n	8007470 <_svfiprintf_r+0x130>
 80074e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80074ea:	4604      	mov	r4, r0
 80074ec:	2301      	movs	r3, #1
 80074ee:	e7f0      	b.n	80074d2 <_svfiprintf_r+0x192>
 80074f0:	ab03      	add	r3, sp, #12
 80074f2:	9300      	str	r3, [sp, #0]
 80074f4:	462a      	mov	r2, r5
 80074f6:	4b0e      	ldr	r3, [pc, #56]	@ (8007530 <_svfiprintf_r+0x1f0>)
 80074f8:	a904      	add	r1, sp, #16
 80074fa:	4638      	mov	r0, r7
 80074fc:	f3af 8000 	nop.w
 8007500:	1c42      	adds	r2, r0, #1
 8007502:	4606      	mov	r6, r0
 8007504:	d1d6      	bne.n	80074b4 <_svfiprintf_r+0x174>
 8007506:	89ab      	ldrh	r3, [r5, #12]
 8007508:	065b      	lsls	r3, r3, #25
 800750a:	f53f af2d 	bmi.w	8007368 <_svfiprintf_r+0x28>
 800750e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007510:	e72c      	b.n	800736c <_svfiprintf_r+0x2c>
 8007512:	ab03      	add	r3, sp, #12
 8007514:	9300      	str	r3, [sp, #0]
 8007516:	462a      	mov	r2, r5
 8007518:	4b05      	ldr	r3, [pc, #20]	@ (8007530 <_svfiprintf_r+0x1f0>)
 800751a:	a904      	add	r1, sp, #16
 800751c:	4638      	mov	r0, r7
 800751e:	f000 f9bb 	bl	8007898 <_printf_i>
 8007522:	e7ed      	b.n	8007500 <_svfiprintf_r+0x1c0>
 8007524:	0800a153 	.word	0x0800a153
 8007528:	0800a15d 	.word	0x0800a15d
 800752c:	00000000 	.word	0x00000000
 8007530:	08007289 	.word	0x08007289
 8007534:	0800a159 	.word	0x0800a159

08007538 <__sfputc_r>:
 8007538:	6893      	ldr	r3, [r2, #8]
 800753a:	3b01      	subs	r3, #1
 800753c:	2b00      	cmp	r3, #0
 800753e:	b410      	push	{r4}
 8007540:	6093      	str	r3, [r2, #8]
 8007542:	da08      	bge.n	8007556 <__sfputc_r+0x1e>
 8007544:	6994      	ldr	r4, [r2, #24]
 8007546:	42a3      	cmp	r3, r4
 8007548:	db01      	blt.n	800754e <__sfputc_r+0x16>
 800754a:	290a      	cmp	r1, #10
 800754c:	d103      	bne.n	8007556 <__sfputc_r+0x1e>
 800754e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007552:	f7ff bc1c 	b.w	8006d8e <__swbuf_r>
 8007556:	6813      	ldr	r3, [r2, #0]
 8007558:	1c58      	adds	r0, r3, #1
 800755a:	6010      	str	r0, [r2, #0]
 800755c:	7019      	strb	r1, [r3, #0]
 800755e:	4608      	mov	r0, r1
 8007560:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007564:	4770      	bx	lr

08007566 <__sfputs_r>:
 8007566:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007568:	4606      	mov	r6, r0
 800756a:	460f      	mov	r7, r1
 800756c:	4614      	mov	r4, r2
 800756e:	18d5      	adds	r5, r2, r3
 8007570:	42ac      	cmp	r4, r5
 8007572:	d101      	bne.n	8007578 <__sfputs_r+0x12>
 8007574:	2000      	movs	r0, #0
 8007576:	e007      	b.n	8007588 <__sfputs_r+0x22>
 8007578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800757c:	463a      	mov	r2, r7
 800757e:	4630      	mov	r0, r6
 8007580:	f7ff ffda 	bl	8007538 <__sfputc_r>
 8007584:	1c43      	adds	r3, r0, #1
 8007586:	d1f3      	bne.n	8007570 <__sfputs_r+0xa>
 8007588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800758c <_vfiprintf_r>:
 800758c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007590:	460d      	mov	r5, r1
 8007592:	b09d      	sub	sp, #116	@ 0x74
 8007594:	4614      	mov	r4, r2
 8007596:	4698      	mov	r8, r3
 8007598:	4606      	mov	r6, r0
 800759a:	b118      	cbz	r0, 80075a4 <_vfiprintf_r+0x18>
 800759c:	6a03      	ldr	r3, [r0, #32]
 800759e:	b90b      	cbnz	r3, 80075a4 <_vfiprintf_r+0x18>
 80075a0:	f7ff fa36 	bl	8006a10 <__sinit>
 80075a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075a6:	07d9      	lsls	r1, r3, #31
 80075a8:	d405      	bmi.n	80075b6 <_vfiprintf_r+0x2a>
 80075aa:	89ab      	ldrh	r3, [r5, #12]
 80075ac:	059a      	lsls	r2, r3, #22
 80075ae:	d402      	bmi.n	80075b6 <_vfiprintf_r+0x2a>
 80075b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075b2:	f7ff fd3a 	bl	800702a <__retarget_lock_acquire_recursive>
 80075b6:	89ab      	ldrh	r3, [r5, #12]
 80075b8:	071b      	lsls	r3, r3, #28
 80075ba:	d501      	bpl.n	80075c0 <_vfiprintf_r+0x34>
 80075bc:	692b      	ldr	r3, [r5, #16]
 80075be:	b99b      	cbnz	r3, 80075e8 <_vfiprintf_r+0x5c>
 80075c0:	4629      	mov	r1, r5
 80075c2:	4630      	mov	r0, r6
 80075c4:	f7ff fc22 	bl	8006e0c <__swsetup_r>
 80075c8:	b170      	cbz	r0, 80075e8 <_vfiprintf_r+0x5c>
 80075ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075cc:	07dc      	lsls	r4, r3, #31
 80075ce:	d504      	bpl.n	80075da <_vfiprintf_r+0x4e>
 80075d0:	f04f 30ff 	mov.w	r0, #4294967295
 80075d4:	b01d      	add	sp, #116	@ 0x74
 80075d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075da:	89ab      	ldrh	r3, [r5, #12]
 80075dc:	0598      	lsls	r0, r3, #22
 80075de:	d4f7      	bmi.n	80075d0 <_vfiprintf_r+0x44>
 80075e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075e2:	f7ff fd23 	bl	800702c <__retarget_lock_release_recursive>
 80075e6:	e7f3      	b.n	80075d0 <_vfiprintf_r+0x44>
 80075e8:	2300      	movs	r3, #0
 80075ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ec:	2320      	movs	r3, #32
 80075ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80075f6:	2330      	movs	r3, #48	@ 0x30
 80075f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80077a8 <_vfiprintf_r+0x21c>
 80075fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007600:	f04f 0901 	mov.w	r9, #1
 8007604:	4623      	mov	r3, r4
 8007606:	469a      	mov	sl, r3
 8007608:	f813 2b01 	ldrb.w	r2, [r3], #1
 800760c:	b10a      	cbz	r2, 8007612 <_vfiprintf_r+0x86>
 800760e:	2a25      	cmp	r2, #37	@ 0x25
 8007610:	d1f9      	bne.n	8007606 <_vfiprintf_r+0x7a>
 8007612:	ebba 0b04 	subs.w	fp, sl, r4
 8007616:	d00b      	beq.n	8007630 <_vfiprintf_r+0xa4>
 8007618:	465b      	mov	r3, fp
 800761a:	4622      	mov	r2, r4
 800761c:	4629      	mov	r1, r5
 800761e:	4630      	mov	r0, r6
 8007620:	f7ff ffa1 	bl	8007566 <__sfputs_r>
 8007624:	3001      	adds	r0, #1
 8007626:	f000 80a7 	beq.w	8007778 <_vfiprintf_r+0x1ec>
 800762a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800762c:	445a      	add	r2, fp
 800762e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007630:	f89a 3000 	ldrb.w	r3, [sl]
 8007634:	2b00      	cmp	r3, #0
 8007636:	f000 809f 	beq.w	8007778 <_vfiprintf_r+0x1ec>
 800763a:	2300      	movs	r3, #0
 800763c:	f04f 32ff 	mov.w	r2, #4294967295
 8007640:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007644:	f10a 0a01 	add.w	sl, sl, #1
 8007648:	9304      	str	r3, [sp, #16]
 800764a:	9307      	str	r3, [sp, #28]
 800764c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007650:	931a      	str	r3, [sp, #104]	@ 0x68
 8007652:	4654      	mov	r4, sl
 8007654:	2205      	movs	r2, #5
 8007656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800765a:	4853      	ldr	r0, [pc, #332]	@ (80077a8 <_vfiprintf_r+0x21c>)
 800765c:	f7f8 fdd0 	bl	8000200 <memchr>
 8007660:	9a04      	ldr	r2, [sp, #16]
 8007662:	b9d8      	cbnz	r0, 800769c <_vfiprintf_r+0x110>
 8007664:	06d1      	lsls	r1, r2, #27
 8007666:	bf44      	itt	mi
 8007668:	2320      	movmi	r3, #32
 800766a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800766e:	0713      	lsls	r3, r2, #28
 8007670:	bf44      	itt	mi
 8007672:	232b      	movmi	r3, #43	@ 0x2b
 8007674:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007678:	f89a 3000 	ldrb.w	r3, [sl]
 800767c:	2b2a      	cmp	r3, #42	@ 0x2a
 800767e:	d015      	beq.n	80076ac <_vfiprintf_r+0x120>
 8007680:	9a07      	ldr	r2, [sp, #28]
 8007682:	4654      	mov	r4, sl
 8007684:	2000      	movs	r0, #0
 8007686:	f04f 0c0a 	mov.w	ip, #10
 800768a:	4621      	mov	r1, r4
 800768c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007690:	3b30      	subs	r3, #48	@ 0x30
 8007692:	2b09      	cmp	r3, #9
 8007694:	d94b      	bls.n	800772e <_vfiprintf_r+0x1a2>
 8007696:	b1b0      	cbz	r0, 80076c6 <_vfiprintf_r+0x13a>
 8007698:	9207      	str	r2, [sp, #28]
 800769a:	e014      	b.n	80076c6 <_vfiprintf_r+0x13a>
 800769c:	eba0 0308 	sub.w	r3, r0, r8
 80076a0:	fa09 f303 	lsl.w	r3, r9, r3
 80076a4:	4313      	orrs	r3, r2
 80076a6:	9304      	str	r3, [sp, #16]
 80076a8:	46a2      	mov	sl, r4
 80076aa:	e7d2      	b.n	8007652 <_vfiprintf_r+0xc6>
 80076ac:	9b03      	ldr	r3, [sp, #12]
 80076ae:	1d19      	adds	r1, r3, #4
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	9103      	str	r1, [sp, #12]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	bfbb      	ittet	lt
 80076b8:	425b      	neglt	r3, r3
 80076ba:	f042 0202 	orrlt.w	r2, r2, #2
 80076be:	9307      	strge	r3, [sp, #28]
 80076c0:	9307      	strlt	r3, [sp, #28]
 80076c2:	bfb8      	it	lt
 80076c4:	9204      	strlt	r2, [sp, #16]
 80076c6:	7823      	ldrb	r3, [r4, #0]
 80076c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80076ca:	d10a      	bne.n	80076e2 <_vfiprintf_r+0x156>
 80076cc:	7863      	ldrb	r3, [r4, #1]
 80076ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80076d0:	d132      	bne.n	8007738 <_vfiprintf_r+0x1ac>
 80076d2:	9b03      	ldr	r3, [sp, #12]
 80076d4:	1d1a      	adds	r2, r3, #4
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	9203      	str	r2, [sp, #12]
 80076da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076de:	3402      	adds	r4, #2
 80076e0:	9305      	str	r3, [sp, #20]
 80076e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80077b8 <_vfiprintf_r+0x22c>
 80076e6:	7821      	ldrb	r1, [r4, #0]
 80076e8:	2203      	movs	r2, #3
 80076ea:	4650      	mov	r0, sl
 80076ec:	f7f8 fd88 	bl	8000200 <memchr>
 80076f0:	b138      	cbz	r0, 8007702 <_vfiprintf_r+0x176>
 80076f2:	9b04      	ldr	r3, [sp, #16]
 80076f4:	eba0 000a 	sub.w	r0, r0, sl
 80076f8:	2240      	movs	r2, #64	@ 0x40
 80076fa:	4082      	lsls	r2, r0
 80076fc:	4313      	orrs	r3, r2
 80076fe:	3401      	adds	r4, #1
 8007700:	9304      	str	r3, [sp, #16]
 8007702:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007706:	4829      	ldr	r0, [pc, #164]	@ (80077ac <_vfiprintf_r+0x220>)
 8007708:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800770c:	2206      	movs	r2, #6
 800770e:	f7f8 fd77 	bl	8000200 <memchr>
 8007712:	2800      	cmp	r0, #0
 8007714:	d03f      	beq.n	8007796 <_vfiprintf_r+0x20a>
 8007716:	4b26      	ldr	r3, [pc, #152]	@ (80077b0 <_vfiprintf_r+0x224>)
 8007718:	bb1b      	cbnz	r3, 8007762 <_vfiprintf_r+0x1d6>
 800771a:	9b03      	ldr	r3, [sp, #12]
 800771c:	3307      	adds	r3, #7
 800771e:	f023 0307 	bic.w	r3, r3, #7
 8007722:	3308      	adds	r3, #8
 8007724:	9303      	str	r3, [sp, #12]
 8007726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007728:	443b      	add	r3, r7
 800772a:	9309      	str	r3, [sp, #36]	@ 0x24
 800772c:	e76a      	b.n	8007604 <_vfiprintf_r+0x78>
 800772e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007732:	460c      	mov	r4, r1
 8007734:	2001      	movs	r0, #1
 8007736:	e7a8      	b.n	800768a <_vfiprintf_r+0xfe>
 8007738:	2300      	movs	r3, #0
 800773a:	3401      	adds	r4, #1
 800773c:	9305      	str	r3, [sp, #20]
 800773e:	4619      	mov	r1, r3
 8007740:	f04f 0c0a 	mov.w	ip, #10
 8007744:	4620      	mov	r0, r4
 8007746:	f810 2b01 	ldrb.w	r2, [r0], #1
 800774a:	3a30      	subs	r2, #48	@ 0x30
 800774c:	2a09      	cmp	r2, #9
 800774e:	d903      	bls.n	8007758 <_vfiprintf_r+0x1cc>
 8007750:	2b00      	cmp	r3, #0
 8007752:	d0c6      	beq.n	80076e2 <_vfiprintf_r+0x156>
 8007754:	9105      	str	r1, [sp, #20]
 8007756:	e7c4      	b.n	80076e2 <_vfiprintf_r+0x156>
 8007758:	fb0c 2101 	mla	r1, ip, r1, r2
 800775c:	4604      	mov	r4, r0
 800775e:	2301      	movs	r3, #1
 8007760:	e7f0      	b.n	8007744 <_vfiprintf_r+0x1b8>
 8007762:	ab03      	add	r3, sp, #12
 8007764:	9300      	str	r3, [sp, #0]
 8007766:	462a      	mov	r2, r5
 8007768:	4b12      	ldr	r3, [pc, #72]	@ (80077b4 <_vfiprintf_r+0x228>)
 800776a:	a904      	add	r1, sp, #16
 800776c:	4630      	mov	r0, r6
 800776e:	f3af 8000 	nop.w
 8007772:	4607      	mov	r7, r0
 8007774:	1c78      	adds	r0, r7, #1
 8007776:	d1d6      	bne.n	8007726 <_vfiprintf_r+0x19a>
 8007778:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800777a:	07d9      	lsls	r1, r3, #31
 800777c:	d405      	bmi.n	800778a <_vfiprintf_r+0x1fe>
 800777e:	89ab      	ldrh	r3, [r5, #12]
 8007780:	059a      	lsls	r2, r3, #22
 8007782:	d402      	bmi.n	800778a <_vfiprintf_r+0x1fe>
 8007784:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007786:	f7ff fc51 	bl	800702c <__retarget_lock_release_recursive>
 800778a:	89ab      	ldrh	r3, [r5, #12]
 800778c:	065b      	lsls	r3, r3, #25
 800778e:	f53f af1f 	bmi.w	80075d0 <_vfiprintf_r+0x44>
 8007792:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007794:	e71e      	b.n	80075d4 <_vfiprintf_r+0x48>
 8007796:	ab03      	add	r3, sp, #12
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	462a      	mov	r2, r5
 800779c:	4b05      	ldr	r3, [pc, #20]	@ (80077b4 <_vfiprintf_r+0x228>)
 800779e:	a904      	add	r1, sp, #16
 80077a0:	4630      	mov	r0, r6
 80077a2:	f000 f879 	bl	8007898 <_printf_i>
 80077a6:	e7e4      	b.n	8007772 <_vfiprintf_r+0x1e6>
 80077a8:	0800a153 	.word	0x0800a153
 80077ac:	0800a15d 	.word	0x0800a15d
 80077b0:	00000000 	.word	0x00000000
 80077b4:	08007567 	.word	0x08007567
 80077b8:	0800a159 	.word	0x0800a159

080077bc <_printf_common>:
 80077bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c0:	4616      	mov	r6, r2
 80077c2:	4698      	mov	r8, r3
 80077c4:	688a      	ldr	r2, [r1, #8]
 80077c6:	690b      	ldr	r3, [r1, #16]
 80077c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077cc:	4293      	cmp	r3, r2
 80077ce:	bfb8      	it	lt
 80077d0:	4613      	movlt	r3, r2
 80077d2:	6033      	str	r3, [r6, #0]
 80077d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80077d8:	4607      	mov	r7, r0
 80077da:	460c      	mov	r4, r1
 80077dc:	b10a      	cbz	r2, 80077e2 <_printf_common+0x26>
 80077de:	3301      	adds	r3, #1
 80077e0:	6033      	str	r3, [r6, #0]
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	0699      	lsls	r1, r3, #26
 80077e6:	bf42      	ittt	mi
 80077e8:	6833      	ldrmi	r3, [r6, #0]
 80077ea:	3302      	addmi	r3, #2
 80077ec:	6033      	strmi	r3, [r6, #0]
 80077ee:	6825      	ldr	r5, [r4, #0]
 80077f0:	f015 0506 	ands.w	r5, r5, #6
 80077f4:	d106      	bne.n	8007804 <_printf_common+0x48>
 80077f6:	f104 0a19 	add.w	sl, r4, #25
 80077fa:	68e3      	ldr	r3, [r4, #12]
 80077fc:	6832      	ldr	r2, [r6, #0]
 80077fe:	1a9b      	subs	r3, r3, r2
 8007800:	42ab      	cmp	r3, r5
 8007802:	dc26      	bgt.n	8007852 <_printf_common+0x96>
 8007804:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007808:	6822      	ldr	r2, [r4, #0]
 800780a:	3b00      	subs	r3, #0
 800780c:	bf18      	it	ne
 800780e:	2301      	movne	r3, #1
 8007810:	0692      	lsls	r2, r2, #26
 8007812:	d42b      	bmi.n	800786c <_printf_common+0xb0>
 8007814:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007818:	4641      	mov	r1, r8
 800781a:	4638      	mov	r0, r7
 800781c:	47c8      	blx	r9
 800781e:	3001      	adds	r0, #1
 8007820:	d01e      	beq.n	8007860 <_printf_common+0xa4>
 8007822:	6823      	ldr	r3, [r4, #0]
 8007824:	6922      	ldr	r2, [r4, #16]
 8007826:	f003 0306 	and.w	r3, r3, #6
 800782a:	2b04      	cmp	r3, #4
 800782c:	bf02      	ittt	eq
 800782e:	68e5      	ldreq	r5, [r4, #12]
 8007830:	6833      	ldreq	r3, [r6, #0]
 8007832:	1aed      	subeq	r5, r5, r3
 8007834:	68a3      	ldr	r3, [r4, #8]
 8007836:	bf0c      	ite	eq
 8007838:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800783c:	2500      	movne	r5, #0
 800783e:	4293      	cmp	r3, r2
 8007840:	bfc4      	itt	gt
 8007842:	1a9b      	subgt	r3, r3, r2
 8007844:	18ed      	addgt	r5, r5, r3
 8007846:	2600      	movs	r6, #0
 8007848:	341a      	adds	r4, #26
 800784a:	42b5      	cmp	r5, r6
 800784c:	d11a      	bne.n	8007884 <_printf_common+0xc8>
 800784e:	2000      	movs	r0, #0
 8007850:	e008      	b.n	8007864 <_printf_common+0xa8>
 8007852:	2301      	movs	r3, #1
 8007854:	4652      	mov	r2, sl
 8007856:	4641      	mov	r1, r8
 8007858:	4638      	mov	r0, r7
 800785a:	47c8      	blx	r9
 800785c:	3001      	adds	r0, #1
 800785e:	d103      	bne.n	8007868 <_printf_common+0xac>
 8007860:	f04f 30ff 	mov.w	r0, #4294967295
 8007864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007868:	3501      	adds	r5, #1
 800786a:	e7c6      	b.n	80077fa <_printf_common+0x3e>
 800786c:	18e1      	adds	r1, r4, r3
 800786e:	1c5a      	adds	r2, r3, #1
 8007870:	2030      	movs	r0, #48	@ 0x30
 8007872:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007876:	4422      	add	r2, r4
 8007878:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800787c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007880:	3302      	adds	r3, #2
 8007882:	e7c7      	b.n	8007814 <_printf_common+0x58>
 8007884:	2301      	movs	r3, #1
 8007886:	4622      	mov	r2, r4
 8007888:	4641      	mov	r1, r8
 800788a:	4638      	mov	r0, r7
 800788c:	47c8      	blx	r9
 800788e:	3001      	adds	r0, #1
 8007890:	d0e6      	beq.n	8007860 <_printf_common+0xa4>
 8007892:	3601      	adds	r6, #1
 8007894:	e7d9      	b.n	800784a <_printf_common+0x8e>
	...

08007898 <_printf_i>:
 8007898:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800789c:	7e0f      	ldrb	r7, [r1, #24]
 800789e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80078a0:	2f78      	cmp	r7, #120	@ 0x78
 80078a2:	4691      	mov	r9, r2
 80078a4:	4680      	mov	r8, r0
 80078a6:	460c      	mov	r4, r1
 80078a8:	469a      	mov	sl, r3
 80078aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80078ae:	d807      	bhi.n	80078c0 <_printf_i+0x28>
 80078b0:	2f62      	cmp	r7, #98	@ 0x62
 80078b2:	d80a      	bhi.n	80078ca <_printf_i+0x32>
 80078b4:	2f00      	cmp	r7, #0
 80078b6:	f000 80d1 	beq.w	8007a5c <_printf_i+0x1c4>
 80078ba:	2f58      	cmp	r7, #88	@ 0x58
 80078bc:	f000 80b8 	beq.w	8007a30 <_printf_i+0x198>
 80078c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80078c8:	e03a      	b.n	8007940 <_printf_i+0xa8>
 80078ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80078ce:	2b15      	cmp	r3, #21
 80078d0:	d8f6      	bhi.n	80078c0 <_printf_i+0x28>
 80078d2:	a101      	add	r1, pc, #4	@ (adr r1, 80078d8 <_printf_i+0x40>)
 80078d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078d8:	08007931 	.word	0x08007931
 80078dc:	08007945 	.word	0x08007945
 80078e0:	080078c1 	.word	0x080078c1
 80078e4:	080078c1 	.word	0x080078c1
 80078e8:	080078c1 	.word	0x080078c1
 80078ec:	080078c1 	.word	0x080078c1
 80078f0:	08007945 	.word	0x08007945
 80078f4:	080078c1 	.word	0x080078c1
 80078f8:	080078c1 	.word	0x080078c1
 80078fc:	080078c1 	.word	0x080078c1
 8007900:	080078c1 	.word	0x080078c1
 8007904:	08007a43 	.word	0x08007a43
 8007908:	0800796f 	.word	0x0800796f
 800790c:	080079fd 	.word	0x080079fd
 8007910:	080078c1 	.word	0x080078c1
 8007914:	080078c1 	.word	0x080078c1
 8007918:	08007a65 	.word	0x08007a65
 800791c:	080078c1 	.word	0x080078c1
 8007920:	0800796f 	.word	0x0800796f
 8007924:	080078c1 	.word	0x080078c1
 8007928:	080078c1 	.word	0x080078c1
 800792c:	08007a05 	.word	0x08007a05
 8007930:	6833      	ldr	r3, [r6, #0]
 8007932:	1d1a      	adds	r2, r3, #4
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	6032      	str	r2, [r6, #0]
 8007938:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800793c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007940:	2301      	movs	r3, #1
 8007942:	e09c      	b.n	8007a7e <_printf_i+0x1e6>
 8007944:	6833      	ldr	r3, [r6, #0]
 8007946:	6820      	ldr	r0, [r4, #0]
 8007948:	1d19      	adds	r1, r3, #4
 800794a:	6031      	str	r1, [r6, #0]
 800794c:	0606      	lsls	r6, r0, #24
 800794e:	d501      	bpl.n	8007954 <_printf_i+0xbc>
 8007950:	681d      	ldr	r5, [r3, #0]
 8007952:	e003      	b.n	800795c <_printf_i+0xc4>
 8007954:	0645      	lsls	r5, r0, #25
 8007956:	d5fb      	bpl.n	8007950 <_printf_i+0xb8>
 8007958:	f9b3 5000 	ldrsh.w	r5, [r3]
 800795c:	2d00      	cmp	r5, #0
 800795e:	da03      	bge.n	8007968 <_printf_i+0xd0>
 8007960:	232d      	movs	r3, #45	@ 0x2d
 8007962:	426d      	negs	r5, r5
 8007964:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007968:	4858      	ldr	r0, [pc, #352]	@ (8007acc <_printf_i+0x234>)
 800796a:	230a      	movs	r3, #10
 800796c:	e011      	b.n	8007992 <_printf_i+0xfa>
 800796e:	6821      	ldr	r1, [r4, #0]
 8007970:	6833      	ldr	r3, [r6, #0]
 8007972:	0608      	lsls	r0, r1, #24
 8007974:	f853 5b04 	ldr.w	r5, [r3], #4
 8007978:	d402      	bmi.n	8007980 <_printf_i+0xe8>
 800797a:	0649      	lsls	r1, r1, #25
 800797c:	bf48      	it	mi
 800797e:	b2ad      	uxthmi	r5, r5
 8007980:	2f6f      	cmp	r7, #111	@ 0x6f
 8007982:	4852      	ldr	r0, [pc, #328]	@ (8007acc <_printf_i+0x234>)
 8007984:	6033      	str	r3, [r6, #0]
 8007986:	bf14      	ite	ne
 8007988:	230a      	movne	r3, #10
 800798a:	2308      	moveq	r3, #8
 800798c:	2100      	movs	r1, #0
 800798e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007992:	6866      	ldr	r6, [r4, #4]
 8007994:	60a6      	str	r6, [r4, #8]
 8007996:	2e00      	cmp	r6, #0
 8007998:	db05      	blt.n	80079a6 <_printf_i+0x10e>
 800799a:	6821      	ldr	r1, [r4, #0]
 800799c:	432e      	orrs	r6, r5
 800799e:	f021 0104 	bic.w	r1, r1, #4
 80079a2:	6021      	str	r1, [r4, #0]
 80079a4:	d04b      	beq.n	8007a3e <_printf_i+0x1a6>
 80079a6:	4616      	mov	r6, r2
 80079a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80079ac:	fb03 5711 	mls	r7, r3, r1, r5
 80079b0:	5dc7      	ldrb	r7, [r0, r7]
 80079b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079b6:	462f      	mov	r7, r5
 80079b8:	42bb      	cmp	r3, r7
 80079ba:	460d      	mov	r5, r1
 80079bc:	d9f4      	bls.n	80079a8 <_printf_i+0x110>
 80079be:	2b08      	cmp	r3, #8
 80079c0:	d10b      	bne.n	80079da <_printf_i+0x142>
 80079c2:	6823      	ldr	r3, [r4, #0]
 80079c4:	07df      	lsls	r7, r3, #31
 80079c6:	d508      	bpl.n	80079da <_printf_i+0x142>
 80079c8:	6923      	ldr	r3, [r4, #16]
 80079ca:	6861      	ldr	r1, [r4, #4]
 80079cc:	4299      	cmp	r1, r3
 80079ce:	bfde      	ittt	le
 80079d0:	2330      	movle	r3, #48	@ 0x30
 80079d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80079da:	1b92      	subs	r2, r2, r6
 80079dc:	6122      	str	r2, [r4, #16]
 80079de:	f8cd a000 	str.w	sl, [sp]
 80079e2:	464b      	mov	r3, r9
 80079e4:	aa03      	add	r2, sp, #12
 80079e6:	4621      	mov	r1, r4
 80079e8:	4640      	mov	r0, r8
 80079ea:	f7ff fee7 	bl	80077bc <_printf_common>
 80079ee:	3001      	adds	r0, #1
 80079f0:	d14a      	bne.n	8007a88 <_printf_i+0x1f0>
 80079f2:	f04f 30ff 	mov.w	r0, #4294967295
 80079f6:	b004      	add	sp, #16
 80079f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079fc:	6823      	ldr	r3, [r4, #0]
 80079fe:	f043 0320 	orr.w	r3, r3, #32
 8007a02:	6023      	str	r3, [r4, #0]
 8007a04:	4832      	ldr	r0, [pc, #200]	@ (8007ad0 <_printf_i+0x238>)
 8007a06:	2778      	movs	r7, #120	@ 0x78
 8007a08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a0c:	6823      	ldr	r3, [r4, #0]
 8007a0e:	6831      	ldr	r1, [r6, #0]
 8007a10:	061f      	lsls	r7, r3, #24
 8007a12:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a16:	d402      	bmi.n	8007a1e <_printf_i+0x186>
 8007a18:	065f      	lsls	r7, r3, #25
 8007a1a:	bf48      	it	mi
 8007a1c:	b2ad      	uxthmi	r5, r5
 8007a1e:	6031      	str	r1, [r6, #0]
 8007a20:	07d9      	lsls	r1, r3, #31
 8007a22:	bf44      	itt	mi
 8007a24:	f043 0320 	orrmi.w	r3, r3, #32
 8007a28:	6023      	strmi	r3, [r4, #0]
 8007a2a:	b11d      	cbz	r5, 8007a34 <_printf_i+0x19c>
 8007a2c:	2310      	movs	r3, #16
 8007a2e:	e7ad      	b.n	800798c <_printf_i+0xf4>
 8007a30:	4826      	ldr	r0, [pc, #152]	@ (8007acc <_printf_i+0x234>)
 8007a32:	e7e9      	b.n	8007a08 <_printf_i+0x170>
 8007a34:	6823      	ldr	r3, [r4, #0]
 8007a36:	f023 0320 	bic.w	r3, r3, #32
 8007a3a:	6023      	str	r3, [r4, #0]
 8007a3c:	e7f6      	b.n	8007a2c <_printf_i+0x194>
 8007a3e:	4616      	mov	r6, r2
 8007a40:	e7bd      	b.n	80079be <_printf_i+0x126>
 8007a42:	6833      	ldr	r3, [r6, #0]
 8007a44:	6825      	ldr	r5, [r4, #0]
 8007a46:	6961      	ldr	r1, [r4, #20]
 8007a48:	1d18      	adds	r0, r3, #4
 8007a4a:	6030      	str	r0, [r6, #0]
 8007a4c:	062e      	lsls	r6, r5, #24
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	d501      	bpl.n	8007a56 <_printf_i+0x1be>
 8007a52:	6019      	str	r1, [r3, #0]
 8007a54:	e002      	b.n	8007a5c <_printf_i+0x1c4>
 8007a56:	0668      	lsls	r0, r5, #25
 8007a58:	d5fb      	bpl.n	8007a52 <_printf_i+0x1ba>
 8007a5a:	8019      	strh	r1, [r3, #0]
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	6123      	str	r3, [r4, #16]
 8007a60:	4616      	mov	r6, r2
 8007a62:	e7bc      	b.n	80079de <_printf_i+0x146>
 8007a64:	6833      	ldr	r3, [r6, #0]
 8007a66:	1d1a      	adds	r2, r3, #4
 8007a68:	6032      	str	r2, [r6, #0]
 8007a6a:	681e      	ldr	r6, [r3, #0]
 8007a6c:	6862      	ldr	r2, [r4, #4]
 8007a6e:	2100      	movs	r1, #0
 8007a70:	4630      	mov	r0, r6
 8007a72:	f7f8 fbc5 	bl	8000200 <memchr>
 8007a76:	b108      	cbz	r0, 8007a7c <_printf_i+0x1e4>
 8007a78:	1b80      	subs	r0, r0, r6
 8007a7a:	6060      	str	r0, [r4, #4]
 8007a7c:	6863      	ldr	r3, [r4, #4]
 8007a7e:	6123      	str	r3, [r4, #16]
 8007a80:	2300      	movs	r3, #0
 8007a82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a86:	e7aa      	b.n	80079de <_printf_i+0x146>
 8007a88:	6923      	ldr	r3, [r4, #16]
 8007a8a:	4632      	mov	r2, r6
 8007a8c:	4649      	mov	r1, r9
 8007a8e:	4640      	mov	r0, r8
 8007a90:	47d0      	blx	sl
 8007a92:	3001      	adds	r0, #1
 8007a94:	d0ad      	beq.n	80079f2 <_printf_i+0x15a>
 8007a96:	6823      	ldr	r3, [r4, #0]
 8007a98:	079b      	lsls	r3, r3, #30
 8007a9a:	d413      	bmi.n	8007ac4 <_printf_i+0x22c>
 8007a9c:	68e0      	ldr	r0, [r4, #12]
 8007a9e:	9b03      	ldr	r3, [sp, #12]
 8007aa0:	4298      	cmp	r0, r3
 8007aa2:	bfb8      	it	lt
 8007aa4:	4618      	movlt	r0, r3
 8007aa6:	e7a6      	b.n	80079f6 <_printf_i+0x15e>
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	4632      	mov	r2, r6
 8007aac:	4649      	mov	r1, r9
 8007aae:	4640      	mov	r0, r8
 8007ab0:	47d0      	blx	sl
 8007ab2:	3001      	adds	r0, #1
 8007ab4:	d09d      	beq.n	80079f2 <_printf_i+0x15a>
 8007ab6:	3501      	adds	r5, #1
 8007ab8:	68e3      	ldr	r3, [r4, #12]
 8007aba:	9903      	ldr	r1, [sp, #12]
 8007abc:	1a5b      	subs	r3, r3, r1
 8007abe:	42ab      	cmp	r3, r5
 8007ac0:	dcf2      	bgt.n	8007aa8 <_printf_i+0x210>
 8007ac2:	e7eb      	b.n	8007a9c <_printf_i+0x204>
 8007ac4:	2500      	movs	r5, #0
 8007ac6:	f104 0619 	add.w	r6, r4, #25
 8007aca:	e7f5      	b.n	8007ab8 <_printf_i+0x220>
 8007acc:	0800a164 	.word	0x0800a164
 8007ad0:	0800a175 	.word	0x0800a175

08007ad4 <fiprintf>:
 8007ad4:	b40e      	push	{r1, r2, r3}
 8007ad6:	b503      	push	{r0, r1, lr}
 8007ad8:	4601      	mov	r1, r0
 8007ada:	ab03      	add	r3, sp, #12
 8007adc:	4805      	ldr	r0, [pc, #20]	@ (8007af4 <fiprintf+0x20>)
 8007ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ae2:	6800      	ldr	r0, [r0, #0]
 8007ae4:	9301      	str	r3, [sp, #4]
 8007ae6:	f7ff fd51 	bl	800758c <_vfiprintf_r>
 8007aea:	b002      	add	sp, #8
 8007aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8007af0:	b003      	add	sp, #12
 8007af2:	4770      	bx	lr
 8007af4:	200000b8 	.word	0x200000b8

08007af8 <__swhatbuf_r>:
 8007af8:	b570      	push	{r4, r5, r6, lr}
 8007afa:	460c      	mov	r4, r1
 8007afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b00:	2900      	cmp	r1, #0
 8007b02:	b096      	sub	sp, #88	@ 0x58
 8007b04:	4615      	mov	r5, r2
 8007b06:	461e      	mov	r6, r3
 8007b08:	da0d      	bge.n	8007b26 <__swhatbuf_r+0x2e>
 8007b0a:	89a3      	ldrh	r3, [r4, #12]
 8007b0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b10:	f04f 0100 	mov.w	r1, #0
 8007b14:	bf14      	ite	ne
 8007b16:	2340      	movne	r3, #64	@ 0x40
 8007b18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	6031      	str	r1, [r6, #0]
 8007b20:	602b      	str	r3, [r5, #0]
 8007b22:	b016      	add	sp, #88	@ 0x58
 8007b24:	bd70      	pop	{r4, r5, r6, pc}
 8007b26:	466a      	mov	r2, sp
 8007b28:	f000 f848 	bl	8007bbc <_fstat_r>
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	dbec      	blt.n	8007b0a <__swhatbuf_r+0x12>
 8007b30:	9901      	ldr	r1, [sp, #4]
 8007b32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007b36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007b3a:	4259      	negs	r1, r3
 8007b3c:	4159      	adcs	r1, r3
 8007b3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b42:	e7eb      	b.n	8007b1c <__swhatbuf_r+0x24>

08007b44 <__smakebuf_r>:
 8007b44:	898b      	ldrh	r3, [r1, #12]
 8007b46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b48:	079d      	lsls	r5, r3, #30
 8007b4a:	4606      	mov	r6, r0
 8007b4c:	460c      	mov	r4, r1
 8007b4e:	d507      	bpl.n	8007b60 <__smakebuf_r+0x1c>
 8007b50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007b54:	6023      	str	r3, [r4, #0]
 8007b56:	6123      	str	r3, [r4, #16]
 8007b58:	2301      	movs	r3, #1
 8007b5a:	6163      	str	r3, [r4, #20]
 8007b5c:	b003      	add	sp, #12
 8007b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b60:	ab01      	add	r3, sp, #4
 8007b62:	466a      	mov	r2, sp
 8007b64:	f7ff ffc8 	bl	8007af8 <__swhatbuf_r>
 8007b68:	9f00      	ldr	r7, [sp, #0]
 8007b6a:	4605      	mov	r5, r0
 8007b6c:	4639      	mov	r1, r7
 8007b6e:	4630      	mov	r0, r6
 8007b70:	f7ff fafe 	bl	8007170 <_malloc_r>
 8007b74:	b948      	cbnz	r0, 8007b8a <__smakebuf_r+0x46>
 8007b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b7a:	059a      	lsls	r2, r3, #22
 8007b7c:	d4ee      	bmi.n	8007b5c <__smakebuf_r+0x18>
 8007b7e:	f023 0303 	bic.w	r3, r3, #3
 8007b82:	f043 0302 	orr.w	r3, r3, #2
 8007b86:	81a3      	strh	r3, [r4, #12]
 8007b88:	e7e2      	b.n	8007b50 <__smakebuf_r+0xc>
 8007b8a:	89a3      	ldrh	r3, [r4, #12]
 8007b8c:	6020      	str	r0, [r4, #0]
 8007b8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b92:	81a3      	strh	r3, [r4, #12]
 8007b94:	9b01      	ldr	r3, [sp, #4]
 8007b96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007b9a:	b15b      	cbz	r3, 8007bb4 <__smakebuf_r+0x70>
 8007b9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	f000 f81d 	bl	8007be0 <_isatty_r>
 8007ba6:	b128      	cbz	r0, 8007bb4 <__smakebuf_r+0x70>
 8007ba8:	89a3      	ldrh	r3, [r4, #12]
 8007baa:	f023 0303 	bic.w	r3, r3, #3
 8007bae:	f043 0301 	orr.w	r3, r3, #1
 8007bb2:	81a3      	strh	r3, [r4, #12]
 8007bb4:	89a3      	ldrh	r3, [r4, #12]
 8007bb6:	431d      	orrs	r5, r3
 8007bb8:	81a5      	strh	r5, [r4, #12]
 8007bba:	e7cf      	b.n	8007b5c <__smakebuf_r+0x18>

08007bbc <_fstat_r>:
 8007bbc:	b538      	push	{r3, r4, r5, lr}
 8007bbe:	4d07      	ldr	r5, [pc, #28]	@ (8007bdc <_fstat_r+0x20>)
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	4608      	mov	r0, r1
 8007bc6:	4611      	mov	r1, r2
 8007bc8:	602b      	str	r3, [r5, #0]
 8007bca:	f7fa f9ef 	bl	8001fac <_fstat>
 8007bce:	1c43      	adds	r3, r0, #1
 8007bd0:	d102      	bne.n	8007bd8 <_fstat_r+0x1c>
 8007bd2:	682b      	ldr	r3, [r5, #0]
 8007bd4:	b103      	cbz	r3, 8007bd8 <_fstat_r+0x1c>
 8007bd6:	6023      	str	r3, [r4, #0]
 8007bd8:	bd38      	pop	{r3, r4, r5, pc}
 8007bda:	bf00      	nop
 8007bdc:	20000808 	.word	0x20000808

08007be0 <_isatty_r>:
 8007be0:	b538      	push	{r3, r4, r5, lr}
 8007be2:	4d06      	ldr	r5, [pc, #24]	@ (8007bfc <_isatty_r+0x1c>)
 8007be4:	2300      	movs	r3, #0
 8007be6:	4604      	mov	r4, r0
 8007be8:	4608      	mov	r0, r1
 8007bea:	602b      	str	r3, [r5, #0]
 8007bec:	f7fa f9ee 	bl	8001fcc <_isatty>
 8007bf0:	1c43      	adds	r3, r0, #1
 8007bf2:	d102      	bne.n	8007bfa <_isatty_r+0x1a>
 8007bf4:	682b      	ldr	r3, [r5, #0]
 8007bf6:	b103      	cbz	r3, 8007bfa <_isatty_r+0x1a>
 8007bf8:	6023      	str	r3, [r4, #0]
 8007bfa:	bd38      	pop	{r3, r4, r5, pc}
 8007bfc:	20000808 	.word	0x20000808

08007c00 <_sbrk_r>:
 8007c00:	b538      	push	{r3, r4, r5, lr}
 8007c02:	4d06      	ldr	r5, [pc, #24]	@ (8007c1c <_sbrk_r+0x1c>)
 8007c04:	2300      	movs	r3, #0
 8007c06:	4604      	mov	r4, r0
 8007c08:	4608      	mov	r0, r1
 8007c0a:	602b      	str	r3, [r5, #0]
 8007c0c:	f7fa f9f6 	bl	8001ffc <_sbrk>
 8007c10:	1c43      	adds	r3, r0, #1
 8007c12:	d102      	bne.n	8007c1a <_sbrk_r+0x1a>
 8007c14:	682b      	ldr	r3, [r5, #0]
 8007c16:	b103      	cbz	r3, 8007c1a <_sbrk_r+0x1a>
 8007c18:	6023      	str	r3, [r4, #0]
 8007c1a:	bd38      	pop	{r3, r4, r5, pc}
 8007c1c:	20000808 	.word	0x20000808

08007c20 <abort>:
 8007c20:	b508      	push	{r3, lr}
 8007c22:	2006      	movs	r0, #6
 8007c24:	f000 f85a 	bl	8007cdc <raise>
 8007c28:	2001      	movs	r0, #1
 8007c2a:	f7fa f96f 	bl	8001f0c <_exit>

08007c2e <_realloc_r>:
 8007c2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c32:	4607      	mov	r7, r0
 8007c34:	4614      	mov	r4, r2
 8007c36:	460d      	mov	r5, r1
 8007c38:	b921      	cbnz	r1, 8007c44 <_realloc_r+0x16>
 8007c3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c3e:	4611      	mov	r1, r2
 8007c40:	f7ff ba96 	b.w	8007170 <_malloc_r>
 8007c44:	b92a      	cbnz	r2, 8007c52 <_realloc_r+0x24>
 8007c46:	f7ff fa1f 	bl	8007088 <_free_r>
 8007c4a:	4625      	mov	r5, r4
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c52:	f000 f85f 	bl	8007d14 <_malloc_usable_size_r>
 8007c56:	4284      	cmp	r4, r0
 8007c58:	4606      	mov	r6, r0
 8007c5a:	d802      	bhi.n	8007c62 <_realloc_r+0x34>
 8007c5c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007c60:	d8f4      	bhi.n	8007c4c <_realloc_r+0x1e>
 8007c62:	4621      	mov	r1, r4
 8007c64:	4638      	mov	r0, r7
 8007c66:	f7ff fa83 	bl	8007170 <_malloc_r>
 8007c6a:	4680      	mov	r8, r0
 8007c6c:	b908      	cbnz	r0, 8007c72 <_realloc_r+0x44>
 8007c6e:	4645      	mov	r5, r8
 8007c70:	e7ec      	b.n	8007c4c <_realloc_r+0x1e>
 8007c72:	42b4      	cmp	r4, r6
 8007c74:	4622      	mov	r2, r4
 8007c76:	4629      	mov	r1, r5
 8007c78:	bf28      	it	cs
 8007c7a:	4632      	movcs	r2, r6
 8007c7c:	f7ff f9d7 	bl	800702e <memcpy>
 8007c80:	4629      	mov	r1, r5
 8007c82:	4638      	mov	r0, r7
 8007c84:	f7ff fa00 	bl	8007088 <_free_r>
 8007c88:	e7f1      	b.n	8007c6e <_realloc_r+0x40>

08007c8a <_raise_r>:
 8007c8a:	291f      	cmp	r1, #31
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	4605      	mov	r5, r0
 8007c90:	460c      	mov	r4, r1
 8007c92:	d904      	bls.n	8007c9e <_raise_r+0x14>
 8007c94:	2316      	movs	r3, #22
 8007c96:	6003      	str	r3, [r0, #0]
 8007c98:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9c:	bd38      	pop	{r3, r4, r5, pc}
 8007c9e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007ca0:	b112      	cbz	r2, 8007ca8 <_raise_r+0x1e>
 8007ca2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ca6:	b94b      	cbnz	r3, 8007cbc <_raise_r+0x32>
 8007ca8:	4628      	mov	r0, r5
 8007caa:	f000 f831 	bl	8007d10 <_getpid_r>
 8007cae:	4622      	mov	r2, r4
 8007cb0:	4601      	mov	r1, r0
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cb8:	f000 b818 	b.w	8007cec <_kill_r>
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d00a      	beq.n	8007cd6 <_raise_r+0x4c>
 8007cc0:	1c59      	adds	r1, r3, #1
 8007cc2:	d103      	bne.n	8007ccc <_raise_r+0x42>
 8007cc4:	2316      	movs	r3, #22
 8007cc6:	6003      	str	r3, [r0, #0]
 8007cc8:	2001      	movs	r0, #1
 8007cca:	e7e7      	b.n	8007c9c <_raise_r+0x12>
 8007ccc:	2100      	movs	r1, #0
 8007cce:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007cd2:	4620      	mov	r0, r4
 8007cd4:	4798      	blx	r3
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	e7e0      	b.n	8007c9c <_raise_r+0x12>
	...

08007cdc <raise>:
 8007cdc:	4b02      	ldr	r3, [pc, #8]	@ (8007ce8 <raise+0xc>)
 8007cde:	4601      	mov	r1, r0
 8007ce0:	6818      	ldr	r0, [r3, #0]
 8007ce2:	f7ff bfd2 	b.w	8007c8a <_raise_r>
 8007ce6:	bf00      	nop
 8007ce8:	200000b8 	.word	0x200000b8

08007cec <_kill_r>:
 8007cec:	b538      	push	{r3, r4, r5, lr}
 8007cee:	4d07      	ldr	r5, [pc, #28]	@ (8007d0c <_kill_r+0x20>)
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	4608      	mov	r0, r1
 8007cf6:	4611      	mov	r1, r2
 8007cf8:	602b      	str	r3, [r5, #0]
 8007cfa:	f7fa f8f7 	bl	8001eec <_kill>
 8007cfe:	1c43      	adds	r3, r0, #1
 8007d00:	d102      	bne.n	8007d08 <_kill_r+0x1c>
 8007d02:	682b      	ldr	r3, [r5, #0]
 8007d04:	b103      	cbz	r3, 8007d08 <_kill_r+0x1c>
 8007d06:	6023      	str	r3, [r4, #0]
 8007d08:	bd38      	pop	{r3, r4, r5, pc}
 8007d0a:	bf00      	nop
 8007d0c:	20000808 	.word	0x20000808

08007d10 <_getpid_r>:
 8007d10:	f7fa b8e4 	b.w	8001edc <_getpid>

08007d14 <_malloc_usable_size_r>:
 8007d14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d18:	1f18      	subs	r0, r3, #4
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	bfbc      	itt	lt
 8007d1e:	580b      	ldrlt	r3, [r1, r0]
 8007d20:	18c0      	addlt	r0, r0, r3
 8007d22:	4770      	bx	lr

08007d24 <_init>:
 8007d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d26:	bf00      	nop
 8007d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d2a:	bc08      	pop	{r3}
 8007d2c:	469e      	mov	lr, r3
 8007d2e:	4770      	bx	lr

08007d30 <_fini>:
 8007d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d32:	bf00      	nop
 8007d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d36:	bc08      	pop	{r3}
 8007d38:	469e      	mov	lr, r3
 8007d3a:	4770      	bx	lr
