11:26:02 DEBUG : Logs will be stored at 'C:/Users/boghe/3eaieos/HW_eos/vitis/IDE.log'.
11:26:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\3eaieos\HW_eos\vitis\temp_xsdb_launch_script.tcl
11:26:07 INFO  : Registering command handlers for Vitis TCF services
11:26:07 INFO  : Platform repository initialization has completed.
11:26:10 INFO  : XSCT server has started successfully.
11:26:10 INFO  : Successfully done setting XSCT server connection channel  
11:26:10 INFO  : plnx-install-location is set to ''
11:26:10 INFO  : Successfully done query RDI_DATADIR 
11:26:10 INFO  : Successfully done setting workspace for the tool. 
11:27:36 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:27:36 INFO  : Result from executing command 'getPlatforms': 
11:27:36 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:27:36 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:27:44 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:28:15 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:28:15 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:34:28 INFO  : No changes in MSS file content so sources will not be generated.
11:34:43 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:34:43 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:58:22 INFO  : Checking for BSP changes to sync application flags for project 'HW_eos_app'...
11:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:38 INFO  : 'jtag frequency' command is executed.
11:58:38 INFO  : Context for 'APU' is selected.
11:58:38 INFO  : System reset is completed.
11:58:41 INFO  : 'after 3000' command is executed.
11:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:58:44 INFO  : Device configured successfully with "C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit"
11:58:44 INFO  : Context for 'APU' is selected.
11:58:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:44 INFO  : Context for 'APU' is selected.
11:58:44 INFO  : Sourcing of 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl' is done.
11:58:44 INFO  : 'ps7_init' command is executed.
11:58:44 INFO  : 'ps7_post_config' command is executed.
11:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:45 INFO  : The application 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:30 INFO  : Checking for BSP changes to sync application flags for project 'HW_eos_app'...
12:01:35 INFO  : Disconnected from the channel tcfchan#3.
12:01:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:01:36 ERROR : port closed
12:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:01:36 ERROR : port closed
12:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:03:42 INFO  : 'jtag frequency' command is executed.
12:03:42 INFO  : Context for 'APU' is selected.
12:03:42 INFO  : System reset is completed.
12:03:45 INFO  : 'after 3000' command is executed.
12:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:03:48 INFO  : Device configured successfully with "C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit"
12:03:48 INFO  : Context for 'APU' is selected.
12:03:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:48 INFO  : Context for 'APU' is selected.
12:03:48 INFO  : Sourcing of 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl' is done.
12:03:48 INFO  : 'ps7_init' command is executed.
12:03:48 INFO  : 'ps7_post_config' command is executed.
12:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:48 INFO  : The application 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:33 INFO  : Disconnected from the channel tcfchan#4.
12:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:32 INFO  : 'jtag frequency' command is executed.
12:16:32 INFO  : Context for 'APU' is selected.
12:16:32 INFO  : System reset is completed.
12:16:35 INFO  : 'after 3000' command is executed.
12:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:16:37 INFO  : Device configured successfully with "C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit"
12:16:37 INFO  : Context for 'APU' is selected.
12:16:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:16:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:37 INFO  : Context for 'APU' is selected.
12:16:37 INFO  : Sourcing of 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl' is done.
12:16:38 INFO  : 'ps7_init' command is executed.
12:16:38 INFO  : 'ps7_post_config' command is executed.
12:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:38 INFO  : The application 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:44 INFO  : Checking for BSP changes to sync application flags for project 'HW_eos_app'...
12:16:51 INFO  : Disconnected from the channel tcfchan#5.
12:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:52 INFO  : 'jtag frequency' command is executed.
12:16:52 INFO  : Context for 'APU' is selected.
12:16:52 INFO  : System reset is completed.
12:16:55 INFO  : 'after 3000' command is executed.
12:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:16:58 INFO  : Device configured successfully with "C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit"
12:16:58 INFO  : Context for 'APU' is selected.
12:16:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:16:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:58 INFO  : Context for 'APU' is selected.
12:16:58 INFO  : Sourcing of 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl' is done.
12:16:58 INFO  : 'ps7_init' command is executed.
12:16:58 INFO  : 'ps7_post_config' command is executed.
12:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:58 INFO  : The application 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:21 INFO  : Disconnected from the channel tcfchan#6.
12:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:18:33 INFO  : 'jtag frequency' command is executed.
12:18:33 INFO  : Context for 'APU' is selected.
12:18:33 INFO  : System reset is completed.
12:18:36 INFO  : 'after 3000' command is executed.
12:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:18:38 INFO  : Device configured successfully with "C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit"
12:18:38 INFO  : Context for 'APU' is selected.
12:18:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:38 INFO  : Context for 'APU' is selected.
12:18:38 INFO  : Sourcing of 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl' is done.
12:18:39 INFO  : 'ps7_init' command is executed.
12:18:39 INFO  : 'ps7_post_config' command is executed.
12:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:39 INFO  : The application 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:12 INFO  : Disconnected from the channel tcfchan#7.
12:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:19:20 INFO  : 'jtag frequency' command is executed.
12:19:20 INFO  : Context for 'APU' is selected.
12:19:20 INFO  : System reset is completed.
12:19:23 INFO  : 'after 3000' command is executed.
12:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:19:25 INFO  : Device configured successfully with "C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit"
12:19:25 INFO  : Context for 'APU' is selected.
12:19:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:19:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:25 INFO  : Context for 'APU' is selected.
12:19:25 INFO  : Sourcing of 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl' is done.
12:19:26 INFO  : 'ps7_init' command is executed.
12:19:26 INFO  : 'ps7_post_config' command is executed.
12:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:26 INFO  : The application 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:18 INFO  : Checking for BSP changes to sync application flags for project 'HW_eos_app'...
12:20:24 INFO  : Disconnected from the channel tcfchan#8.
12:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:20:25 INFO  : 'jtag frequency' command is executed.
12:20:25 INFO  : Context for 'APU' is selected.
12:20:25 INFO  : System reset is completed.
12:20:28 INFO  : 'after 3000' command is executed.
12:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:20:30 INFO  : Device configured successfully with "C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit"
12:20:30 INFO  : Context for 'APU' is selected.
12:20:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:20:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:30 INFO  : Context for 'APU' is selected.
12:20:30 INFO  : Sourcing of 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl' is done.
12:20:31 INFO  : 'ps7_init' command is executed.
12:20:31 INFO  : 'ps7_post_config' command is executed.
12:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:31 INFO  : The application 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:28 DEBUG : Logs will be stored at 'C:/Users/boghe/3eaieos/HW_eos/vitis/IDE.log'.
10:40:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\3eaieos\HW_eos\vitis\temp_xsdb_launch_script.tcl
10:40:33 INFO  : XSCT server has started successfully.
10:40:33 INFO  : plnx-install-location is set to ''
10:40:33 INFO  : Successfully done setting XSCT server connection channel  
10:40:33 INFO  : Successfully done setting workspace for the tool. 
10:40:59 INFO  : Registering command handlers for Vitis TCF services
10:40:59 INFO  : Platform repository initialization has completed.
10:41:00 INFO  : Successfully done query RDI_DATADIR 
10:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:45:00 INFO  : 'jtag frequency' command is executed.
10:45:00 INFO  : Context for 'APU' is selected.
10:45:00 INFO  : System reset is completed.
10:45:03 INFO  : 'after 3000' command is executed.
10:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:45:06 INFO  : Device configured successfully with "C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit"
10:45:06 INFO  : Context for 'APU' is selected.
10:45:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:06 INFO  : Context for 'APU' is selected.
10:45:06 INFO  : Sourcing of 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl' is done.
10:45:06 INFO  : 'ps7_init' command is executed.
10:45:06 INFO  : 'ps7_post_config' command is executed.
10:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:06 INFO  : The application 'C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/3eaieos/HW_eos/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/3eaieos/HW_eos/vitis/HW_eos_app/Debug/HW_eos_app.elf
configparams force-mem-access 0
----------------End of Script----------------

