x86/cpu: Add several Intel server CPU model numbers

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-448.el8
commit-author Tony Luck <tony.luck@intel.com>
commit 7beade0dd41d42d797ccb7791b134a77fcebf35b
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-448.el8/7beade0d.failed

These servers are all on the public versions of the roadmap. The model
numbers for Grand Ridge, Granite Rapids, and Sierra Forest were included
in the September 2022 edition of the Instruction Set Extensions document.

	Signed-off-by: Tony Luck <tony.luck@intel.com>
	Signed-off-by: Borislav Petkov <bp@suse.de>
	Acked-by: Dave Hansen <dave.hansen@linux.intel.com>
Link: https://lore.kernel.org/r/20221103203310.5058-1-tony.luck@intel.com
(cherry picked from commit 7beade0dd41d42d797ccb7791b134a77fcebf35b)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/include/asm/intel-family.h
diff --cc arch/x86/include/asm/intel-family.h
index d9b4563e9247,347707d459c6..000000000000
--- a/arch/x86/include/asm/intel-family.h
+++ b/arch/x86/include/asm/intel-family.h
@@@ -66,47 -68,62 +66,69 @@@
  #define INTEL_FAM6_HASWELL_L		0x45
  #define INTEL_FAM6_HASWELL_G		0x46
  
 -#define INTEL_FAM6_BROADWELL		0x3D
 -#define INTEL_FAM6_BROADWELL_G		0x47
 +#define INTEL_FAM6_BROADWELL	0x3D
 +#define INTEL_FAM6_BROADWELL_G	0x47
  #define INTEL_FAM6_BROADWELL_X		0x4F
 -#define INTEL_FAM6_BROADWELL_D		0x56
 +#define INTEL_FAM6_BROADWELL_D	0x56
  
 -#define INTEL_FAM6_SKYLAKE_L		0x4E	/* Sky Lake             */
 -#define INTEL_FAM6_SKYLAKE		0x5E	/* Sky Lake             */
 -#define INTEL_FAM6_SKYLAKE_X		0x55	/* Sky Lake             */
 -/*                 CASCADELAKE_X	0x55	   Sky Lake -- s: 7     */
 -/*                 COOPERLAKE_X		0x55	   Sky Lake -- s: 11    */
 +#define INTEL_FAM6_SKYLAKE_L	0x4E
 +#define INTEL_FAM6_SKYLAKE	0x5E
 +#define INTEL_FAM6_SKYLAKE_X		0x55
 +#define INTEL_FAM6_KABYLAKE_L	0x8E
 +#define INTEL_FAM6_KABYLAKE	0x9E
  
 -#define INTEL_FAM6_KABYLAKE_L		0x8E	/* Sky Lake             */
 -/*                 AMBERLAKE_L		0x8E	   Sky Lake -- s: 9     */
 -/*                 COFFEELAKE_L		0x8E	   Sky Lake -- s: 10    */
 -/*                 WHISKEYLAKE_L	0x8E       Sky Lake -- s: 11,12 */
 +#define INTEL_FAM6_CANNONLAKE_L	0x66
  
 -#define INTEL_FAM6_KABYLAKE		0x9E	/* Sky Lake             */
 -/*                 COFFEELAKE		0x9E	   Sky Lake -- s: 10-13 */
 +#define INTEL_FAM6_ICELAKE_X		0x6A
 +#define INTEL_FAM6_ICELAKE_D	0x6C
 +#define INTEL_FAM6_ICELAKE	0x7D
 +#define INTEL_FAM6_ICELAKE_L	0x7E
 +#define INTEL_FAM6_ICELAKE_NNPI		0x9D
  
 -#define INTEL_FAM6_COMETLAKE		0xA5	/* Sky Lake             */
 -#define INTEL_FAM6_COMETLAKE_L		0xA6	/* Sky Lake             */
 +#define INTEL_FAM6_COMETLAKE		0xA5
 +#define INTEL_FAM6_COMETLAKE_L		0xA6
  
 -#define INTEL_FAM6_CANNONLAKE_L		0x66	/* Palm Cove */
 +#define INTEL_FAM6_SAPPHIRERAPIDS_X	0x8F
  
 -#define INTEL_FAM6_ICELAKE_X		0x6A	/* Sunny Cove */
 -#define INTEL_FAM6_ICELAKE_D		0x6C	/* Sunny Cove */
 -#define INTEL_FAM6_ICELAKE		0x7D	/* Sunny Cove */
 -#define INTEL_FAM6_ICELAKE_L		0x7E	/* Sunny Cove */
 -#define INTEL_FAM6_ICELAKE_NNPI		0x9D	/* Sunny Cove */
 +#define INTEL_FAM6_ROCKETLAKE		0xA7
  
 -#define INTEL_FAM6_LAKEFIELD		0x8A	/* Sunny Cove / Tremont */
 +#define INTEL_FAM6_TIGERLAKE_L		0x8C
 +#define INTEL_FAM6_TIGERLAKE		0x8D
  
 -#define INTEL_FAM6_ROCKETLAKE		0xA7	/* Cypress Cove */
 +/* Hybird Core/Atom Processors */
  
++<<<<<<< HEAD
 +#define 	INTEL_FAM6_LAKEFIELD		0x8A
 +#define INTEL_FAM6_ALDERLAKE		0x97
 +#define INTEL_FAM6_ALDERLAKE_L		0x9A
++=======
+ #define INTEL_FAM6_TIGERLAKE_L		0x8C	/* Willow Cove */
+ #define INTEL_FAM6_TIGERLAKE		0x8D	/* Willow Cove */
+ 
+ #define INTEL_FAM6_SAPPHIRERAPIDS_X	0x8F	/* Golden Cove */
+ 
+ #define INTEL_FAM6_EMERALDRAPIDS_X	0xCF
+ 
+ #define INTEL_FAM6_GRANITERAPIDS_X	0xAD
+ #define INTEL_FAM6_GRANITERAPIDS_D	0xAE
+ 
+ #define INTEL_FAM6_ALDERLAKE		0x97	/* Golden Cove / Gracemont */
+ #define INTEL_FAM6_ALDERLAKE_L		0x9A	/* Golden Cove / Gracemont */
++>>>>>>> 7beade0dd41d (x86/cpu: Add several Intel server CPU model numbers)
  #define INTEL_FAM6_ALDERLAKE_N		0xBE
  
  #define INTEL_FAM6_RAPTORLAKE		0xB7
  #define INTEL_FAM6_RAPTORLAKE_P		0xBA
  #define INTEL_FAM6_RAPTORLAKE_S		0xBF
  
++<<<<<<< HEAD
 +/* "Small Core" Processors (Atom) */
++=======
+ #define INTEL_FAM6_METEORLAKE		0xAC
+ #define INTEL_FAM6_METEORLAKE_L		0xAA
+ 
+ /* "Small Core" Processors (Atom/E-Core) */
++>>>>>>> 7beade0dd41d (x86/cpu: Add several Intel server CPU model numbers)
  
  #define INTEL_FAM6_ATOM_BONNELL		0x1C /* Diamondville, Pineview */
  #define INTEL_FAM6_ATOM_BONNELL_MID	0x26 /* Silverthorne, Lincroft */
* Unmerged path arch/x86/include/asm/intel-family.h
