library IEEE;  
use IEEE.std_logic_arith.all;  
use IEEE.STD_LOGIC_1164.ALL;  
entity Mod_N is generic (N:integer:=6); 
Port ( clk : in STD_LOGIC; rst : in STD_LOGIC;  
Q : out integer range 0 to N-1);  
end Mod_N; 
 architecture Behavioral of Mod_N is  
signal temp :integer range 0 to N-1;  
begin  
Process(rst,clk)  
begin  
if (clk' event and clk='1') then  
if (rst='1' or temp = N-1) then 
 temp <= 0; else temp <= temp+1;  
end if;  
end if;  
Q <= temp; 
 end Process;  
end Behavioral;