// Seed: 3021840170
module module_0;
  logic [7:0] id_1;
  always @(negedge id_1);
  assign id_1[1 :-1'd0] = -1;
  parameter id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output uwire id_10,
    input wand id_11,
    input tri id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15
);
  supply0 id_17;
  ;
  module_0 modCall_1 ();
  assign id_17 = id_14;
  assign id_10 = id_12;
  assign id_17 = -1;
endmodule
