// Seed: 2100717996
`default_nettype wire
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  always @(posedge id_0) id_1 = 1;
  logic id_3;
  logic id_4;
endmodule
