<html><body><samp><pre>
<!@TC:1730370157>
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: user-HP-ProBook-450-G5

# Thu Oct 31 11:22:37 2024

#Implementation: project


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1730370161> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1730370161> | Running in 64-bit mode 
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/NCO.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_generator.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_table.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/quarterwave_generator.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/quarterwave_table.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/verilog/UartRX.v" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/VHI.v" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/VLO.v" (library work)
@N: : <!@TM:1730370161> | stack limit increased to max 
Verilog syntax check successful!
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/VHI.v:28:7:28:10:@N:CG364:@XP_MSG">VHI.v(28)</a><!@TM:1730370161> | Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/VLO.v:28:7:28:10:@N:CG364:@XP_MSG">VLO.v(28)</a><!@TM:1730370161> | Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v:1696:7:1696:14:@N:CG364:@XP_MSG">ecp5u.v(1696)</a><!@TM:1730370161> | Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
Finished optimization stage 1 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v:8:7:8:10:@N:CG364:@XP_MSG">PLL.v(8)</a><!@TM:1730370161> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v:19:8:19:22:@W:CL168:@XP_MSG">PLL.v(19)</a><!@TM:1730370161> | Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_table.sv:2:7:2:21:@N:CG364:@XP_MSG">sinewave_table.sv(2)</a><!@TM:1730370161> | Synthesizing module sinewave_table in library work.

	LUT_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000001100
   Generated name = sinewave_table_8s_12s
Running optimization stage 1 on sinewave_table_8s_12s .......
Finished optimization stage 1 on sinewave_table_8s_12s (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 127MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_generator.sv:2:7:2:25:@N:CG364:@XP_MSG">sinewave_generator.sv(2)</a><!@TM:1730370161> | Synthesizing module sinewave_generator in library work.

	DATA_WIDTH=32'b00000000000000000000000000001100
	LUT_DEPTH=32'b00000000000000000000000000001000
	PHASE_WIDTH=32'b00000000000000000000000001000000
   Generated name = sinewave_generator_12s_8s_64s
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_generator.sv:29:14:29:108:@W:CS263:@XP_MSG">sinewave_generator.sv(29)</a><!@TM:1730370161> | Port-width mismatch for port address. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on sinewave_generator_12s_8s_64s .......
Finished optimization stage 1 on sinewave_generator_12s_8s_64s (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 127MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:22:7:22:12:@N:CG364:@XP_MSG">Mixer.sv(22)</a><!@TM:1730370161> | Synthesizing module Mixer in library work.

	DATA_WIDTH=32'b00000000000000000000000000001100
   Generated name = Mixer_12s
Running optimization stage 1 on Mixer_12s .......
Finished optimization stage 1 on Mixer_12s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 128MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:42:7:42:10:@N:CG364:@XP_MSG">CIC.sv(42)</a><!@TM:1730370161> | Synthesizing module CIC in library work.

	DATA_WIDTH=32'b00000000000000000000000000001100
	REGISTER_WIDTH=32'b00000000000000000000000001001000
	DECIMATION_RATIO=32'b00000000000000000001000000000000
	GAIN_WIDTH=32'b00000000000000000000000000000010
	COUNT_WIDTH=32'b00000000000000000000000000010000
   Generated name = CIC_12s_72s_4096s_2s_16s
Running optimization stage 1 on CIC_12s_72s_4096s_2s_16s .......
Finished optimization stage 1 on CIC_12s_72s_4096s_2s_16s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv:22:7:22:20:@N:CG364:@XP_MSG">AMDemod.sv(22)</a><!@TM:1730370161> | Synthesizing module AMDemodulator in library work.

	DATA_WIDTH=32'b00000000000000000000000000001100
	N=32'b00000000000000000000000000011010
   Generated name = AMDemodulator_12s_26s
Running optimization stage 1 on AMDemodulator_12s_26s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv:91:2:91:11:@W:CL169:@XP_MSG">AMDemod.sv(91)</a><!@TM:1730370161> | Pruning unused register i_dataB[11:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv:91:2:91:11:@W:CL169:@XP_MSG">AMDemod.sv(91)</a><!@TM:1730370161> | Pruning unused register q_dataB[11:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on AMDemodulator_12s_26s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv:32:7:32:10:@N:CG364:@XP_MSG">PWM.sv(32)</a><!@TM:1730370161> | Synthesizing module PWM in library work.

	DATA_WIDTH=32'b00000000000000000000000000001101
	COUNT_WIDTH=32'b00000000000000000000000000001010
	OFFSET=32'b00000000000000000000001000000000
   Generated name = PWM_13s_10s_512s
Running optimization stage 1 on PWM_13s_10s_512s .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv:45:2:45:11:@W:CL271:@XP_MSG">PWM.sv(45)</a><!@TM:1730370161> | Pruning unused bits 12 to 10 of data_in_reg[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on PWM_13s_10s_512s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/verilog/UartRX.v:18:7:18:14:@N:CG364:@XP_MSG">UartRX.v(18)</a><!@TM:1730370161> | Synthesizing module uart_rx in library work.

	CLKS_PER_BIT=32'b00000000000000000000001010110110
	s_IDLE=3'b000
	s_RX_START_BIT=3'b001
	s_RX_DATA_BITS=3'b010
	s_RX_STOP_BIT=3'b011
	s_CLEANUP=3'b100
   Generated name = uart_rx_694s_0_1_2_3_4
Running optimization stage 1 on uart_rx_694s_0_1_2_3_4 .......
Finished optimization stage 1 on uart_rx_694s_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv:36:7:36:10:@N:CG364:@XP_MSG">top.sv(36)</a><!@TM:1730370161> | Synthesizing module top in library work.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 2 on uart_rx_694s_0_1_2_3_4 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/verilog/UartRX.v:64:2:64:8:@N:CL201:@XP_MSG">UartRX.v(64)</a><!@TM:1730370161> | Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on uart_rx_694s_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 2 on PWM_13s_10s_512s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv:38:35:38:42:@W:CL246:@XP_MSG">PWM.sv(38)</a><!@TM:1730370161> | Input port bits 12 to 10 of data_in[12:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on PWM_13s_10s_512s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
Running optimization stage 2 on AMDemodulator_12s_26s .......
Finished optimization stage 2 on AMDemodulator_12s_26s (CPU Time 0h:00m:01s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CIC_12s_72s_4096s_2s_16s .......
Finished optimization stage 2 on CIC_12s_72s_4096s_2s_16s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on Mixer_12s .......
Finished optimization stage 2 on Mixer_12s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on sinewave_generator_12s_8s_64s .......
Finished optimization stage 2 on sinewave_generator_12s_8s_64s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on sinewave_table_8s_12s .......
Finished optimization stage 2 on sinewave_table_8s_12s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on EHXPLLL .......
Finished optimization stage 2 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 144MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Thu Oct 31 11:22:41 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1730370161> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 31 11:22:41 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/onebitsdr_project_comp.rt.csv:@XP_FILE">onebitsdr_project_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 33MB peak: 33MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Thu Oct 31 11:22:41 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1730370157>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1730370162> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 31 11:22:42 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1730370157>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1730370157>
# Thu Oct 31 11:22:42 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1730370164> | No constraint file specified. 
Linked File:  <a href="/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project_scck.rpt:@XP_FILE">onebitsdr_project_scck.rpt</a>
See clock summary report "/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1730370164> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1730370164> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1730370164> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 240MB peak: 240MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)

NConnInternalConnection caching is on
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1730370164> | Applying initial value "11" on instance rf_in_d[1:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1730370164> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1730370164> | Applying initial value "1" on instance r_Rx_Data. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1730370164> | Applying initial value "1" on instance r_Rx_Data_R. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1730370164> | Applying initial value "00000000" on instance r_Rx_Byte[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1730370164> | Applying initial value "000" on instance r_SM_Main[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1730370164> | Applying initial value "0" on instance r_Rx_DV. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)

@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v:21:8:21:22:@N:BN115:@XP_MSG">PLL.v(21)</a><!@TM:1730370164> | Removing instance scuba_vlo_inst (in view: work.PLL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370164> | Removing sequential instance data_clk (in view: work.CIC_12s_72s_4096s_2s_16s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:72:2:72:11:@N:BN362:@XP_MSG">CIC.sv(72)</a><!@TM:1730370164> | Removing sequential instance decimation_clk (in view: work.CIC_12s_72s_4096s_2s_16s_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 296MB peak: 296MB)


mixed edge conversion for GCC is OFF
<font color=#A52A2A>@W:<a href="@W:BZ240:@XP_HELP">BZ240</a> : <!@TM:1730370164> | GCC encountered Inferred Clock constraint on net GCC considers to be data cic_sine_inst.data_clk; this will likely lead to failure to convert</font> 

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 296MB peak: 296MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1730370164> | Applying syn_allowed_resources blockrams=208 on top level netlist top  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                   Requested     Requested     Clock                                       Clock          Clock
Level     Clock                                                   Frequency     Period        Type                                        Group          Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       PLL|CLKOP_inferred_clock                                200.0 MHz     5.000         inferred                                    (multiple)     2560 
1 .         CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     200.0 MHz     5.000         derived (from PLL|CLKOP_inferred_clock)     (multiple)     123  
==============================================================================================================================================================



Clock Load Summary
***********************

                                                      Clock     Source                                Clock Pin                              Non-clock Pin     Non-clock Pin
Clock                                                 Load      Pin                                   Seq Example                            Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|CLKOP_inferred_clock                              2560      PLL_inst.PLLInst_0.CLKOP(EHXPLLL)     cic_gain[1:0].C                        -                 -            
CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     123       cic_sine_inst.data_clk.Q[0](dff)      AMDemodulator_inst.i_dataA[11:0].C     -                 -            
============================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <!@TM:1730370164> | Found inferred clock PLL|CLKOP_inferred_clock which controls 2560 sequential elements including nco_inst.phase_accumulator[63:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font> 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 2560 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 123 clock pin(s) of sequential element(s)
0 instances converted, 123 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------------
<a href="@|L:/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/onebitsdr_project_prem.srm@|S:PLL_inst.PLLInst_0.CLKOP@|E:phase_increment[63:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       PLL_inst.PLLInst_0.CLKOP     EHXPLLL                2560       phase_increment[63:0]
======================================================================================================
============================================================================= Gated/Generated Clocks ==============================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Unconverted Fanout     Sample Instance                          Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/onebitsdr_project_prem.srm@|S:cic_sine_inst.data_clk.Q[0]@|E:AMDemodulator_inst.amdemod_out[12:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       cic_sine_inst.data_clk.Q[0]     dff                    123                    AMDemodulator_inst.amdemod_out[12:0]     Derived clock on input (not legal for GCC)
===================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1730370164> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 31 11:22:44 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1730370157>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1730370157>
# Thu Oct 31 11:22:44 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=mapperReport20></a>Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1730370191> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1730370191> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1730370191> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 229MB peak: 229MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 239MB peak: 239MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv:45:2:45:11:@N:MO231:@XP_MSG">PWM.sv(45)</a><!@TM:1730370191> | Found counter in view:work.top(verilog) instance pwm_inst.count[9:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv:282:2:282:11:@N:BN362:@XP_MSG">top.sv(282)</a><!@TM:1730370191> | Removing sequential instance phase_increment[63] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv:282:2:282:11:@N:BN362:@XP_MSG">top.sv(282)</a><!@TM:1730370191> | Removing sequential instance phase_increment[62] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv:282:2:282:11:@N:BN362:@XP_MSG">top.sv(282)</a><!@TM:1730370191> | Removing sequential instance phase_increment[61] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv:282:2:282:11:@N:BN362:@XP_MSG">top.sv(282)</a><!@TM:1730370191> | Removing sequential instance phase_increment[60] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv:282:2:282:11:@N:BN362:@XP_MSG">top.sv(282)</a><!@TM:1730370191> | Removing sequential instance phase_increment[58] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv:282:2:282:11:@N:BN362:@XP_MSG">top.sv(282)</a><!@TM:1730370191> | Removing sequential instance phase_increment[57] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[55] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[54] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[53] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[52] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[51] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[50] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[49] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[48] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[47] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[46] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[45] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[44] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[43] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[42] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[41] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[40] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[39] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[38] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[37] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[36] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[35] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[34] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[33] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[32] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[31] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[30] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[29] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[28] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[27] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[26] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[25] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[24] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[23] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[22] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[21] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[20] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[19] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[18] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[17] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[16] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[15] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[14] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[13] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[12] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[11] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[10] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[9] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[8] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[7] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[6] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[5] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[4] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[3] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[2] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[1] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_sine_inst.comb10[0] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[55] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[54] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[53] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[52] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[51] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[50] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[49] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[48] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[47] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[46] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[45] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[44] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[43] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[42] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[41] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[40] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[39] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[38] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[37] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[36] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[35] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[34] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[33] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[32] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[31] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[30] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[29] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[28] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[27] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[26] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[25] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[24] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[23] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[22] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[21] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[20] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[19] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:BN362:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Removing sequential instance cic_cosine_inst.comb10[18] (in view: work.top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synlog/onebitsdr_project_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1730370191> | Applying initial value "0" on instance r_Bit_Index[0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1730370191> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1730370191> | Applying initial value "0" on instance r_Bit_Index[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1730370191> | Applying initial value "0" on instance r_Bit_Index[2]. 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 305MB peak: 305MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 305MB peak: 305MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 305MB peak: 305MB)

@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv:72:8:72:10:@N:FA113:@XP_MSG">AMDemod.sv(72)</a><!@TM:1730370191> | Pipelining module un1_square_sum[14:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv:91:2:91:11:@N:MF169:@XP_MSG">AMDemod.sv(91)</a><!@TM:1730370191> | Pushed in register amdemod_out_d[12:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv:91:2:91:11:@N:MF169:@XP_MSG">AMDemod.sv(91)</a><!@TM:1730370191> | Pushed in register amdemod_out[12:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv:45:2:45:11:@N:MF169:@XP_MSG">PWM.sv(45)</a><!@TM:1730370191> | Pushed in register data_in_reg[9:0].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:115:27:115:43:@N:FA113:@XP_MSG">CIC.sv(115)</a><!@TM:1730370191> | Pipelining module comb10_1[71:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register comb10[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register comb9[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register comb_d9[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv:282:2:282:11:@N:MF169:@XP_MSG">top.sv(282)</a><!@TM:1730370191> | Pushed in register cic_gain[1:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register comb8[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register comb_d8[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register comb7[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register comb_d7[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register comb6[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register comb_d6[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:72:2:72:11:@N:MF169:@XP_MSG">CIC.sv(72)</a><!@TM:1730370191> | Pushed in register integrator_tmp[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:102:2:102:11:@N:MF169:@XP_MSG">CIC.sv(102)</a><!@TM:1730370191> | Pushed in register integrator_d_tmp[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:72:2:72:11:@N:MF169:@XP_MSG">CIC.sv(72)</a><!@TM:1730370191> | Pushed in register integrator5[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:72:2:72:11:@N:MF169:@XP_MSG">CIC.sv(72)</a><!@TM:1730370191> | Pushed in register integrator4[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:72:2:72:11:@N:MF169:@XP_MSG">CIC.sv(72)</a><!@TM:1730370191> | Pushed in register integrator3[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:72:2:72:11:@N:MF169:@XP_MSG">CIC.sv(72)</a><!@TM:1730370191> | Pushed in register integrator2[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv:72:2:72:11:@N:MF169:@XP_MSG">CIC.sv(72)</a><!@TM:1730370191> | Pushed in register integrator1[71:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@N:MF169:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Pushed in register cosinewave_out[11:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:38:2:38:11:@N:MF169:@XP_MSG">Mixer.sv(38)</a><!@TM:1730370191> | Pushed in register rf_in_d[1:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@N:MF169:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Pushed in register sinewave_out[11:0].
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@W:BN132:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Removing instance mixer_inst.cosinewave_out[7] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@W:BN132:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Removing instance mixer_inst.cosinewave_out[8] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@W:BN132:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Removing instance mixer_inst.cosinewave_out[9] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@W:BN132:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Removing instance mixer_inst.cosinewave_out[11] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@W:BN132:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Removing instance mixer_inst.sinewave_out[7] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@W:BN132:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Removing instance mixer_inst.sinewave_out[8] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@W:BN132:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Removing instance mixer_inst.sinewave_out[9] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv:47:2:47:11:@W:BN132:@XP_MSG">Mixer.sv(47)</a><!@TM:1730370191> | Removing instance mixer_inst.sinewave_out[11] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 320MB peak: 320MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 322MB peak: 322MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 323MB peak: 323MB)

@N:<a href="@N:FX211:@XP_HELP">FX211</a> : <!@TM:1730370191> | Packed ROM nco_inst.sinewave_inst.value_1_0[13:0] (8 input, 14 output) to Block SelectRAM  

Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 323MB peak: 323MB)


Finished technology mapping (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 335MB peak: 335MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		    -3.75ns		 390 /      2540
   2		0h:00m:16s		    -3.75ns		 387 /      2540
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1730370191> | Replicating instance AMDemodulator_inst.amdemod_out_d_pipe_101 (in view: work.top(verilog)) with 9 loads 1 time to improve timing. 
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:17s		    -3.61ns		 388 /      2541
   4		0h:00m:17s		    -3.87ns		 394 /      2541
   5		0h:00m:17s		    -3.86ns		 395 /      2541
   6		0h:00m:17s		    -3.86ns		 396 /      2541


   7		0h:00m:17s		    -3.12ns		 405 /      2541
   8		0h:00m:17s		    -3.45ns		 406 /      2541
   9		0h:00m:17s		    -3.34ns		 407 /      2541
  10		0h:00m:17s		    -3.31ns		 405 /      2541

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 335MB peak: 335MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1730370191> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 335MB peak: 335MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 335MB peak: 335MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 335MB peak: 335MB)


Start Writing Netlists (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 335MB peak: 335MB)

Writing Analyst data base /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/onebitsdr_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 335MB peak: 335MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1730370191> | Writing EDF file: /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1730370191> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 339MB peak: 339MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 339MB peak: 339MB)


Start final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 339MB peak: 339MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v:55:12:55:21:@W:MT246:@XP_MSG">PLL.v(55)</a><!@TM:1730370191> | Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1730370191> | Found inferred clock PLL|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_inst.clk_80mhz.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1730370191> | Found clock CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock with period 5.00ns  


<a name=timingReport21></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Thu Oct 31 11:23:11 2024
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1730370191> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1730370191> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary22></a>Performance Summary</a>
*******************


Worst slack in design: -4.549

@N:<a href="@N:MT286:@XP_HELP">MT286</a> : <!@TM:1730370191> | System clock period 0.000 stretches to negative invalid value -- ignoring stretching. 
                                                      Requested     Estimated     Requested     Estimated                Clock                                       Clock          
Starting Clock                                        Frequency     Frequency     Period        Period        Slack      Type                                        Group          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     200.0 MHz     137.5 MHz     5.000         7.275         -4.549     derived (from PLL|CLKOP_inferred_clock)     (multiple)     
PLL|CLKOP_inferred_clock                              200.0 MHz     158.8 MHz     5.000         6.295         -1.296     inferred                                    (multiple)     
System                                                200.0 MHz     202.4 MHz     5.000         4.941         0.059      system                                      system_clkgroup
====================================================================================================================================================================================





<a name=clockRelationships23></a>Clock Relationships</a>
*******************

Clocks                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                           Ending                                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                             System                                             |  5.000       5.000   |  No paths    -      |  No paths    -      |  No paths    -    
System                                             PLL|CLKOP_inferred_clock                           |  5.000       2.894   |  No paths    -      |  No paths    -      |  No paths    -    
System                                             CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock  |  5.000       0.060   |  No paths    -      |  No paths    -      |  No paths    -    
PLL|CLKOP_inferred_clock                           System                                             |  5.000       3.059   |  No paths    -      |  No paths    -      |  No paths    -    
PLL|CLKOP_inferred_clock                           PLL|CLKOP_inferred_clock                           |  5.000       -1.296  |  No paths    -      |  No paths    -      |  No paths    -    
CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock  PLL|CLKOP_inferred_clock                           |  5.000       1.950   |  No paths    -      |  No paths    -      |  No paths    -    
CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock  CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock  |  5.000       -4.549  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo24></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport25></a>Detailed Report for Clock: CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                                   Starting                                                                                                  Arrival           
Instance                                           Reference                                             Type        Pin     Net                             Time        Slack 
                                                   Clock                                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un26_rf[6]                      0.955       -4.549
AMDemodulator_inst.amdemod_out_d_pipe_389          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un24_rf[6]                      0.955       -4.549
AMDemodulator_inst.amdemod_out_d_pipe_101_fast     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       amdemod_out_d_pipe_101_fast     0.907       -4.501
AMDemodulator_inst.amdemod_out_d_pipe_330          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un36_r                          0.907       -3.945
AMDemodulator_inst.amdemod_out_d_pipe_102          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un1_rf[4]                       1.039       -3.780
AMDemodulator_inst.amdemod_out_d_pipe_103          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       CO2_if                          1.039       -3.780
AMDemodulator_inst.amdemod_out_d_pipe_25           CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un1_r_if[4]                     1.027       -3.768
AMDemodulator_inst.amdemod_out_d_pipe_26           CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       CO2f                            1.027       -3.768
AMDemodulator_inst.amdemod_out_d_pipe_355          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un36_r_axb_1_i                  0.907       -3.730
AMDemodulator_inst.amdemod_out_d_pipe_356          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un36_r_axb_2                    0.907       -3.730
===============================================================================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                           Starting                                                                                          Required           
Instance                                   Reference                                             Type        Pin     Net                     Time         Slack 
                                           Clock                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_pipe_1      CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_square_sum1[14]     9.946        -4.549
AMDemodulator_inst.amdemod_out[1]          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_i[14]             9.946        -3.312
AMDemodulator_inst.amdemod_out_pipe_2      CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r[14]               9.946        -3.312
AMDemodulator_inst.amdemod_out_pipe_16     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[11]           9.946        -3.066
AMDemodulator_inst.amdemod_out_pipe_14     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[9]            9.946        -2.952
AMDemodulator_inst.amdemod_out_pipe_15     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[10]           9.946        -2.952
AMDemodulator_inst.amdemod_out_pipe_17     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[12]           9.946        -2.850
AMDemodulator_inst.amdemod_out_pipe_12     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[7]            9.946        -2.647
AMDemodulator_inst.amdemod_out_pipe_13     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[8]            9.946        -2.647
AMDemodulator_inst.amdemod_out_pipe_7      CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[2]            9.946        -2.482
================================================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srr:srsf/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srs:fp:71852:78293:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_388 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388        FD1S3AX      Q        Out     0.955     0.955 r      -         
un26_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     C        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un36_r_cry_5_0_RNO            ORCALUT4     A        In      0.000     1.809 r      -         
AMDemodulator_inst.un36_r_cry_5_0_RNO            ORCALUT4     Z        Out     0.606     2.415 r      -         
un36_r_axb_5                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        A0       In      0.000     2.415 r      -         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un36_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un36_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     C        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_am[4]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[4]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A1       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_389 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_389        FD1S3AX      Q        Out     0.955     0.955 r      -         
un24_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     B        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un36_r_cry_5_0_RNO            ORCALUT4     A        In      0.000     1.809 r      -         
AMDemodulator_inst.un36_r_cry_5_0_RNO            ORCALUT4     Z        Out     0.606     2.415 r      -         
un36_r_axb_5                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        A0       In      0.000     2.415 r      -         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un36_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un36_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     C        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_am[4]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[4]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A1       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_388 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388        FD1S3AX      Q        Out     0.955     0.955 r      -         
un26_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     C        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un38_r_cry_5_0_RNO_0          ORCALUT4     B        In      0.000     1.809 r      -         
AMDemodulator_inst.un38_r_cry_5_0_RNO_0          ORCALUT4     Z        Out     0.606     2.415 r      -         
un38_r_axb_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un38_r_cry_5_0                CCU2C        A1       In      0.000     2.415 r      -         
AMDemodulator_inst.un38_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un38_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un38_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un38_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un38_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_x0[3]                 ORCALUT4     B        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_x0[3]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_x0[3]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[3]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[3]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[3]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A0       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_388 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388        FD1S3AX      Q        Out     0.955     0.955 r      -         
un26_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     C        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un36_r_cry_5_0_RNO_0          ORCALUT4     B        In      0.000     1.809 r      -         
AMDemodulator_inst.un36_r_cry_5_0_RNO_0          ORCALUT4     Z        Out     0.606     2.415 r      -         
un36_r_axb_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        A1       In      0.000     2.415 r      -         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un36_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un36_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     C        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_am[4]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[4]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A1       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_388 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388        FD1S3AX      Q        Out     0.955     0.955 r      -         
un26_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     C        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un38_r_cry_5_0_RNO            ORCALUT4     A        In      0.000     1.809 r      -         
AMDemodulator_inst.un38_r_cry_5_0_RNO            ORCALUT4     Z        Out     0.606     2.415 r      -         
un38_r_axb_5                                     Net          -        -       -         -            1         
AMDemodulator_inst.un38_r_cry_5_0                CCU2C        A0       In      0.000     2.415 r      -         
AMDemodulator_inst.un38_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un38_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un38_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un38_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un38_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_x0[3]                 ORCALUT4     B        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_x0[3]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_x0[3]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[3]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[3]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[3]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A0       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================




====================================
<a name=clockReport29></a>Detailed Report for Clock: PLL|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                                  Arrival           
Instance                          Reference                    Type        Pin     Net                      Time        Slack 
                                  Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------
phase_increment[0]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[0]       0.955       -1.296
nco_inst.phase_accumulator[0]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[0]     0.907       -1.248
nco_inst.phase_accumulator[1]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[1]     0.853       -1.133
nco_inst.phase_accumulator[2]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[2]     0.853       -1.133
phase_increment[1]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[1]       0.853       -1.133
phase_increment[2]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[2]       0.853       -1.133
nco_inst.phase_accumulator[3]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[3]     0.853       -1.071
nco_inst.phase_accumulator[4]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[4]     0.853       -1.071
phase_increment[3]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[3]       0.853       -1.071
phase_increment[4]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[4]       0.853       -1.071
==============================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                       Starting                                                                                 Required           
Instance                               Reference                    Type        Pin       Net                                   Time         Slack 
                                       Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA11     un2_phase_accumulator_s_63_0_S0       3.202        -1.296
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA9      un2_phase_accumulator_cry_61_0_S0     3.202        -1.234
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA10     un2_phase_accumulator_cry_61_0_S1     3.202        -1.234
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA7      un2_phase_accumulator_cry_59_0_S0     3.202        -1.173
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA8      un2_phase_accumulator_cry_59_0_S1     3.202        -1.173
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA5      un2_phase_accumulator_cry_57_0_S0     3.202        -1.113
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA6      un2_phase_accumulator_cry_57_0_S1     3.202        -1.113
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA4      un2_phase_accumulator_cry_55_0_S1     3.202        -1.052
mixer_inst.cosinewave_out[10]          PLL|CLKOP_inferred_clock     FD1S3IX     D         cosinewave_out_3_1_c7_i               4.946        -0.805
mixer_inst.cosinewave_out_pipe_13      PLL|CLKOP_inferred_clock     FD1S3AX     D         cosinewave_out_3_1[4]                 4.946        -0.805
===================================================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srr:srsf/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srs:fp:116113:127027:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.295

    Number of logic level(s):                33
    Starting point:                          phase_increment[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA11
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin       Pin               Arrival     No. of    
Name                                        Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
phase_increment[0]                          FD1P3AX     Q         Out     0.955     0.955 r     -         
phase_increment[0]                          Net         -         -       -         -           3         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       A1        In      0.000     0.955 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT      Out     0.900     1.855 r     -         
un2_phase_accumulator_cry_0                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN       In      0.000     1.855 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT      Out     0.061     1.916 r     -         
un2_phase_accumulator_cry_2                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN       In      0.000     1.916 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT      Out     0.061     1.977 r     -         
un2_phase_accumulator_cry_4                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN       In      0.000     1.977 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT      Out     0.061     2.038 r     -         
un2_phase_accumulator_cry_6                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN       In      0.000     2.038 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT      Out     0.061     2.099 r     -         
un2_phase_accumulator_cry_8                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN       In      0.000     2.099 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT      Out     0.061     2.160 r     -         
un2_phase_accumulator_cry_10                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN       In      0.000     2.160 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT      Out     0.061     2.221 r     -         
un2_phase_accumulator_cry_12                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN       In      0.000     2.221 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT      Out     0.061     2.282 r     -         
un2_phase_accumulator_cry_14                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN       In      0.000     2.282 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT      Out     0.061     2.343 r     -         
un2_phase_accumulator_cry_16                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN       In      0.000     2.343 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT      Out     0.061     2.404 r     -         
un2_phase_accumulator_cry_18                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN       In      0.000     2.404 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT      Out     0.061     2.465 r     -         
un2_phase_accumulator_cry_20                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN       In      0.000     2.465 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT      Out     0.061     2.526 r     -         
un2_phase_accumulator_cry_22                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN       In      0.000     2.526 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT      Out     0.061     2.587 r     -         
un2_phase_accumulator_cry_24                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN       In      0.000     2.587 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT      Out     0.061     2.648 r     -         
un2_phase_accumulator_cry_26                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN       In      0.000     2.648 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT      Out     0.061     2.709 r     -         
un2_phase_accumulator_cry_28                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN       In      0.000     2.709 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT      Out     0.061     2.770 r     -         
un2_phase_accumulator_cry_30                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN       In      0.000     2.770 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT      Out     0.061     2.831 r     -         
un2_phase_accumulator_cry_32                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN       In      0.000     2.831 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT      Out     0.061     2.892 r     -         
un2_phase_accumulator_cry_34                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN       In      0.000     2.892 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT      Out     0.061     2.953 r     -         
un2_phase_accumulator_cry_36                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN       In      0.000     2.953 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT      Out     0.061     3.014 r     -         
un2_phase_accumulator_cry_38                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN       In      0.000     3.014 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT      Out     0.061     3.075 r     -         
un2_phase_accumulator_cry_40                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN       In      0.000     3.075 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT      Out     0.061     3.136 r     -         
un2_phase_accumulator_cry_42                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN       In      0.000     3.136 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT      Out     0.061     3.197 r     -         
un2_phase_accumulator_cry_44                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN       In      0.000     3.197 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT      Out     0.061     3.258 r     -         
un2_phase_accumulator_cry_46                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN       In      0.000     3.258 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT      Out     0.061     3.319 r     -         
un2_phase_accumulator_cry_48                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN       In      0.000     3.319 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT      Out     0.061     3.380 r     -         
un2_phase_accumulator_cry_50                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN       In      0.000     3.380 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT      Out     0.061     3.441 r     -         
un2_phase_accumulator_cry_52                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN       In      0.000     3.441 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT      Out     0.061     3.502 r     -         
un2_phase_accumulator_cry_54                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN       In      0.000     3.502 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT      Out     0.061     3.563 r     -         
un2_phase_accumulator_cry_56                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN       In      0.000     3.563 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT      Out     0.061     3.624 r     -         
un2_phase_accumulator_cry_58                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN       In      0.000     3.624 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT      Out     0.061     3.685 r     -         
un2_phase_accumulator_cry_60                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN       In      0.000     3.685 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       COUT      Out     0.061     3.746 r     -         
un2_phase_accumulator_cry_62                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_s_63_0       CCU2C       CIN       In      0.000     3.746 r     -         
nco_inst.un2_phase_accumulator_s_63_0       CCU2C       S0        Out     0.751     4.497 r     -         
un2_phase_accumulator_s_63_0_S0             Net         -         -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA11     In      0.000     4.497 r     -         
==========================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.449
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.247

    Number of logic level(s):                33
    Starting point:                          nco_inst.phase_accumulator[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA11
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin       Pin               Arrival     No. of    
Name                                        Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
nco_inst.phase_accumulator[0]               FD1S3AX     Q         Out     0.907     0.907 r     -         
phase_accumulator[0]                        Net         -         -       -         -           2         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       B1        In      0.000     0.907 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT      Out     0.900     1.807 r     -         
un2_phase_accumulator_cry_0                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN       In      0.000     1.807 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT      Out     0.061     1.868 r     -         
un2_phase_accumulator_cry_2                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN       In      0.000     1.868 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT      Out     0.061     1.929 r     -         
un2_phase_accumulator_cry_4                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN       In      0.000     1.929 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT      Out     0.061     1.990 r     -         
un2_phase_accumulator_cry_6                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN       In      0.000     1.990 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT      Out     0.061     2.051 r     -         
un2_phase_accumulator_cry_8                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN       In      0.000     2.051 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT      Out     0.061     2.112 r     -         
un2_phase_accumulator_cry_10                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN       In      0.000     2.112 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT      Out     0.061     2.173 r     -         
un2_phase_accumulator_cry_12                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN       In      0.000     2.173 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT      Out     0.061     2.234 r     -         
un2_phase_accumulator_cry_14                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN       In      0.000     2.234 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT      Out     0.061     2.295 r     -         
un2_phase_accumulator_cry_16                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN       In      0.000     2.295 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT      Out     0.061     2.356 r     -         
un2_phase_accumulator_cry_18                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN       In      0.000     2.356 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT      Out     0.061     2.417 r     -         
un2_phase_accumulator_cry_20                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN       In      0.000     2.417 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT      Out     0.061     2.478 r     -         
un2_phase_accumulator_cry_22                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN       In      0.000     2.478 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT      Out     0.061     2.539 r     -         
un2_phase_accumulator_cry_24                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN       In      0.000     2.539 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT      Out     0.061     2.600 r     -         
un2_phase_accumulator_cry_26                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN       In      0.000     2.600 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT      Out     0.061     2.661 r     -         
un2_phase_accumulator_cry_28                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN       In      0.000     2.661 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT      Out     0.061     2.722 r     -         
un2_phase_accumulator_cry_30                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN       In      0.000     2.722 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT      Out     0.061     2.783 r     -         
un2_phase_accumulator_cry_32                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN       In      0.000     2.783 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT      Out     0.061     2.844 r     -         
un2_phase_accumulator_cry_34                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN       In      0.000     2.844 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT      Out     0.061     2.905 r     -         
un2_phase_accumulator_cry_36                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN       In      0.000     2.905 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT      Out     0.061     2.966 r     -         
un2_phase_accumulator_cry_38                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN       In      0.000     2.966 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT      Out     0.061     3.027 r     -         
un2_phase_accumulator_cry_40                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN       In      0.000     3.027 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT      Out     0.061     3.088 r     -         
un2_phase_accumulator_cry_42                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN       In      0.000     3.088 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT      Out     0.061     3.149 r     -         
un2_phase_accumulator_cry_44                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN       In      0.000     3.149 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT      Out     0.061     3.210 r     -         
un2_phase_accumulator_cry_46                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN       In      0.000     3.210 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT      Out     0.061     3.271 r     -         
un2_phase_accumulator_cry_48                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN       In      0.000     3.271 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT      Out     0.061     3.332 r     -         
un2_phase_accumulator_cry_50                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN       In      0.000     3.332 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT      Out     0.061     3.393 r     -         
un2_phase_accumulator_cry_52                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN       In      0.000     3.393 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT      Out     0.061     3.454 r     -         
un2_phase_accumulator_cry_54                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN       In      0.000     3.454 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT      Out     0.061     3.515 r     -         
un2_phase_accumulator_cry_56                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN       In      0.000     3.515 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT      Out     0.061     3.576 r     -         
un2_phase_accumulator_cry_58                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN       In      0.000     3.576 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT      Out     0.061     3.637 r     -         
un2_phase_accumulator_cry_60                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN       In      0.000     3.637 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       COUT      Out     0.061     3.698 r     -         
un2_phase_accumulator_cry_62                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_s_63_0       CCU2C       CIN       In      0.000     3.698 r     -         
nco_inst.un2_phase_accumulator_s_63_0       CCU2C       S0        Out     0.751     4.449 r     -         
un2_phase_accumulator_s_63_0_S0             Net         -         -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA11     In      0.000     4.449 r     -         
==========================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                32
    Starting point:                          phase_increment[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA9
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
phase_increment[0]                          FD1P3AX     Q        Out     0.955     0.955 r     -         
phase_increment[0]                          Net         -        -       -         -           3         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       A1       In      0.000     0.955 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT     Out     0.900     1.855 r     -         
un2_phase_accumulator_cry_0                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN      In      0.000     1.855 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT     Out     0.061     1.916 r     -         
un2_phase_accumulator_cry_2                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN      In      0.000     1.916 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT     Out     0.061     1.977 r     -         
un2_phase_accumulator_cry_4                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN      In      0.000     1.977 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT     Out     0.061     2.038 r     -         
un2_phase_accumulator_cry_6                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN      In      0.000     2.038 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT     Out     0.061     2.099 r     -         
un2_phase_accumulator_cry_8                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN      In      0.000     2.099 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT     Out     0.061     2.160 r     -         
un2_phase_accumulator_cry_10                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN      In      0.000     2.160 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT     Out     0.061     2.221 r     -         
un2_phase_accumulator_cry_12                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN      In      0.000     2.221 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT     Out     0.061     2.282 r     -         
un2_phase_accumulator_cry_14                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN      In      0.000     2.282 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT     Out     0.061     2.343 r     -         
un2_phase_accumulator_cry_16                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN      In      0.000     2.343 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT     Out     0.061     2.404 r     -         
un2_phase_accumulator_cry_18                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN      In      0.000     2.404 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT     Out     0.061     2.465 r     -         
un2_phase_accumulator_cry_20                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN      In      0.000     2.465 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT     Out     0.061     2.526 r     -         
un2_phase_accumulator_cry_22                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN      In      0.000     2.526 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT     Out     0.061     2.587 r     -         
un2_phase_accumulator_cry_24                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN      In      0.000     2.587 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT     Out     0.061     2.648 r     -         
un2_phase_accumulator_cry_26                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN      In      0.000     2.648 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT     Out     0.061     2.709 r     -         
un2_phase_accumulator_cry_28                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN      In      0.000     2.709 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT     Out     0.061     2.770 r     -         
un2_phase_accumulator_cry_30                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN      In      0.000     2.770 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT     Out     0.061     2.831 r     -         
un2_phase_accumulator_cry_32                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN      In      0.000     2.831 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT     Out     0.061     2.892 r     -         
un2_phase_accumulator_cry_34                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN      In      0.000     2.892 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT     Out     0.061     2.953 r     -         
un2_phase_accumulator_cry_36                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN      In      0.000     2.953 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT     Out     0.061     3.014 r     -         
un2_phase_accumulator_cry_38                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN      In      0.000     3.014 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT     Out     0.061     3.075 r     -         
un2_phase_accumulator_cry_40                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN      In      0.000     3.075 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT     Out     0.061     3.136 r     -         
un2_phase_accumulator_cry_42                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN      In      0.000     3.136 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT     Out     0.061     3.197 r     -         
un2_phase_accumulator_cry_44                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN      In      0.000     3.197 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT     Out     0.061     3.258 r     -         
un2_phase_accumulator_cry_46                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN      In      0.000     3.258 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT     Out     0.061     3.319 r     -         
un2_phase_accumulator_cry_48                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN      In      0.000     3.319 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT     Out     0.061     3.380 r     -         
un2_phase_accumulator_cry_50                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN      In      0.000     3.380 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT     Out     0.061     3.441 r     -         
un2_phase_accumulator_cry_52                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN      In      0.000     3.441 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT     Out     0.061     3.502 r     -         
un2_phase_accumulator_cry_54                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN      In      0.000     3.502 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT     Out     0.061     3.563 r     -         
un2_phase_accumulator_cry_56                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN      In      0.000     3.563 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT     Out     0.061     3.624 r     -         
un2_phase_accumulator_cry_58                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN      In      0.000     3.624 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT     Out     0.061     3.685 r     -         
un2_phase_accumulator_cry_60                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN      In      0.000     3.685 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       S0       Out     0.751     4.436 r     -         
un2_phase_accumulator_cry_61_0_S0           Net         -        -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA9     In      0.000     4.436 r     -         
=========================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                32
    Starting point:                          phase_increment[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA10
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin       Pin               Arrival     No. of    
Name                                        Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
phase_increment[0]                          FD1P3AX     Q         Out     0.955     0.955 r     -         
phase_increment[0]                          Net         -         -       -         -           3         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       A1        In      0.000     0.955 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT      Out     0.900     1.855 r     -         
un2_phase_accumulator_cry_0                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN       In      0.000     1.855 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT      Out     0.061     1.916 r     -         
un2_phase_accumulator_cry_2                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN       In      0.000     1.916 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT      Out     0.061     1.977 r     -         
un2_phase_accumulator_cry_4                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN       In      0.000     1.977 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT      Out     0.061     2.038 r     -         
un2_phase_accumulator_cry_6                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN       In      0.000     2.038 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT      Out     0.061     2.099 r     -         
un2_phase_accumulator_cry_8                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN       In      0.000     2.099 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT      Out     0.061     2.160 r     -         
un2_phase_accumulator_cry_10                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN       In      0.000     2.160 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT      Out     0.061     2.221 r     -         
un2_phase_accumulator_cry_12                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN       In      0.000     2.221 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT      Out     0.061     2.282 r     -         
un2_phase_accumulator_cry_14                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN       In      0.000     2.282 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT      Out     0.061     2.343 r     -         
un2_phase_accumulator_cry_16                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN       In      0.000     2.343 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT      Out     0.061     2.404 r     -         
un2_phase_accumulator_cry_18                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN       In      0.000     2.404 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT      Out     0.061     2.465 r     -         
un2_phase_accumulator_cry_20                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN       In      0.000     2.465 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT      Out     0.061     2.526 r     -         
un2_phase_accumulator_cry_22                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN       In      0.000     2.526 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT      Out     0.061     2.587 r     -         
un2_phase_accumulator_cry_24                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN       In      0.000     2.587 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT      Out     0.061     2.648 r     -         
un2_phase_accumulator_cry_26                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN       In      0.000     2.648 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT      Out     0.061     2.709 r     -         
un2_phase_accumulator_cry_28                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN       In      0.000     2.709 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT      Out     0.061     2.770 r     -         
un2_phase_accumulator_cry_30                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN       In      0.000     2.770 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT      Out     0.061     2.831 r     -         
un2_phase_accumulator_cry_32                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN       In      0.000     2.831 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT      Out     0.061     2.892 r     -         
un2_phase_accumulator_cry_34                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN       In      0.000     2.892 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT      Out     0.061     2.953 r     -         
un2_phase_accumulator_cry_36                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN       In      0.000     2.953 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT      Out     0.061     3.014 r     -         
un2_phase_accumulator_cry_38                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN       In      0.000     3.014 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT      Out     0.061     3.075 r     -         
un2_phase_accumulator_cry_40                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN       In      0.000     3.075 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT      Out     0.061     3.136 r     -         
un2_phase_accumulator_cry_42                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN       In      0.000     3.136 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT      Out     0.061     3.197 r     -         
un2_phase_accumulator_cry_44                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN       In      0.000     3.197 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT      Out     0.061     3.258 r     -         
un2_phase_accumulator_cry_46                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN       In      0.000     3.258 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT      Out     0.061     3.319 r     -         
un2_phase_accumulator_cry_48                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN       In      0.000     3.319 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT      Out     0.061     3.380 r     -         
un2_phase_accumulator_cry_50                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN       In      0.000     3.380 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT      Out     0.061     3.441 r     -         
un2_phase_accumulator_cry_52                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN       In      0.000     3.441 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT      Out     0.061     3.502 r     -         
un2_phase_accumulator_cry_54                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN       In      0.000     3.502 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT      Out     0.061     3.563 r     -         
un2_phase_accumulator_cry_56                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN       In      0.000     3.563 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT      Out     0.061     3.624 r     -         
un2_phase_accumulator_cry_58                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN       In      0.000     3.624 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT      Out     0.061     3.685 r     -         
un2_phase_accumulator_cry_60                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN       In      0.000     3.685 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       S1        Out     0.751     4.436 r     -         
un2_phase_accumulator_cry_61_0_S1           Net         -         -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA10     In      0.000     4.436 r     -         
==========================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.388
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.186

    Number of logic level(s):                32
    Starting point:                          nco_inst.phase_accumulator[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA9
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
nco_inst.phase_accumulator[0]               FD1S3AX     Q        Out     0.907     0.907 r     -         
phase_accumulator[0]                        Net         -        -       -         -           2         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       B1       In      0.000     0.907 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT     Out     0.900     1.807 r     -         
un2_phase_accumulator_cry_0                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN      In      0.000     1.807 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT     Out     0.061     1.868 r     -         
un2_phase_accumulator_cry_2                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN      In      0.000     1.868 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT     Out     0.061     1.929 r     -         
un2_phase_accumulator_cry_4                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN      In      0.000     1.929 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT     Out     0.061     1.990 r     -         
un2_phase_accumulator_cry_6                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN      In      0.000     1.990 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT     Out     0.061     2.051 r     -         
un2_phase_accumulator_cry_8                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN      In      0.000     2.051 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT     Out     0.061     2.112 r     -         
un2_phase_accumulator_cry_10                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN      In      0.000     2.112 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT     Out     0.061     2.173 r     -         
un2_phase_accumulator_cry_12                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN      In      0.000     2.173 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT     Out     0.061     2.234 r     -         
un2_phase_accumulator_cry_14                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN      In      0.000     2.234 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT     Out     0.061     2.295 r     -         
un2_phase_accumulator_cry_16                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN      In      0.000     2.295 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT     Out     0.061     2.356 r     -         
un2_phase_accumulator_cry_18                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN      In      0.000     2.356 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT     Out     0.061     2.417 r     -         
un2_phase_accumulator_cry_20                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN      In      0.000     2.417 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT     Out     0.061     2.478 r     -         
un2_phase_accumulator_cry_22                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN      In      0.000     2.478 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT     Out     0.061     2.539 r     -         
un2_phase_accumulator_cry_24                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN      In      0.000     2.539 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT     Out     0.061     2.600 r     -         
un2_phase_accumulator_cry_26                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN      In      0.000     2.600 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT     Out     0.061     2.661 r     -         
un2_phase_accumulator_cry_28                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN      In      0.000     2.661 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT     Out     0.061     2.722 r     -         
un2_phase_accumulator_cry_30                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN      In      0.000     2.722 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT     Out     0.061     2.783 r     -         
un2_phase_accumulator_cry_32                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN      In      0.000     2.783 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT     Out     0.061     2.844 r     -         
un2_phase_accumulator_cry_34                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN      In      0.000     2.844 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT     Out     0.061     2.905 r     -         
un2_phase_accumulator_cry_36                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN      In      0.000     2.905 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT     Out     0.061     2.966 r     -         
un2_phase_accumulator_cry_38                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN      In      0.000     2.966 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT     Out     0.061     3.027 r     -         
un2_phase_accumulator_cry_40                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN      In      0.000     3.027 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT     Out     0.061     3.088 r     -         
un2_phase_accumulator_cry_42                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN      In      0.000     3.088 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT     Out     0.061     3.149 r     -         
un2_phase_accumulator_cry_44                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN      In      0.000     3.149 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT     Out     0.061     3.210 r     -         
un2_phase_accumulator_cry_46                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN      In      0.000     3.210 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT     Out     0.061     3.271 r     -         
un2_phase_accumulator_cry_48                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN      In      0.000     3.271 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT     Out     0.061     3.332 r     -         
un2_phase_accumulator_cry_50                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN      In      0.000     3.332 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT     Out     0.061     3.393 r     -         
un2_phase_accumulator_cry_52                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN      In      0.000     3.393 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT     Out     0.061     3.454 r     -         
un2_phase_accumulator_cry_54                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN      In      0.000     3.454 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT     Out     0.061     3.515 r     -         
un2_phase_accumulator_cry_56                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN      In      0.000     3.515 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT     Out     0.061     3.576 r     -         
un2_phase_accumulator_cry_58                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN      In      0.000     3.576 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT     Out     0.061     3.637 r     -         
un2_phase_accumulator_cry_60                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN      In      0.000     3.637 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       S0       Out     0.751     4.388 r     -         
un2_phase_accumulator_cry_61_0_S0           Net         -        -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA9     In      0.000     4.388 r     -         
=========================================================================================================




====================================
<a name=clockReport33></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                          Arrival          
Instance                                  Reference     Type       Pin     Net              Time        Slack
                                          Clock                                                              
-------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R22     CO0              0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R22     CO0              0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R23     ANB1             0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R23     ANB1             0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R24     N_1_i            0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R24     N_1_i            0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R18     un18_r_c1        0.000       0.066
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R18     un18_r_c1        0.000       0.066
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R19     un18_r_ac0_2     0.000       0.066
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R19     un18_r_ac0_2     0.000       0.066
=============================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                                              Starting                                        Required          
Instance                                      Reference     Type        Pin     Net           Time         Slack
                                              Clock                                                             
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_352     System        FD1S3AX     D       un32_r[7]     4.946        0.059
AMDemodulator_inst.amdemod_out_d_pipe_353     System        FD1S3AX     D       un30_r[7]     4.946        0.059
AMDemodulator_inst.amdemod_out_d_pipe_350     System        FD1S3AX     D       un32_r[6]     4.946        0.720
AMDemodulator_inst.amdemod_out_d_pipe_381     System        FD1S3AX     D       un30_r[6]     4.946        0.720
AMDemodulator_inst.amdemod_out_d_pipe_382     System        FD1S3AX     D       un32_r[5]     4.946        0.720
AMDemodulator_inst.amdemod_out_d_pipe_383     System        FD1S3AX     D       un30_r[5]     4.946        0.720
AMDemodulator_inst.amdemod_out_d_pipe_384     System        FD1S3AX     D       un32_r[4]     4.946        1.540
AMDemodulator_inst.amdemod_out_d_pipe_385     System        FD1S3AX     D       un30_r[4]     4.946        1.540
AMDemodulator_inst.amdemod_out_d_pipe_386     System        FD1S3AX     D       un32_r[3]     4.946        1.540
AMDemodulator_inst.amdemod_out_d_pipe_387     System        FD1S3AX     D       un30_r[3]     4.946        1.540
================================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srr:srsf/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srs:fp:179724:182340:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      4.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.059

    Number of logic level(s):                7
    Starting point:                          AMDemodulator_inst.square_sum_1[24:0] / R22
    Ending point:                            AMDemodulator_inst.amdemod_out_d_pipe_353 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.square_sum_1[24:0]         ALU54B       R22      Out     0.000     0.000 r     -         
CO0                                           Net          -        -       -         -           7         
AMDemodulator_inst.ANC2                       ORCALUT4     B        In      0.000     0.000 r     -         
AMDemodulator_inst.ANC2                       ORCALUT4     Z        Out     0.768     0.768 r     -         
CO2                                           Net          -        -       -         -           6         
AMDemodulator_inst.un18_r_c4                  ORCALUT4     A        In      0.000     0.768 r     -         
AMDemodulator_inst.un18_r_c4                  ORCALUT4     Z        Out     0.660     1.428 r     -         
un18_r_c4                                     Net          -        -       -         -           2         
AMDemodulator_inst.un1_r_1_bm[5]              ORCALUT4     D        In      0.000     1.428 r     -         
AMDemodulator_inst.un1_r_1_bm[5]              ORCALUT4     Z        Out     0.606     2.034 r     -         
un1_r_1_bm[5]                                 Net          -        -       -         -           1         
AMDemodulator_inst.un1_r_1[5]                 PFUMX        ALUT     In      0.000     2.034 r     -         
AMDemodulator_inst.un1_r_1[5]                 PFUMX        Z        Out     0.595     2.629 r     -         
un1_r_1[5]                                    Net          -        -       -         -           9         
AMDemodulator_inst.un1_r_2[3]                 ORCALUT4     A        In      0.000     2.629 r     -         
AMDemodulator_inst.un1_r_2[3]                 ORCALUT4     Z        Out     0.660     3.289 r     -         
un1_r_2[3]                                    Net          -        -       -         -           2         
AMDemodulator_inst.un30_r_cry_5_0             CCU2C        C0       In      0.000     3.289 r     -         
AMDemodulator_inst.un30_r_cry_5_0             CCU2C        COUT     Out     0.900     4.189 r     -         
un30_r_cry_6                                  Net          -        -       -         -           1         
AMDemodulator_inst.un30_r_s_7_0               CCU2C        CIN      In      0.000     4.189 r     -         
AMDemodulator_inst.un30_r_s_7_0               CCU2C        S0       Out     0.698     4.886 r     -         
un30_r[7]                                     Net          -        -       -         -           1         
AMDemodulator_inst.amdemod_out_d_pipe_353     FD1S3AX      D        In      0.000     4.886 r     -         
============================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 339MB peak: 339MB)


Finished timing report (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 339MB peak: 339MB)

---------------------------------------
<a name=resourceUsage37></a>Resource Usage Report</a>
Part: lfe5u_85f-6

Register bits: 2541 of 83640 (3%)
PIC Latch:       0
I/O cells:       21
Block Rams : 1 of 208 (0%)

DSP primitives:       6 of 234 (2%)

Details:
ALU54B:         2
CCU2C:          924
DP16KD:         1
EHXPLLL:        1
FD1P3AX:        1557
FD1S3AX:        975
FD1S3AY:        2
FD1S3IX:        5
GSR:            1
IB:             3
IFS1P3BX:       2
INV:            16
MULT18X18D:     4
OB:             18
ORCALUT4:       388
PFUMX:          12
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 339MB peak: 339MB)

Process took 0h:00m:26s realtime, 0h:00m:26s cputime
# Thu Oct 31 11:23:11 2024

###########################################################]

</pre></samp></body></html>
