Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_4bit_sim_behav xil_defaultlib.adder_4bit_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab2-adder.srcs/sources_1/new/adder-wrapper.sv:39]
WARNING: [VRFC 10-3823] variable 'O_int' might have multiple concurrent drivers [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab2-adder.srcs/sources_1/new/adder-wrapper.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Adder_4bit
Compiling module xil_defaultlib.adder_wrapper
Compiling module xil_defaultlib.adder_4bit_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_4bit_sim_behav
