// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version"

// DATE "10/15/2013 19:46:22"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module experiment2b (
	CLOCK_50_I,
	PUSH_BUTTON_I,
	SWITCH_I,
	VGA_CLOCK_O,
	VGA_HSYNC_O,
	VGA_VSYNC_O,
	VGA_BLANK_O,
	VGA_SYNC_O,
	VGA_RED_O,
	VGA_GREEN_O,
	VGA_BLUE_O,
	SRAM_DATA_IO,
	SRAM_ADDRESS_O,
	SRAM_UB_N_O,
	SRAM_LB_N_O,
	SRAM_WE_N_O,
	SRAM_CE_N_O,
	SRAM_OE_N_O);
input 	logic CLOCK_50_I ;
input 	logic [3:0] PUSH_BUTTON_I ;
input 	logic [17:0] SWITCH_I ;
output 	logic VGA_CLOCK_O ;
output 	logic VGA_HSYNC_O ;
output 	logic VGA_VSYNC_O ;
output 	logic VGA_BLANK_O ;
output 	logic VGA_SYNC_O ;
output 	logic [9:0] VGA_RED_O ;
output 	logic [9:0] VGA_GREEN_O ;
output 	logic [9:0] VGA_BLUE_O ;
inout 	reg [15:0] SRAM_DATA_IO ;
output 	logic [17:0] SRAM_ADDRESS_O ;
output 	logic SRAM_UB_N_O ;
output 	logic SRAM_LB_N_O ;
output 	logic SRAM_WE_N_O ;
output 	logic SRAM_CE_N_O ;
output 	logic SRAM_OE_N_O ;

// Design Ports Information
// SRAM_DATA_IO[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PUSH_BUTTON_I[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_CLOCK_O	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HSYNC_O	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VSYNC_O	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK_O	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC_O	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N_O	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N_O	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N_O	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N_O	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N_O	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50_I	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("experiment2b_v_fast.sdo");
// synopsys translate_on

wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2 ;
wire \Add1~0_combout ;
wire \VGA_unit|Add1~0_combout ;
wire \VGA_unit|Add1~2_combout ;
wire \VGA_unit|Add1~12_combout ;
wire \Add1~2_combout ;
wire \Add1~26_combout ;
wire \Add1~28_combout ;
wire \Add1~30_combout ;
wire \Add2~6_combout ;
wire \color[0]~0_combout ;
wire \color[1]~3 ;
wire \color[2]~4_combout ;
wire \PB_unit|clock_1kHz_div_count[3]~22_combout ;
wire \PB_unit|clock_1kHz_div_count[5]~26_combout ;
wire \PB_unit|clock_1kHz_div_count[6]~28_combout ;
wire \PB_unit|clock_1kHz_div_count[12]~40_combout ;
wire \VGA_unit|LessThan6~0_combout ;
wire \VGA_unit|oVGA_R~0_combout ;
wire \VGA_unit|LessThan6~3_combout ;
wire \Equal4~0_combout ;
wire \VGA_unit|LessThan2~1_combout ;
wire \VGA_sram_data[2][8]~regout ;
wire \Selector111~0_combout ;
wire \VGA_sram_data[2][9]~regout ;
wire \VGA_sram_data[2][11]~regout ;
wire \Selector108~0_combout ;
wire \VGA_sram_data[2][12]~regout ;
wire \Selector107~0_combout ;
wire \VGA_sram_data[2][14]~regout ;
wire \Selector105~0_combout ;
wire \VGA_sram_data[2][15]~regout ;
wire \VGA_sram_data[1][14]~regout ;
wire \VGA_sram_data[1][6]~regout ;
wire \Selector113~0_combout ;
wire \VGA_sram_data[1][7]~regout ;
wire \VGA_sram_data[0][8]~regout ;
wire \VGA_sram_data[0][1]~regout ;
wire \VGA_sram_data[0][2]~regout ;
wire \VGA_sram_data[0][3]~regout ;
wire \VGA_sram_data[0][13]~regout ;
wire \VGA_sram_data[0][15]~regout ;
wire \VGA_sram_data[0][7]~regout ;
wire \Selector120~0_combout ;
wire \Equal4~1_combout ;
wire \VGA_unit|Add0~0_combout ;
wire \Equal4~2_combout ;
wire \Equal4~3_combout ;
wire \Equal5~1_combout ;
wire \state.S_FILL_SRAM_0~0_combout ;
wire \VGA_sram_data[2][0]~regout ;
wire \Selector63~0_combout ;
wire \always0~0_combout ;
wire \LessThan5~0_combout ;
wire \LessThan5~1_combout ;
wire \state~30_combout ;
wire \state~31_combout ;
wire \state~33_combout ;
wire \Selector62~0_combout ;
wire \VGA_sram_data[2][2]~regout ;
wire \Selector60~0_combout ;
wire \VGA_sram_data[2][3]~regout ;
wire \Selector59~0_combout ;
wire \VGA_sram_data[2][4]~regout ;
wire \VGA_sram_data[2][5]~regout ;
wire \Selector57~0_combout ;
wire \VGA_sram_data[2][6]~regout ;
wire \Selector56~0_combout ;
wire \Selector73~0_combout ;
wire \Selector81~0_combout ;
wire \Selector80~0_combout ;
wire \Selector95~0_combout ;
wire \Selector102~0_combout ;
wire \Selector101~0_combout ;
wire \Selector100~0_combout ;
wire \Selector90~0_combout ;
wire \Selector88~0_combout ;
wire \Selector96~0_combout ;
wire \Selector71~0_combout ;
wire \always0~7_combout ;
wire \rect_height_count[4]~1_combout ;
wire \rect_row_count[2]~1_combout ;
wire \rect_width_count[3]~2_combout ;
wire \Selector69~0_combout ;
wire \Selector68~0_combout ;
wire \Selector67~0_combout ;
wire \Selector66~0_combout ;
wire \Selector65~0_combout ;
wire \Selector49~1_combout ;
wire \PB_unit|Equal0~1_combout ;
wire \PB_unit|Equal0~3_combout ;
wire \PB_unit|LessThan0~0_combout ;
wire \PB_unit|LessThan0~1_combout ;
wire \PB_unit|LessThan0~2_combout ;
wire \red_buf[0]~feeder_combout ;
wire \red_buf[3]~feeder_combout ;
wire \red_buf[5]~feeder_combout ;
wire \red_buf[6]~feeder_combout ;
wire \SRAM_unit|SRAM_read_data[7]~feeder_combout ;
wire \SRAM_unit|SRAM_read_data[15]~feeder_combout ;
wire \SRAM_DATA_IO[0]~0 ;
wire \SRAM_DATA_IO[1]~1 ;
wire \SRAM_DATA_IO[2]~2 ;
wire \SRAM_DATA_IO[3]~3 ;
wire \SRAM_DATA_IO[4]~4 ;
wire \SRAM_DATA_IO[5]~5 ;
wire \SRAM_DATA_IO[6]~6 ;
wire \SRAM_DATA_IO[7]~7 ;
wire \SRAM_DATA_IO[8]~8 ;
wire \SRAM_DATA_IO[9]~9 ;
wire \SRAM_DATA_IO[10]~10 ;
wire \SRAM_DATA_IO[11]~11 ;
wire \SRAM_DATA_IO[12]~12 ;
wire \SRAM_DATA_IO[13]~13 ;
wire \SRAM_DATA_IO[14]~14 ;
wire \SRAM_DATA_IO[15]~15 ;
wire \CLOCK_50_I~combout ;
wire \CLOCK_50_I~clkctrl_outclk ;
wire \Add4~0_combout ;
wire \rect_col_count[0]~4_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ;
wire \resetn~combout ;
wire \resetn~clkctrl_outclk ;
wire \rect_col_count[1]~3_combout ;
wire \rect_col_count[2]~2_combout ;
wire \always0~6_combout ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \rect_height_count[1]~6_combout ;
wire \LessThan2~0_combout ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \rect_height_count[3]~4_combout ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \rect_height_count[4]~3_combout ;
wire \Add4~4_combout ;
wire \rect_height_count[2]~5_combout ;
wire \always0~4_combout ;
wire \rect_height_count[0]~0_combout ;
wire \rect_height_count[0]~2_combout ;
wire \Add2~0_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Add2~13_combout ;
wire \PB_unit|debounce_shift_reg[0][0]~0_combout ;
wire \PB_unit|clock_1kHz_div_count[0]~16_combout ;
wire \PB_unit|LessThan0~3_combout ;
wire \PB_unit|clock_1kHz_div_count[0]~17 ;
wire \PB_unit|clock_1kHz_div_count[1]~18_combout ;
wire \PB_unit|clock_1kHz_div_count[1]~19 ;
wire \PB_unit|clock_1kHz_div_count[2]~20_combout ;
wire \PB_unit|clock_1kHz_div_count[2]~21 ;
wire \PB_unit|clock_1kHz_div_count[3]~23 ;
wire \PB_unit|clock_1kHz_div_count[4]~24_combout ;
wire \PB_unit|clock_1kHz_div_count[4]~25 ;
wire \PB_unit|clock_1kHz_div_count[5]~27 ;
wire \PB_unit|clock_1kHz_div_count[6]~29 ;
wire \PB_unit|clock_1kHz_div_count[7]~30_combout ;
wire \PB_unit|clock_1kHz_div_count[7]~31 ;
wire \PB_unit|clock_1kHz_div_count[8]~33 ;
wire \PB_unit|clock_1kHz_div_count[9]~34_combout ;
wire \PB_unit|clock_1kHz_div_count[9]~35 ;
wire \PB_unit|clock_1kHz_div_count[10]~37 ;
wire \PB_unit|clock_1kHz_div_count[11]~38_combout ;
wire \PB_unit|clock_1kHz_div_count[11]~39 ;
wire \PB_unit|clock_1kHz_div_count[12]~41 ;
wire \PB_unit|clock_1kHz_div_count[13]~42_combout ;
wire \PB_unit|clock_1kHz_div_count[13]~43 ;
wire \PB_unit|clock_1kHz_div_count[14]~44_combout ;
wire \PB_unit|clock_1kHz_div_count[14]~45 ;
wire \PB_unit|clock_1kHz_div_count[15]~46_combout ;
wire \PB_unit|clock_1kHz_div_count[8]~32_combout ;
wire \PB_unit|Equal0~4_combout ;
wire \PB_unit|clock_1kHz_div_count[10]~36_combout ;
wire \PB_unit|Equal0~0_combout ;
wire \PB_unit|Equal0~2_combout ;
wire \PB_unit|clock_1kHz~0_combout ;
wire \PB_unit|clock_1kHz~regout ;
wire \PB_unit|clock_1kHz_buf~regout ;
wire \PB_unit|always3~0_combout ;
wire \PB_unit|debounce_shift_reg[0][0]~regout ;
wire \PB_unit|debounce_shift_reg[0][1]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][1]~regout ;
wire \PB_unit|debounce_shift_reg[0][2]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][2]~regout ;
wire \PB_unit|debounce_shift_reg[0][3]~regout ;
wire \PB_unit|debounce_shift_reg[0][4]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][4]~regout ;
wire \PB_unit|debounce_shift_reg[0][5]~regout ;
wire \PB_unit|WideOr0~1_combout ;
wire \PB_unit|debounce_shift_reg[0][6]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][6]~regout ;
wire \PB_unit|debounce_shift_reg[0][7]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][7]~regout ;
wire \PB_unit|debounce_shift_reg[0][8]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][8]~regout ;
wire \PB_unit|debounce_shift_reg[0][9]~regout ;
wire \PB_unit|WideOr0~0_combout ;
wire \PB_unit|WideOr0~2_combout ;
wire \Selector11~0_combout ;
wire \VGA_unit|V_Cont[0]~10_combout ;
wire \VGA_unit|V_Cont[3]~17 ;
wire \VGA_unit|V_Cont[4]~19 ;
wire \VGA_unit|V_Cont[5]~20_combout ;
wire \VGA_unit|H_Cont[0]~10_combout ;
wire \VGA_unit|H_Cont[1]~12_combout ;
wire \VGA_unit|counter_enable~0_combout ;
wire \VGA_unit|counter_enable~regout ;
wire \VGA_unit|H_Cont[3]~17 ;
wire \VGA_unit|H_Cont[4]~18_combout ;
wire \VGA_unit|H_Cont[4]~19 ;
wire \VGA_unit|H_Cont[5]~20_combout ;
wire \VGA_unit|H_Cont[5]~21 ;
wire \VGA_unit|H_Cont[6]~23 ;
wire \VGA_unit|H_Cont[7]~24_combout ;
wire \VGA_unit|H_Cont[6]~22_combout ;
wire \VGA_unit|LessThan0~0_combout ;
wire \VGA_unit|LessThan0~1_combout ;
wire \VGA_unit|H_Cont[7]~25 ;
wire \VGA_unit|H_Cont[8]~26_combout ;
wire \VGA_unit|H_Cont[8]~27 ;
wire \VGA_unit|H_Cont[9]~28_combout ;
wire \VGA_unit|LessThan0~2_combout ;
wire \VGA_unit|H_Cont[0]~11 ;
wire \VGA_unit|H_Cont[1]~13 ;
wire \VGA_unit|H_Cont[2]~15 ;
wire \VGA_unit|H_Cont[3]~16_combout ;
wire \VGA_unit|H_Cont[2]~14_combout ;
wire \VGA_unit|oVGA_V_SYNC~1_combout ;
wire \VGA_unit|oVGA_V_SYNC~0_combout ;
wire \VGA_unit|oVGA_V_SYNC~2_combout ;
wire \VGA_unit|V_Cont[5]~21 ;
wire \VGA_unit|V_Cont[6]~23 ;
wire \VGA_unit|V_Cont[7]~24_combout ;
wire \VGA_unit|V_Cont[7]~25 ;
wire \VGA_unit|V_Cont[8]~26_combout ;
wire \VGA_unit|V_Cont[4]~18_combout ;
wire \VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|V_Cont[8]~27 ;
wire \VGA_unit|V_Cont[9]~28_combout ;
wire \VGA_unit|LessThan2~2_combout ;
wire \VGA_unit|V_Cont[0]~11 ;
wire \VGA_unit|V_Cont[1]~13 ;
wire \VGA_unit|V_Cont[2]~14_combout ;
wire \VGA_unit|V_Cont[2]~15 ;
wire \VGA_unit|V_Cont[3]~16_combout ;
wire \VGA_unit|V_Cont[1]~12_combout ;
wire \VGA_unit|Add1~1 ;
wire \VGA_unit|Add1~3 ;
wire \VGA_unit|Add1~5 ;
wire \VGA_unit|Add1~6_combout ;
wire \VGA_unit|Add1~7 ;
wire \VGA_unit|Add1~8_combout ;
wire \VGA_unit|Add1~9 ;
wire \VGA_unit|Add1~10_combout ;
wire \Equal5~0_combout ;
wire \state~27_combout ;
wire \VGA_unit|V_Cont[6]~22_combout ;
wire \VGA_unit|Add1~11 ;
wire \VGA_unit|Add1~13 ;
wire \VGA_unit|Add1~15 ;
wire \VGA_unit|Add1~16_combout ;
wire \state~28_combout ;
wire \state~34_combout ;
wire \VGA_unit|Add1~14_combout ;
wire \VGA_unit|Add1~17 ;
wire \VGA_unit|Add1~18_combout ;
wire \state.S_WAIT_NEW_PIXEL_ROW~0_combout ;
wire \state~35_combout ;
wire \state~36_combout ;
wire \state.S_FILL_SRAM_2~0_combout ;
wire \Selector11~1_combout ;
wire \state~37_combout ;
wire \state~19_regout ;
wire \state~41_combout ;
wire \state~42_combout ;
wire \state~29_combout ;
wire \state~32_combout ;
wire \state~21_regout ;
wire \state.S_FILL_SRAM_1~0_combout ;
wire \rect_width_count[4]~0_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Add2~12_combout ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \rect_width_count[4]~1_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \rect_width_count[5]~3_combout ;
wire \rect_col_count[2]~0_combout ;
wire \Add2~14_combout ;
wire \always0~3_combout ;
wire \always0~5_combout ;
wire \rect_col_count[2]~1_combout ;
wire \rect_row_count[2]~0_combout ;
wire \rect_row_count[0]~3_combout ;
wire \rect_row_count[1]~2_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \Selector14~0_combout ;
wire \Selector30~0_combout ;
wire \state~39_combout ;
wire \state~22_regout ;
wire \state~38_combout ;
wire \state~40_combout ;
wire \state~20_regout ;
wire \Selector49~2_combout ;
wire \color[0]~1 ;
wire \color[1]~2_combout ;
wire \Selector49~0_combout ;
wire \Selector49~3_combout ;
wire \SRAM_unit|SRAM_write_data_buf[0]~feeder_combout ;
wire \Selector33~0_combout ;
wire \SRAM_we_n~regout ;
wire \SRAM_unit|SRAM_WE_N_O~feeder_combout ;
wire \SRAM_unit|SRAM_WE_N_O~regout ;
wire \SRAM_unit|SRAM_write_data_buf[1]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[2]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[3]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[4]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[5]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[6]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[7]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[8]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[9]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[10]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[11]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[12]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[13]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[14]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[15]~feeder_combout ;
wire \VGA_unit|LessThan1~0_combout ;
wire \VGA_unit|LessThan1~1_combout ;
wire \VGA_unit|oVGA_H_SYNC~regout ;
wire \VGA_unit|LessThan6~1_combout ;
wire \VGA_unit|oVGA_V_SYNC~3_combout ;
wire \VGA_unit|oVGA_V_SYNC~regout ;
wire \VGA_unit|oVGA_BLANK~combout ;
wire \VGA_unit|LessThan7~0_combout ;
wire \VGA_unit|oVGA_R~1_combout ;
wire \VGA_unit|LessThan6~2_combout ;
wire \VGA_unit|oVGA_R~2_combout ;
wire \VGA_unit|oVGA_R~3_combout ;
wire \state.S_FETCH_PIXEL_DATA_0~0_combout ;
wire \state.S_FETCH_PIXEL_DATA_2~0_combout ;
wire \SRAM_unit|SRAM_read_data[1]~feeder_combout ;
wire \SRAM_address~19_combout ;
wire \Selector70~0_combout ;
wire \VGA_sram_data[2][1]~regout ;
wire \red_buf[1]~feeder_combout ;
wire \red_buf[0]~0_combout ;
wire \Selector110~0_combout ;
wire \WideOr19~0_combout ;
wire \VGA_unit|oVGA_R~4_combout ;
wire \SRAM_unit|SRAM_read_data[10]~feeder_combout ;
wire \Selector61~0_combout ;
wire \VGA_sram_data[2][10]~regout ;
wire \Selector109~0_combout ;
wire \VGA_unit|oVGA_R~5_combout ;
wire \VGA_unit|oVGA_R~6_combout ;
wire \VGA_unit|oVGA_R~7_combout ;
wire \Selector58~0_combout ;
wire \VGA_sram_data[2][13]~regout ;
wire \Selector106~0_combout ;
wire \VGA_unit|oVGA_R~8_combout ;
wire \VGA_unit|oVGA_R~9_combout ;
wire \WideOr16~0_combout ;
wire \Selector64~0_combout ;
wire \VGA_sram_data[2][7]~regout ;
wire \red_buf[7]~feeder_combout ;
wire \Selector104~0_combout ;
wire \VGA_unit|oVGA_R~10_combout ;
wire \VGA_sram_data~0_combout ;
wire \WideOr17~0_combout ;
wire \Selector87~0_combout ;
wire \VGA_sram_data[1][0]~regout ;
wire \Selector79~0_combout ;
wire \VGA_sram_data[1][8]~regout ;
wire \Selector119~0_combout ;
wire \VGA_unit|oVGA_G~0_combout ;
wire \Selector78~0_combout ;
wire \VGA_sram_data[1][9]~regout ;
wire \Selector86~0_combout ;
wire \VGA_sram_data[1][1]~regout ;
wire \Selector118~0_combout ;
wire \VGA_unit|oVGA_G~1_combout ;
wire \Selector77~0_combout ;
wire \VGA_sram_data[1][10]~regout ;
wire \Selector85~0_combout ;
wire \VGA_sram_data[1][2]~regout ;
wire \Selector117~0_combout ;
wire \VGA_unit|oVGA_G~2_combout ;
wire \Selector76~0_combout ;
wire \VGA_sram_data[1][11]~regout ;
wire \Selector84~0_combout ;
wire \VGA_sram_data[1][3]~regout ;
wire \Selector116~0_combout ;
wire \VGA_unit|oVGA_G~3_combout ;
wire \Selector75~0_combout ;
wire \VGA_sram_data[1][12]~regout ;
wire \SRAM_unit|SRAM_read_data[4]~feeder_combout ;
wire \Selector83~0_combout ;
wire \VGA_sram_data[1][4]~regout ;
wire \Selector115~0_combout ;
wire \VGA_unit|oVGA_G~4_combout ;
wire \Selector74~0_combout ;
wire \VGA_sram_data[1][13]~regout ;
wire \SRAM_unit|SRAM_read_data[5]~feeder_combout ;
wire \Selector82~0_combout ;
wire \VGA_sram_data[1][5]~regout ;
wire \Selector114~0_combout ;
wire \VGA_unit|oVGA_G~5_combout ;
wire \VGA_unit|oVGA_G~6_combout ;
wire \Selector72~0_combout ;
wire \VGA_sram_data[1][15]~regout ;
wire \Selector112~0_combout ;
wire \VGA_unit|oVGA_G~7_combout ;
wire \WideOr18~0_combout ;
wire \SRAM_unit|SRAM_read_data[0]~feeder_combout ;
wire \Selector103~0_combout ;
wire \VGA_sram_data[0][0]~regout ;
wire \Selector127~0_combout ;
wire \VGA_unit|oVGA_B~0_combout ;
wire \Selector94~0_combout ;
wire \VGA_sram_data[0][9]~regout ;
wire \Selector126~0_combout ;
wire \VGA_unit|oVGA_B~1_combout ;
wire \Selector93~0_combout ;
wire \VGA_sram_data[0][10]~regout ;
wire \Selector125~0_combout ;
wire \VGA_unit|oVGA_B~2_combout ;
wire \Selector92~0_combout ;
wire \VGA_sram_data[0][11]~regout ;
wire \Selector124~0_combout ;
wire \VGA_unit|oVGA_B~3_combout ;
wire \VGA_sram_data~1_combout ;
wire \Selector99~0_combout ;
wire \VGA_sram_data[0][4]~regout ;
wire \SRAM_unit|SRAM_read_data[12]~feeder_combout ;
wire \Selector91~0_combout ;
wire \VGA_sram_data[0][12]~regout ;
wire \Selector123~0_combout ;
wire \VGA_unit|oVGA_B~4_combout ;
wire \Selector98~0_combout ;
wire \VGA_sram_data[0][5]~regout ;
wire \Selector122~0_combout ;
wire \VGA_unit|oVGA_B~5_combout ;
wire \Selector89~0_combout ;
wire \VGA_sram_data[0][14]~regout ;
wire \Selector97~0_combout ;
wire \VGA_sram_data[0][6]~regout ;
wire \Selector121~0_combout ;
wire \VGA_unit|oVGA_B~6_combout ;
wire \VGA_unit|oVGA_B~7_combout ;
wire \SRAM_address[0]~18_combout ;
wire \Selector32~0_combout ;
wire \SRAM_address[0]~56_combout ;
wire \VGA_unit|Add1~4_combout ;
wire \Equal5~2_combout ;
wire \SRAM_address[0]~20_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[0]~feeder_combout ;
wire \Selector31~0_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[1]~feeder_combout ;
wire \SRAM_address[2]~21_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Selector30~1_combout ;
wire \SRAM_address[2]~23_combout ;
wire \SRAM_address[2]~24_combout ;
wire \SRAM_address[2]~25_combout ;
wire \SRAM_address[2]~22 ;
wire \SRAM_address[3]~26_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Selector29~0_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[3]~feeder_combout ;
wire \SRAM_address[3]~27 ;
wire \SRAM_address[4]~28_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Selector28~0_combout ;
wire \SRAM_address[4]~29 ;
wire \SRAM_address[5]~30_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Selector27~0_combout ;
wire \SRAM_address[5]~31 ;
wire \SRAM_address[6]~32_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Selector26~0_combout ;
wire \SRAM_address[6]~33 ;
wire \SRAM_address[7]~34_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Selector25~0_combout ;
wire \SRAM_address[7]~35 ;
wire \SRAM_address[8]~36_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Selector24~0_combout ;
wire \SRAM_address[8]~37 ;
wire \SRAM_address[9]~38_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Selector23~0_combout ;
wire \SRAM_address[9]~39 ;
wire \SRAM_address[10]~40_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Selector22~0_combout ;
wire \SRAM_address[10]~41 ;
wire \SRAM_address[11]~42_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Selector21~0_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[11]~feeder_combout ;
wire \SRAM_address[11]~43 ;
wire \SRAM_address[12]~44_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Selector20~0_combout ;
wire \SRAM_address[12]~45 ;
wire \SRAM_address[13]~46_combout ;
wire \Selector19~0_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[13]~feeder_combout ;
wire \SRAM_address[13]~47 ;
wire \SRAM_address[14]~48_combout ;
wire \Selector18~0_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[14]~feeder_combout ;
wire \SRAM_address[14]~49 ;
wire \SRAM_address[15]~50_combout ;
wire \Selector17~0_combout ;
wire \SRAM_address[15]~51 ;
wire \SRAM_address[16]~52_combout ;
wire \Add1~25 ;
wire \Add1~27 ;
wire \Add1~29 ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \Selector16~0_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout ;
wire \SRAM_address[16]~53 ;
wire \SRAM_address[17]~54_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Selector15~0_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[17]~feeder_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \SRAM_unit|SRAM_LB_N_O~0_combout ;
wire \SRAM_unit|SRAM_LB_N_O~regout ;
wire \SRAM_unit|SRAM_CE_N_O~feeder_combout ;
wire \SRAM_unit|SRAM_CE_N_O~regout ;
wire [7:0] red_buf;
wire [5:0] rect_width_count;
wire [2:0] rect_row_count;
wire [4:0] rect_height_count;
wire [2:0] rect_col_count;
wire [9:0] VGA_red;
wire [9:0] VGA_green;
wire [9:0] VGA_blue;
wire [15:0] SRAM_write_data;
wire [17:0] SRAM_address;
wire [3:0] \PB_unit|push_button_status_buf ;
wire [3:0] \PB_unit|push_button_status ;
wire [15:0] \PB_unit|clock_1kHz_div_count ;
wire [15:0] \SRAM_unit|SRAM_write_data_buf ;
wire [15:0] \SRAM_unit|SRAM_read_data ;
wire [17:0] \SRAM_unit|SRAM_ADDRESS_O ;
wire [9:0] \VGA_unit|oVGA_R ;
wire [9:0] \VGA_unit|oVGA_G ;
wire [9:0] \VGA_unit|oVGA_B ;
wire [9:0] \VGA_unit|V_Cont ;
wire [9:0] \VGA_unit|H_Cont ;
wire [17:0] \SWITCH_I~combout ;
wire [3:0] \PUSH_BUTTON_I~combout ;

wire [2:0] \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ;

assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [0];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [1];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [2];

// Location: LCCOMB_X14_Y14_N14
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = SRAM_address[0] $ (VCC)
// \Add1~1  = CARRY(SRAM_address[0])

	.dataa(vcc),
	.datab(SRAM_address[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneii_lcell_comb \VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|Add1~0_combout  = \VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|Add1~1  = CARRY(\VGA_unit|V_Cont [0])

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneii_lcell_comb \VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|Add1~2_combout  = (\VGA_unit|V_Cont [1] & (\VGA_unit|Add1~1  & VCC)) # (!\VGA_unit|V_Cont [1] & (!\VGA_unit|Add1~1 ))
// \VGA_unit|Add1~3  = CARRY((!\VGA_unit|V_Cont [1] & !\VGA_unit|Add1~1 ))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~1 ),
	.combout(\VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|Add1~2 .lut_mask = 16'hC303;
defparam \VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneii_lcell_comb \VGA_unit|Add1~12 (
// Equation(s):
// \VGA_unit|Add1~12_combout  = (\VGA_unit|V_Cont [6] & ((GND) # (!\VGA_unit|Add1~11 ))) # (!\VGA_unit|V_Cont [6] & (\VGA_unit|Add1~11  $ (GND)))
// \VGA_unit|Add1~13  = CARRY((\VGA_unit|V_Cont [6]) # (!\VGA_unit|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~11 ),
	.combout(\VGA_unit|Add1~12_combout ),
	.cout(\VGA_unit|Add1~13 ));
// synopsys translate_off
defparam \VGA_unit|Add1~12 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (SRAM_address[1] & (!\Add1~1 )) # (!SRAM_address[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!SRAM_address[1]))

	.dataa(SRAM_address[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h5A5F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneii_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (SRAM_address[13] & (!\Add1~25 )) # (!SRAM_address[13] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!SRAM_address[13]))

	.dataa(vcc),
	.datab(SRAM_address[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h3C3F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneii_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (SRAM_address[14] & (\Add1~27  $ (GND))) # (!SRAM_address[14] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((SRAM_address[14] & !\Add1~27 ))

	.dataa(vcc),
	.datab(SRAM_address[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hC30C;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneii_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (SRAM_address[15] & (!\Add1~29 )) # (!SRAM_address[15] & ((\Add1~29 ) # (GND)))
// \Add1~31  = CARRY((!\Add1~29 ) # (!SRAM_address[15]))

	.dataa(SRAM_address[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h5A5F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (rect_width_count[3] & (!\Add2~5 )) # (!rect_width_count[3] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!rect_width_count[3]))

	.dataa(rect_width_count[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h5A5F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneii_lcell_comb \color[0]~0 (
// Equation(s):
// \color[0]~0_combout  = (rect_row_count[0] & (rect_col_count[0] $ (VCC))) # (!rect_row_count[0] & (rect_col_count[0] & VCC))
// \color[0]~1  = CARRY((rect_row_count[0] & rect_col_count[0]))

	.dataa(rect_row_count[0]),
	.datab(rect_col_count[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\color[0]~0_combout ),
	.cout(\color[0]~1 ));
// synopsys translate_off
defparam \color[0]~0 .lut_mask = 16'h6688;
defparam \color[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneii_lcell_comb \color[1]~2 (
// Equation(s):
// \color[1]~2_combout  = (rect_row_count[1] & ((rect_col_count[1] & (\color[0]~1  & VCC)) # (!rect_col_count[1] & (!\color[0]~1 )))) # (!rect_row_count[1] & ((rect_col_count[1] & (!\color[0]~1 )) # (!rect_col_count[1] & ((\color[0]~1 ) # (GND)))))
// \color[1]~3  = CARRY((rect_row_count[1] & (!rect_col_count[1] & !\color[0]~1 )) # (!rect_row_count[1] & ((!\color[0]~1 ) # (!rect_col_count[1]))))

	.dataa(rect_row_count[1]),
	.datab(rect_col_count[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\color[0]~1 ),
	.combout(\color[1]~2_combout ),
	.cout(\color[1]~3 ));
// synopsys translate_off
defparam \color[1]~2 .lut_mask = 16'h9617;
defparam \color[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneii_lcell_comb \color[2]~4 (
// Equation(s):
// \color[2]~4_combout  = rect_row_count[2] $ (\color[1]~3  $ (!rect_col_count[2]))

	.dataa(vcc),
	.datab(rect_row_count[2]),
	.datac(vcc),
	.datad(rect_col_count[2]),
	.cin(\color[1]~3 ),
	.combout(\color[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \color[2]~4 .lut_mask = 16'h3CC3;
defparam \color[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N25
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [12]));

// Location: LCFF_X24_Y17_N7
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [3]));

// Location: LCFF_X24_Y17_N13
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [6]));

// Location: LCFF_X24_Y17_N11
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [5]));

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[3]~22 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[3]~22_combout  = (\PB_unit|clock_1kHz_div_count [3] & (!\PB_unit|clock_1kHz_div_count[2]~21 )) # (!\PB_unit|clock_1kHz_div_count [3] & ((\PB_unit|clock_1kHz_div_count[2]~21 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[3]~23  = CARRY((!\PB_unit|clock_1kHz_div_count[2]~21 ) # (!\PB_unit|clock_1kHz_div_count [3]))

	.dataa(\PB_unit|clock_1kHz_div_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[2]~21 ),
	.combout(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[3]~23 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[3]~22 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[5]~26 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[5]~26_combout  = (\PB_unit|clock_1kHz_div_count [5] & (!\PB_unit|clock_1kHz_div_count[4]~25 )) # (!\PB_unit|clock_1kHz_div_count [5] & ((\PB_unit|clock_1kHz_div_count[4]~25 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[5]~27  = CARRY((!\PB_unit|clock_1kHz_div_count[4]~25 ) # (!\PB_unit|clock_1kHz_div_count [5]))

	.dataa(\PB_unit|clock_1kHz_div_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[4]~25 ),
	.combout(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[5]~27 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[5]~26 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[6]~28 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[6]~28_combout  = (\PB_unit|clock_1kHz_div_count [6] & (\PB_unit|clock_1kHz_div_count[5]~27  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count[5]~27  & VCC))
// \PB_unit|clock_1kHz_div_count[6]~29  = CARRY((\PB_unit|clock_1kHz_div_count [6] & !\PB_unit|clock_1kHz_div_count[5]~27 ))

	.dataa(\PB_unit|clock_1kHz_div_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[5]~27 ),
	.combout(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[6]~29 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[6]~28 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[12]~40 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[12]~40_combout  = (\PB_unit|clock_1kHz_div_count [12] & (\PB_unit|clock_1kHz_div_count[11]~39  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [12] & (!\PB_unit|clock_1kHz_div_count[11]~39  & VCC))
// \PB_unit|clock_1kHz_div_count[12]~41  = CARRY((\PB_unit|clock_1kHz_div_count [12] & !\PB_unit|clock_1kHz_div_count[11]~39 ))

	.dataa(\PB_unit|clock_1kHz_div_count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[11]~39 ),
	.combout(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[12]~41 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[12]~40 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneii_lcell_comb \VGA_unit|LessThan6~0 (
// Equation(s):
// \VGA_unit|LessThan6~0_combout  = (!\VGA_unit|V_Cont [3] & (!\VGA_unit|V_Cont [2] & !\VGA_unit|V_Cont [1]))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [3]),
	.datac(\VGA_unit|V_Cont [2]),
	.datad(\VGA_unit|V_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan6~0 .lut_mask = 16'h0003;
defparam \VGA_unit|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N23
cycloneii_lcell_ff \VGA_red[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector111~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_red[2]));

// Location: LCCOMB_X21_Y15_N2
cycloneii_lcell_comb \VGA_unit|oVGA_R~0 (
// Equation(s):
// \VGA_unit|oVGA_R~0_combout  = (\VGA_unit|H_Cont [4]) # ((\VGA_unit|H_Cont [6]) # (\VGA_unit|H_Cont [5]))

	.dataa(\VGA_unit|H_Cont [4]),
	.datab(vcc),
	.datac(\VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~0 .lut_mask = 16'hFFFA;
defparam \VGA_unit|oVGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneii_lcell_comb \VGA_unit|LessThan6~3 (
// Equation(s):
// \VGA_unit|LessThan6~3_combout  = (!\VGA_unit|V_Cont [9] & (!\VGA_unit|V_Cont [8] & (!\VGA_unit|V_Cont [6] & !\VGA_unit|V_Cont [7])))

	.dataa(\VGA_unit|V_Cont [9]),
	.datab(\VGA_unit|V_Cont [8]),
	.datac(\VGA_unit|V_Cont [6]),
	.datad(\VGA_unit|V_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan6~3 .lut_mask = 16'h0001;
defparam \VGA_unit|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N13
cycloneii_lcell_ff \VGA_red[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector108~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_red[5]));

// Location: LCFF_X18_Y14_N7
cycloneii_lcell_ff \VGA_red[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector107~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_red[6]));

// Location: LCFF_X18_Y14_N11
cycloneii_lcell_ff \VGA_red[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector105~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_red[8]));

// Location: LCFF_X21_Y13_N13
cycloneii_lcell_ff \VGA_green[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector113~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_green[8]));

// Location: LCFF_X21_Y14_N13
cycloneii_lcell_ff \VGA_blue[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector120~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_blue[9]));

// Location: LCCOMB_X19_Y15_N16
cycloneii_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (\VGA_unit|H_Cont [3] & (\VGA_unit|H_Cont [0] & \VGA_unit|H_Cont [2]))

	.dataa(vcc),
	.datab(\VGA_unit|H_Cont [3]),
	.datac(\VGA_unit|H_Cont [0]),
	.datad(\VGA_unit|H_Cont [2]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'hC000;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneii_lcell_comb \VGA_unit|LessThan2~1 (
// Equation(s):
// \VGA_unit|LessThan2~1_combout  = ((!\VGA_unit|V_Cont [2] & ((!\VGA_unit|V_Cont [1]) # (!\VGA_unit|V_Cont [0])))) # (!\VGA_unit|V_Cont [3])

	.dataa(\VGA_unit|V_Cont [0]),
	.datab(\VGA_unit|V_Cont [3]),
	.datac(\VGA_unit|V_Cont [2]),
	.datad(\VGA_unit|V_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~1 .lut_mask = 16'h373F;
defparam \VGA_unit|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N25
cycloneii_lcell_ff \red_buf[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\red_buf[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red_buf[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(red_buf[0]));

// Location: LCFF_X19_Y14_N19
cycloneii_lcell_ff \VGA_sram_data[2][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector63~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][8]~regout ));

// Location: LCCOMB_X18_Y14_N22
cycloneii_lcell_comb \Selector111~0 (
// Equation(s):
// \Selector111~0_combout  = (\state.S_FETCH_PIXEL_DATA_2~0_combout  & ((red_buf[0]) # ((\VGA_sram_data[2][8]~regout  & \state.S_FETCH_PIXEL_DATA_0~0_combout )))) # (!\state.S_FETCH_PIXEL_DATA_2~0_combout  & (\VGA_sram_data[2][8]~regout  & 
// (\state.S_FETCH_PIXEL_DATA_0~0_combout )))

	.dataa(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datab(\VGA_sram_data[2][8]~regout ),
	.datac(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datad(red_buf[0]),
	.cin(gnd),
	.combout(\Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector111~0 .lut_mask = 16'hEAC0;
defparam \Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N5
cycloneii_lcell_ff \VGA_sram_data[2][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector62~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][9]~regout ));

// Location: LCFF_X19_Y14_N27
cycloneii_lcell_ff \red_buf[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_sram_data[2][2]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\red_buf[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(red_buf[2]));

// Location: LCFF_X19_Y14_N13
cycloneii_lcell_ff \VGA_sram_data[2][11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector60~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][11]~regout ));

// Location: LCFF_X19_Y14_N15
cycloneii_lcell_ff \red_buf[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\red_buf[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red_buf[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(red_buf[3]));

// Location: LCCOMB_X18_Y14_N12
cycloneii_lcell_comb \Selector108~0 (
// Equation(s):
// \Selector108~0_combout  = (\VGA_sram_data[2][11]~regout  & ((\state.S_FETCH_PIXEL_DATA_0~0_combout ) # ((red_buf[3] & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\VGA_sram_data[2][11]~regout  & (red_buf[3] & (\state.S_FETCH_PIXEL_DATA_2~0_combout )))

	.dataa(\VGA_sram_data[2][11]~regout ),
	.datab(red_buf[3]),
	.datac(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector108~0 .lut_mask = 16'hEAC0;
defparam \Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N17
cycloneii_lcell_ff \VGA_sram_data[2][12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector59~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][12]~regout ));

// Location: LCFF_X18_Y13_N1
cycloneii_lcell_ff \red_buf[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_sram_data[2][4]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\red_buf[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(red_buf[4]));

// Location: LCCOMB_X18_Y14_N6
cycloneii_lcell_comb \Selector107~0 (
// Equation(s):
// \Selector107~0_combout  = (\VGA_sram_data[2][12]~regout  & ((\state.S_FETCH_PIXEL_DATA_0~0_combout ) # ((\state.S_FETCH_PIXEL_DATA_2~0_combout  & red_buf[4])))) # (!\VGA_sram_data[2][12]~regout  & (((\state.S_FETCH_PIXEL_DATA_2~0_combout  & red_buf[4]))))

	.dataa(\VGA_sram_data[2][12]~regout ),
	.datab(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(red_buf[4]),
	.cin(gnd),
	.combout(\Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector107~0 .lut_mask = 16'hF888;
defparam \Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N11
cycloneii_lcell_ff \red_buf[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\red_buf[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red_buf[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(red_buf[5]));

// Location: LCFF_X19_Y14_N29
cycloneii_lcell_ff \VGA_sram_data[2][14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector57~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][14]~regout ));

// Location: LCFF_X18_Y13_N5
cycloneii_lcell_ff \red_buf[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\red_buf[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red_buf[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(red_buf[6]));

// Location: LCCOMB_X18_Y14_N10
cycloneii_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = (red_buf[6] & ((\state.S_FETCH_PIXEL_DATA_2~0_combout ) # ((\state.S_FETCH_PIXEL_DATA_0~0_combout  & \VGA_sram_data[2][14]~regout )))) # (!red_buf[6] & (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[2][14]~regout ))))

	.dataa(red_buf[6]),
	.datab(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_sram_data[2][14]~regout ),
	.cin(gnd),
	.combout(\Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector105~0 .lut_mask = 16'hECA0;
defparam \Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N7
cycloneii_lcell_ff \VGA_sram_data[2][15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector56~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][15]~regout ));

// Location: LCFF_X20_Y13_N27
cycloneii_lcell_ff \VGA_sram_data[1][14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector73~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][14]~regout ));

// Location: LCFF_X18_Y13_N21
cycloneii_lcell_ff \VGA_sram_data[1][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector81~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][6]~regout ));

// Location: LCCOMB_X21_Y13_N12
cycloneii_lcell_comb \Selector113~0 (
// Equation(s):
// \Selector113~0_combout  = (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[1][14]~regout ) # ((\VGA_sram_data[1][6]~regout  & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\state.S_FETCH_PIXEL_DATA_0~0_combout  & (((\VGA_sram_data[1][6]~regout  
// & \state.S_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_sram_data[1][14]~regout ),
	.datac(\VGA_sram_data[1][6]~regout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector113~0 .lut_mask = 16'hF888;
defparam \Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N15
cycloneii_lcell_ff \VGA_sram_data[1][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector80~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][7]~regout ));

// Location: LCFF_X20_Y14_N15
cycloneii_lcell_ff \VGA_sram_data[0][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector95~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][8]~regout ));

// Location: LCFF_X20_Y14_N13
cycloneii_lcell_ff \VGA_sram_data[0][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector102~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][1]~regout ));

// Location: LCFF_X20_Y14_N1
cycloneii_lcell_ff \VGA_sram_data[0][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector101~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][2]~regout ));

// Location: LCFF_X20_Y14_N21
cycloneii_lcell_ff \VGA_sram_data[0][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector100~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][3]~regout ));

// Location: LCFF_X20_Y14_N25
cycloneii_lcell_ff \VGA_sram_data[0][13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector90~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][13]~regout ));

// Location: LCFF_X20_Y14_N5
cycloneii_lcell_ff \VGA_sram_data[0][15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector88~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][15]~regout ));

// Location: LCFF_X18_Y13_N23
cycloneii_lcell_ff \VGA_sram_data[0][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector96~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][7]~regout ));

// Location: LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \Selector120~0 (
// Equation(s):
// \Selector120~0_combout  = (\state.S_FETCH_PIXEL_DATA_2~0_combout  & ((\VGA_sram_data[0][7]~regout ) # ((\state.S_FETCH_PIXEL_DATA_0~0_combout  & \VGA_sram_data[0][15]~regout )))) # (!\state.S_FETCH_PIXEL_DATA_2~0_combout  & 
// (\state.S_FETCH_PIXEL_DATA_0~0_combout  & (\VGA_sram_data[0][15]~regout )))

	.dataa(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datab(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\VGA_sram_data[0][15]~regout ),
	.datad(\VGA_sram_data[0][7]~regout ),
	.cin(gnd),
	.combout(\Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector120~0 .lut_mask = 16'hEAC0;
defparam \Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneii_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (\VGA_unit|H_Cont [6]) # ((\VGA_unit|H_Cont [7]) # (\VGA_unit|H_Cont [4] $ (!\VGA_unit|H_Cont [5])))

	.dataa(\VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'hFEEF;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneii_lcell_comb \VGA_unit|Add0~0 (
// Equation(s):
// \VGA_unit|Add0~0_combout  = (\VGA_unit|H_Cont [7] & ((\VGA_unit|H_Cont [6]) # ((\VGA_unit|H_Cont [4]) # (\VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add0~0 .lut_mask = 16'hCCC8;
defparam \VGA_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneii_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = (\Equal4~1_combout ) # ((\VGA_unit|H_Cont [9]) # (\VGA_unit|H_Cont [8] $ (!\VGA_unit|Add0~0_combout )))

	.dataa(\VGA_unit|H_Cont [8]),
	.datab(\Equal4~1_combout ),
	.datac(\VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~2 .lut_mask = 16'hFEFD;
defparam \Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneii_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = (\VGA_unit|H_Cont [4]) # ((\VGA_unit|H_Cont [1]) # ((\Equal4~2_combout ) # (!\Equal4~0_combout )))

	.dataa(\VGA_unit|H_Cont [4]),
	.datab(\VGA_unit|H_Cont [1]),
	.datac(\Equal4~0_combout ),
	.datad(\Equal4~2_combout ),
	.cin(gnd),
	.combout(\Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~3 .lut_mask = 16'hFFEF;
defparam \Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneii_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (!\VGA_unit|Add1~14_combout  & (!\VGA_unit|Add1~0_combout  & (!\VGA_unit|Add1~2_combout  & !\VGA_unit|Add1~16_combout )))

	.dataa(\VGA_unit|Add1~14_combout ),
	.datab(\VGA_unit|Add1~0_combout ),
	.datac(\VGA_unit|Add1~2_combout ),
	.datad(\VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h0001;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneii_lcell_comb \state.S_FILL_SRAM_0~0 (
// Equation(s):
// \state.S_FILL_SRAM_0~0_combout  = (!\state~20_regout  & (!\state~22_regout  & \state~19_regout ))

	.dataa(vcc),
	.datab(\state~20_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\state.S_FILL_SRAM_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.S_FILL_SRAM_0~0 .lut_mask = 16'h0300;
defparam \state.S_FILL_SRAM_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N1
cycloneii_lcell_ff \VGA_sram_data[2][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector71~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][0]~regout ));

// Location: LCCOMB_X19_Y14_N18
cycloneii_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\SRAM_unit|SRAM_read_data [8] & ((\SRAM_address~19_combout ) # ((!\WideOr16~0_combout  & \VGA_sram_data[2][8]~regout )))) # (!\SRAM_unit|SRAM_read_data [8] & (!\WideOr16~0_combout  & (\VGA_sram_data[2][8]~regout )))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\WideOr16~0_combout ),
	.datac(\VGA_sram_data[2][8]~regout ),
	.datad(\SRAM_address~19_combout ),
	.cin(gnd),
	.combout(\Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = 16'hBA30;
defparam \Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N5
cycloneii_lcell_ff \rect_row_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_row_count[2]~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_row_count[2]));

// Location: LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (rect_col_count[2] & (rect_col_count[1] & (rect_row_count[2] & rect_col_count[0])))

	.dataa(rect_col_count[2]),
	.datab(rect_col_count[1]),
	.datac(rect_row_count[2]),
	.datad(rect_col_count[0]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h8000;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N13
cycloneii_lcell_ff \rect_width_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_width_count[3]~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_width_count[3]));

// Location: LCCOMB_X19_Y15_N10
cycloneii_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (\VGA_unit|H_Cont [4]) # (((!\VGA_unit|H_Cont [2]) # (!\VGA_unit|H_Cont [1])) # (!\VGA_unit|H_Cont [3]))

	.dataa(\VGA_unit|H_Cont [4]),
	.datab(\VGA_unit|H_Cont [3]),
	.datac(\VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|H_Cont [2]),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'hBFFF;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneii_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = (\VGA_unit|H_Cont [6] & ((\VGA_unit|H_Cont [7]) # ((!\VGA_unit|H_Cont [4] & !\VGA_unit|H_Cont [5])))) # (!\VGA_unit|H_Cont [6] & (((\VGA_unit|H_Cont [4]) # (\VGA_unit|H_Cont [5])) # (!\VGA_unit|H_Cont [7])))

	.dataa(\VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~1 .lut_mask = 16'hDDDB;
defparam \LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneii_lcell_comb \state~30 (
// Equation(s):
// \state~30_combout  = (\LessThan5~1_combout ) # ((\LessThan5~0_combout  & (\VGA_unit|H_Cont [5] $ (\VGA_unit|H_Cont [4]))))

	.dataa(\LessThan5~1_combout ),
	.datab(\VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|H_Cont [4]),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\state~30_combout ),
	.cout());
// synopsys translate_off
defparam \state~30 .lut_mask = 16'hBEAA;
defparam \state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneii_lcell_comb \state~31 (
// Equation(s):
// \state~31_combout  = (\state~30_combout  & (\VGA_unit|H_Cont [9] $ (((\VGA_unit|H_Cont [8]) # (\VGA_unit|Add0~0_combout ))))) # (!\state~30_combout  & (!\VGA_unit|H_Cont [9] & (\VGA_unit|H_Cont [8] $ (\VGA_unit|Add0~0_combout ))))

	.dataa(\VGA_unit|H_Cont [8]),
	.datab(\state~30_combout ),
	.datac(\VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\state~31_combout ),
	.cout());
// synopsys translate_off
defparam \state~31 .lut_mask = 16'h0D4A;
defparam \state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneii_lcell_comb \state~33 (
// Equation(s):
// \state~33_combout  = (\state~19_regout  & (!\state~20_regout  & ((\state~21_regout ) # (!\state~22_regout )))) # (!\state~19_regout  & (\state~20_regout  & ((!\state~22_regout ))))

	.dataa(\state~19_regout ),
	.datab(\state~20_regout ),
	.datac(\state~21_regout ),
	.datad(\state~22_regout ),
	.cin(gnd),
	.combout(\state~33_combout ),
	.cout());
// synopsys translate_off
defparam \state~33 .lut_mask = 16'h2066;
defparam \state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneii_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\WideOr16~0_combout  & (\SRAM_address~19_combout  & ((\SRAM_unit|SRAM_read_data [9])))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][9]~regout ) # ((\SRAM_address~19_combout  & \SRAM_unit|SRAM_read_data [9]))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_address~19_combout ),
	.datac(\VGA_sram_data[2][9]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = 16'hDC50;
defparam \Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N21
cycloneii_lcell_ff \VGA_sram_data[2][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector69~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][2]~regout ));

// Location: LCCOMB_X19_Y14_N12
cycloneii_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = (\WideOr16~0_combout  & (\SRAM_unit|SRAM_read_data [11] & ((\SRAM_address~19_combout )))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][11]~regout ) # ((\SRAM_unit|SRAM_read_data [11] & \SRAM_address~19_combout ))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\VGA_sram_data[2][11]~regout ),
	.datad(\SRAM_address~19_combout ),
	.cin(gnd),
	.combout(\Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~0 .lut_mask = 16'hDC50;
defparam \Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N23
cycloneii_lcell_ff \VGA_sram_data[2][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector68~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][3]~regout ));

// Location: LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (\SRAM_unit|SRAM_read_data [12] & ((\SRAM_address~19_combout ) # ((\VGA_sram_data[2][12]~regout  & !\WideOr16~0_combout )))) # (!\SRAM_unit|SRAM_read_data [12] & (((\VGA_sram_data[2][12]~regout  & !\WideOr16~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_address~19_combout ),
	.datac(\VGA_sram_data[2][12]~regout ),
	.datad(\WideOr16~0_combout ),
	.cin(gnd),
	.combout(\Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = 16'h88F8;
defparam \Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N25
cycloneii_lcell_ff \VGA_sram_data[2][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector67~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][4]~regout ));

// Location: LCFF_X18_Y13_N27
cycloneii_lcell_ff \VGA_sram_data[2][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector66~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][5]~regout ));

// Location: LCCOMB_X19_Y14_N28
cycloneii_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\WideOr16~0_combout  & (\SRAM_address~19_combout  & ((\SRAM_unit|SRAM_read_data [14])))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][14]~regout ) # ((\SRAM_address~19_combout  & \SRAM_unit|SRAM_read_data [14]))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_address~19_combout ),
	.datac(\VGA_sram_data[2][14]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [14]),
	.cin(gnd),
	.combout(\Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = 16'hDC50;
defparam \Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N29
cycloneii_lcell_ff \VGA_sram_data[2][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector65~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][6]~regout ));

// Location: LCFF_X20_Y14_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_read_data[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [15]));

// Location: LCCOMB_X19_Y14_N6
cycloneii_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (\WideOr16~0_combout  & (\SRAM_address~19_combout  & ((\SRAM_unit|SRAM_read_data [15])))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][15]~regout ) # ((\SRAM_address~19_combout  & \SRAM_unit|SRAM_read_data [15]))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_address~19_combout ),
	.datac(\VGA_sram_data[2][15]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = 16'hDC50;
defparam \Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[3]~3 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [3]));

// Location: LCCOMB_X20_Y13_N26
cycloneii_lcell_comb \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = (\SRAM_unit|SRAM_read_data [14] & (((\VGA_sram_data[1][14]~regout  & !\WideOr17~0_combout )) # (!\VGA_sram_data~0_combout ))) # (!\SRAM_unit|SRAM_read_data [14] & (((\VGA_sram_data[1][14]~regout  & !\WideOr17~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [14]),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][14]~regout ),
	.datad(\WideOr17~0_combout ),
	.cin(gnd),
	.combout(\Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector73~0 .lut_mask = 16'h22F2;
defparam \Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[6]~6 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [6]));

// Location: LCCOMB_X18_Y13_N20
cycloneii_lcell_comb \Selector81~0 (
// Equation(s):
// \Selector81~0_combout  = (\WideOr17~0_combout  & (!\VGA_sram_data~0_combout  & ((\SRAM_unit|SRAM_read_data [6])))) # (!\WideOr17~0_combout  & ((\VGA_sram_data[1][6]~regout ) # ((!\VGA_sram_data~0_combout  & \SRAM_unit|SRAM_read_data [6]))))

	.dataa(\WideOr17~0_combout ),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][6]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector81~0 .lut_mask = 16'h7350;
defparam \Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_read_data[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [7]));

// Location: LCCOMB_X18_Y13_N14
cycloneii_lcell_comb \Selector80~0 (
// Equation(s):
// \Selector80~0_combout  = (\WideOr17~0_combout  & (!\VGA_sram_data~0_combout  & ((\SRAM_unit|SRAM_read_data [7])))) # (!\WideOr17~0_combout  & ((\VGA_sram_data[1][7]~regout ) # ((!\VGA_sram_data~0_combout  & \SRAM_unit|SRAM_read_data [7]))))

	.dataa(\WideOr17~0_combout ),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][7]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector80~0 .lut_mask = 16'h7350;
defparam \Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneii_lcell_comb \Selector95~0 (
// Equation(s):
// \Selector95~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][8]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [8]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][8]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][8]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~0 .lut_mask = 16'h7530;
defparam \Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][1]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [1]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][1]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][1]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector102~0 .lut_mask = 16'h7530;
defparam \Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][2]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [2]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][2]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][2]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = 16'h7530;
defparam \Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][3]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [3]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][3]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][3]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = 16'h7530;
defparam \Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][13]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [13]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][13]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][13]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~0 .lut_mask = 16'h7530;
defparam \Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \Selector88~0 (
// Equation(s):
// \Selector88~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][15]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [15]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][15]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][15]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector88~0 .lut_mask = 16'h7530;
defparam \Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneii_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = (\SRAM_unit|SRAM_read_data [7] & (((\VGA_sram_data[0][7]~regout  & !\WideOr18~0_combout )) # (!\VGA_sram_data~1_combout ))) # (!\SRAM_unit|SRAM_read_data [7] & (((\VGA_sram_data[0][7]~regout  & !\WideOr18~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\VGA_sram_data~1_combout ),
	.datac(\VGA_sram_data[0][7]~regout ),
	.datad(\WideOr18~0_combout ),
	.cin(gnd),
	.combout(\Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~0 .lut_mask = 16'h22F2;
defparam \Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = (\WideOr16~0_combout  & (\SRAM_unit|SRAM_read_data [0] & ((\SRAM_address~19_combout )))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][0]~regout ) # ((\SRAM_unit|SRAM_read_data [0] & \SRAM_address~19_combout ))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_unit|SRAM_read_data [0]),
	.datac(\VGA_sram_data[2][0]~regout ),
	.datad(\SRAM_address~19_combout ),
	.cin(gnd),
	.combout(\Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~0 .lut_mask = 16'hDC50;
defparam \Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneii_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = (\always0~2_combout  & (\always0~5_combout  & rect_height_count[0]))

	.dataa(\always0~2_combout ),
	.datab(\always0~5_combout ),
	.datac(vcc),
	.datad(rect_height_count[0]),
	.cin(gnd),
	.combout(\always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \always0~7 .lut_mask = 16'h8800;
defparam \always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneii_lcell_comb \rect_height_count[4]~1 (
// Equation(s):
// \rect_height_count[4]~1_combout  = (\rect_col_count[2]~0_combout  & (!\always0~7_combout  & \always0~6_combout ))

	.dataa(\rect_col_count[2]~0_combout ),
	.datab(\always0~7_combout ),
	.datac(\always0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\rect_height_count[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rect_height_count[4]~1 .lut_mask = 16'h2020;
defparam \rect_height_count[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneii_lcell_comb \rect_row_count[2]~1 (
// Equation(s):
// \rect_row_count[2]~1_combout  = rect_row_count[2] $ (((\rect_row_count[2]~0_combout  & (rect_row_count[0] & rect_row_count[1]))))

	.dataa(\rect_row_count[2]~0_combout ),
	.datab(rect_row_count[0]),
	.datac(rect_row_count[2]),
	.datad(rect_row_count[1]),
	.cin(gnd),
	.combout(\rect_row_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rect_row_count[2]~1 .lut_mask = 16'h78F0;
defparam \rect_row_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \rect_width_count[3]~2 (
// Equation(s):
// \rect_width_count[3]~2_combout  = (\rect_width_count[4]~0_combout  & (!\rect_col_count[2]~0_combout  & (\Add2~6_combout ))) # (!\rect_width_count[4]~0_combout  & (((rect_width_count[3]))))

	.dataa(\rect_col_count[2]~0_combout ),
	.datab(\Add2~6_combout ),
	.datac(rect_width_count[3]),
	.datad(\rect_width_count[4]~0_combout ),
	.cin(gnd),
	.combout(\rect_width_count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rect_width_count[3]~2 .lut_mask = 16'h44F0;
defparam \rect_width_count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = (\WideOr16~0_combout  & (\SRAM_address~19_combout  & ((\SRAM_unit|SRAM_read_data [2])))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][2]~regout ) # ((\SRAM_address~19_combout  & \SRAM_unit|SRAM_read_data [2]))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_address~19_combout ),
	.datac(\VGA_sram_data[2][2]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = 16'hDC50;
defparam \Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneii_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (\WideOr16~0_combout  & (\SRAM_address~19_combout  & ((\SRAM_unit|SRAM_read_data [3])))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][3]~regout ) # ((\SRAM_address~19_combout  & \SRAM_unit|SRAM_read_data [3]))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_address~19_combout ),
	.datac(\VGA_sram_data[2][3]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'hDC50;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneii_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = (\SRAM_unit|SRAM_read_data [4] & ((\SRAM_address~19_combout ) # ((!\WideOr16~0_combout  & \VGA_sram_data[2][4]~regout )))) # (!\SRAM_unit|SRAM_read_data [4] & (!\WideOr16~0_combout  & (\VGA_sram_data[2][4]~regout )))

	.dataa(\SRAM_unit|SRAM_read_data [4]),
	.datab(\WideOr16~0_combout ),
	.datac(\VGA_sram_data[2][4]~regout ),
	.datad(\SRAM_address~19_combout ),
	.cin(gnd),
	.combout(\Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~0 .lut_mask = 16'hBA30;
defparam \Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneii_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\SRAM_address~19_combout  & ((\SRAM_unit|SRAM_read_data [5]) # ((!\WideOr16~0_combout  & \VGA_sram_data[2][5]~regout )))) # (!\SRAM_address~19_combout  & (!\WideOr16~0_combout  & (\VGA_sram_data[2][5]~regout )))

	.dataa(\SRAM_address~19_combout ),
	.datab(\WideOr16~0_combout ),
	.datac(\VGA_sram_data[2][5]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [5]),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'hBA30;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneii_lcell_comb \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (\SRAM_unit|SRAM_read_data [6] & ((\SRAM_address~19_combout ) # ((!\WideOr16~0_combout  & \VGA_sram_data[2][6]~regout )))) # (!\SRAM_unit|SRAM_read_data [6] & (!\WideOr16~0_combout  & (\VGA_sram_data[2][6]~regout )))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\WideOr16~0_combout ),
	.datac(\VGA_sram_data[2][6]~regout ),
	.datad(\SRAM_address~19_combout ),
	.cin(gnd),
	.combout(\Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = 16'hBA30;
defparam \Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneii_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = (\color[2]~4_combout  & ((\state.S_FILL_SRAM_0~0_combout ) # ((\state.S_FILL_SRAM_2~0_combout  & \color[0]~0_combout )))) # (!\color[2]~4_combout  & (\state.S_FILL_SRAM_2~0_combout  & (\color[0]~0_combout )))

	.dataa(\color[2]~4_combout ),
	.datab(\state.S_FILL_SRAM_2~0_combout ),
	.datac(\color[0]~0_combout ),
	.datad(\state.S_FILL_SRAM_0~0_combout ),
	.cin(gnd),
	.combout(\Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~1 .lut_mask = 16'hEAC0;
defparam \Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \PB_unit|Equal0~1 (
// Equation(s):
// \PB_unit|Equal0~1_combout  = (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count [4] & !\PB_unit|clock_1kHz_div_count [3]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [6]),
	.datac(\PB_unit|clock_1kHz_div_count [4]),
	.datad(\PB_unit|clock_1kHz_div_count [3]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~1 .lut_mask = 16'h0003;
defparam \PB_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \PB_unit|Equal0~3 (
// Equation(s):
// \PB_unit|Equal0~3_combout  = (!\PB_unit|clock_1kHz_div_count [2] & (!\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count [5] & !\PB_unit|clock_1kHz_div_count [1])))

	.dataa(\PB_unit|clock_1kHz_div_count [2]),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(\PB_unit|clock_1kHz_div_count [5]),
	.datad(\PB_unit|clock_1kHz_div_count [1]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~3 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \PB_unit|LessThan0~0 (
// Equation(s):
// \PB_unit|LessThan0~0_combout  = (((!\PB_unit|clock_1kHz_div_count [6] & !\PB_unit|clock_1kHz_div_count [5])) # (!\PB_unit|clock_1kHz_div_count [7])) # (!\PB_unit|clock_1kHz_div_count [8])

	.dataa(\PB_unit|clock_1kHz_div_count [8]),
	.datab(\PB_unit|clock_1kHz_div_count [6]),
	.datac(\PB_unit|clock_1kHz_div_count [5]),
	.datad(\PB_unit|clock_1kHz_div_count [7]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~0 .lut_mask = 16'h57FF;
defparam \PB_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \PB_unit|LessThan0~1 (
// Equation(s):
// \PB_unit|LessThan0~1_combout  = ((!\PB_unit|clock_1kHz_div_count [1]) # (!\PB_unit|clock_1kHz_div_count [0])) # (!\PB_unit|clock_1kHz_div_count [2])

	.dataa(\PB_unit|clock_1kHz_div_count [2]),
	.datab(vcc),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|clock_1kHz_div_count [1]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~1 .lut_mask = 16'h5FFF;
defparam \PB_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \PB_unit|LessThan0~2 (
// Equation(s):
// \PB_unit|LessThan0~2_combout  = (\PB_unit|Equal0~0_combout  & ((\PB_unit|LessThan0~0_combout ) # ((\PB_unit|Equal0~1_combout  & \PB_unit|LessThan0~1_combout ))))

	.dataa(\PB_unit|Equal0~0_combout ),
	.datab(\PB_unit|LessThan0~0_combout ),
	.datac(\PB_unit|Equal0~1_combout ),
	.datad(\PB_unit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~2 .lut_mask = 16'hA888;
defparam \PB_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneii_lcell_comb \red_buf[0]~feeder (
// Equation(s):
// \red_buf[0]~feeder_combout  = \VGA_sram_data[2][0]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_sram_data[2][0]~regout ),
	.cin(gnd),
	.combout(\red_buf[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red_buf[0]~feeder .lut_mask = 16'hFF00;
defparam \red_buf[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneii_lcell_comb \red_buf[3]~feeder (
// Equation(s):
// \red_buf[3]~feeder_combout  = \VGA_sram_data[2][3]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_sram_data[2][3]~regout ),
	.cin(gnd),
	.combout(\red_buf[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red_buf[3]~feeder .lut_mask = 16'hFF00;
defparam \red_buf[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneii_lcell_comb \red_buf[5]~feeder (
// Equation(s):
// \red_buf[5]~feeder_combout  = \VGA_sram_data[2][5]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_sram_data[2][5]~regout ),
	.cin(gnd),
	.combout(\red_buf[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red_buf[5]~feeder .lut_mask = 16'hFF00;
defparam \red_buf[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneii_lcell_comb \red_buf[6]~feeder (
// Equation(s):
// \red_buf[6]~feeder_combout  = \VGA_sram_data[2][6]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_sram_data[2][6]~regout ),
	.cin(gnd),
	.combout(\red_buf[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red_buf[6]~feeder .lut_mask = 16'hFF00;
defparam \red_buf[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneii_lcell_comb \SRAM_unit|SRAM_read_data[7]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[7]~feeder_combout  = \SRAM_DATA_IO[7]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_DATA_IO[7]~7 ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneii_lcell_comb \SRAM_unit|SRAM_read_data[15]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[15]~feeder_combout  = \SRAM_DATA_IO[15]~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_DATA_IO[15]~15 ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[15]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[0]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [0]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[0]));
// synopsys translate_off
defparam \SRAM_DATA_IO[0]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[0]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[0]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[0]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[1]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [1]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[1]));
// synopsys translate_off
defparam \SRAM_DATA_IO[1]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[1]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[1]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[1]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[2]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [2]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[2]));
// synopsys translate_off
defparam \SRAM_DATA_IO[2]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[2]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[2]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[2]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[3]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [3]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[3]));
// synopsys translate_off
defparam \SRAM_DATA_IO[3]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[3]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[3]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[3]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[4]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [4]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[4]));
// synopsys translate_off
defparam \SRAM_DATA_IO[4]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[4]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[4]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[4]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[5]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [5]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[5]));
// synopsys translate_off
defparam \SRAM_DATA_IO[5]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[5]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[5]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[5]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[6]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [6]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[6]));
// synopsys translate_off
defparam \SRAM_DATA_IO[6]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[6]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[6]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[6]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[7]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [7]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[7]));
// synopsys translate_off
defparam \SRAM_DATA_IO[7]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[7]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[7]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[7]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[8]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [8]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[8]));
// synopsys translate_off
defparam \SRAM_DATA_IO[8]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[8]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[8]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[8]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[9]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [9]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[9]));
// synopsys translate_off
defparam \SRAM_DATA_IO[9]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[9]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[9]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[9]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[10]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [10]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[10]));
// synopsys translate_off
defparam \SRAM_DATA_IO[10]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[10]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[10]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[10]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[11]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [11]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[11]));
// synopsys translate_off
defparam \SRAM_DATA_IO[11]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[11]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[11]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[11]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[12]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [12]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[12]));
// synopsys translate_off
defparam \SRAM_DATA_IO[12]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[12]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[12]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[12]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[13]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [13]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[13]));
// synopsys translate_off
defparam \SRAM_DATA_IO[13]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[13]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[13]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[13]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[14]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [14]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[14]));
// synopsys translate_off
defparam \SRAM_DATA_IO[14]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[14]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[14]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[14]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[15]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [15]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[15]));
// synopsys translate_off
defparam \SRAM_DATA_IO[15]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[15]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[15]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[15]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50_I~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50_I~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50_I));
// synopsys translate_off
defparam \CLOCK_50_I~I .input_async_reset = "none";
defparam \CLOCK_50_I~I .input_power_up = "low";
defparam \CLOCK_50_I~I .input_register_mode = "none";
defparam \CLOCK_50_I~I .input_sync_reset = "none";
defparam \CLOCK_50_I~I .oe_async_reset = "none";
defparam \CLOCK_50_I~I .oe_power_up = "low";
defparam \CLOCK_50_I~I .oe_register_mode = "none";
defparam \CLOCK_50_I~I .oe_sync_reset = "none";
defparam \CLOCK_50_I~I .operation_mode = "input";
defparam \CLOCK_50_I~I .output_async_reset = "none";
defparam \CLOCK_50_I~I .output_power_up = "low";
defparam \CLOCK_50_I~I .output_register_mode = "none";
defparam \CLOCK_50_I~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50_I~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50_I~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50_I~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50_I~clkctrl .clock_type = "global clock";
defparam \CLOCK_50_I~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = rect_height_count[0] $ (VCC)
// \Add4~1  = CARRY(rect_height_count[0])

	.dataa(vcc),
	.datab(rect_height_count[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h33CC;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneii_lcell_comb \rect_col_count[0]~4 (
// Equation(s):
// \rect_col_count[0]~4_combout  = rect_col_count[0] $ (\rect_col_count[2]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(rect_col_count[0]),
	.datad(\rect_col_count[2]~1_combout ),
	.cin(gnd),
	.combout(\rect_col_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rect_col_count[0]~4 .lut_mask = 16'h0FF0;
defparam \rect_col_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SWITCH_I~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[17]));
// synopsys translate_off
defparam \SWITCH_I[17]~I .input_async_reset = "none";
defparam \SWITCH_I[17]~I .input_power_up = "low";
defparam \SWITCH_I[17]~I .input_register_mode = "none";
defparam \SWITCH_I[17]~I .input_sync_reset = "none";
defparam \SWITCH_I[17]~I .oe_async_reset = "none";
defparam \SWITCH_I[17]~I .oe_power_up = "low";
defparam \SWITCH_I[17]~I .oe_register_mode = "none";
defparam \SWITCH_I[17]~I .oe_sync_reset = "none";
defparam \SWITCH_I[17]~I .operation_mode = "input";
defparam \SWITCH_I[17]~I .output_async_reset = "none";
defparam \SWITCH_I[17]~I .output_power_up = "low";
defparam \SWITCH_I[17]~I .output_register_mode = "none";
defparam \SWITCH_I[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(\SWITCH_I~combout [17]),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50_I~combout }),
	.locked(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .bandwidth = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .bandwidth_type = "low";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_high = 4;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_low = 4;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_mode = "even";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .charge_pump_current = 80;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_counter = "c0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_multiply_by = 2;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .compensate_clock = "clk0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .gate_lock_counter = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .gate_lock_signal = "no";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_c = 3;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m = 16;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .n = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .operation_mode = "normal";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_max = 100000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_min = 2484;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pll_compensation_delay = 3582;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .simulation_type = "timing";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .valid_lock_multiplier = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_center = 1333;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_max = 2000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneii_lcell_comb resetn(
// Equation(s):
// \resetn~combout  = (\SWITCH_I~combout [17]) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.datad(\SWITCH_I~combout [17]),
	.cin(gnd),
	.combout(\resetn~combout ),
	.cout());
// synopsys translate_off
defparam resetn.lut_mask = 16'hFF0F;
defparam resetn.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X21_Y16_N27
cycloneii_lcell_ff \rect_col_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_col_count[0]~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_col_count[0]));

// Location: LCCOMB_X21_Y16_N0
cycloneii_lcell_comb \rect_col_count[1]~3 (
// Equation(s):
// \rect_col_count[1]~3_combout  = rect_col_count[1] $ (((\rect_col_count[2]~1_combout  & rect_col_count[0])))

	.dataa(vcc),
	.datab(\rect_col_count[2]~1_combout ),
	.datac(rect_col_count[1]),
	.datad(rect_col_count[0]),
	.cin(gnd),
	.combout(\rect_col_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rect_col_count[1]~3 .lut_mask = 16'h3CF0;
defparam \rect_col_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N1
cycloneii_lcell_ff \rect_col_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_col_count[1]~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_col_count[1]));

// Location: LCCOMB_X21_Y16_N30
cycloneii_lcell_comb \rect_col_count[2]~2 (
// Equation(s):
// \rect_col_count[2]~2_combout  = rect_col_count[2] $ (((rect_col_count[0] & (rect_col_count[1] & \rect_col_count[2]~1_combout ))))

	.dataa(rect_col_count[0]),
	.datab(rect_col_count[1]),
	.datac(rect_col_count[2]),
	.datad(\rect_col_count[2]~1_combout ),
	.cin(gnd),
	.combout(\rect_col_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rect_col_count[2]~2 .lut_mask = 16'h78F0;
defparam \rect_col_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N31
cycloneii_lcell_ff \rect_col_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_col_count[2]~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_col_count[2]));

// Location: LCCOMB_X20_Y16_N22
cycloneii_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (rect_col_count[0] & (rect_col_count[2] & rect_col_count[1]))

	.dataa(rect_col_count[0]),
	.datab(rect_col_count[2]),
	.datac(rect_col_count[1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'h8080;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneii_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (rect_height_count[1] & (!\Add4~1 )) # (!rect_height_count[1] & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!rect_height_count[1]))

	.dataa(rect_height_count[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h5A5F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \rect_height_count[1]~6 (
// Equation(s):
// \rect_height_count[1]~6_combout  = (\rect_height_count[4]~1_combout  & (\Add4~2_combout  & ((\rect_height_count[0]~0_combout )))) # (!\rect_height_count[4]~1_combout  & ((rect_height_count[1]) # ((\Add4~2_combout  & \rect_height_count[0]~0_combout ))))

	.dataa(\rect_height_count[4]~1_combout ),
	.datab(\Add4~2_combout ),
	.datac(rect_height_count[1]),
	.datad(\rect_height_count[0]~0_combout ),
	.cin(gnd),
	.combout(\rect_height_count[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rect_height_count[1]~6 .lut_mask = 16'hDC50;
defparam \rect_height_count[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N13
cycloneii_lcell_ff \rect_height_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_height_count[1]~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_height_count[1]));

// Location: LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (!rect_height_count[0] & !rect_height_count[1])

	.dataa(vcc),
	.datab(rect_height_count[0]),
	.datac(vcc),
	.datad(rect_height_count[1]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h0033;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneii_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (rect_height_count[2] & (\Add4~3  $ (GND))) # (!rect_height_count[2] & (!\Add4~3  & VCC))
// \Add4~5  = CARRY((rect_height_count[2] & !\Add4~3 ))

	.dataa(rect_height_count[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'hA50A;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (rect_height_count[3] & (!\Add4~5 )) # (!rect_height_count[3] & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!rect_height_count[3]))

	.dataa(vcc),
	.datab(rect_height_count[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h3C3F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneii_lcell_comb \rect_height_count[3]~4 (
// Equation(s):
// \rect_height_count[3]~4_combout  = (\rect_height_count[4]~1_combout  & (\Add4~6_combout  & ((\rect_height_count[0]~0_combout )))) # (!\rect_height_count[4]~1_combout  & ((rect_height_count[3]) # ((\Add4~6_combout  & \rect_height_count[0]~0_combout ))))

	.dataa(\rect_height_count[4]~1_combout ),
	.datab(\Add4~6_combout ),
	.datac(rect_height_count[3]),
	.datad(\rect_height_count[0]~0_combout ),
	.cin(gnd),
	.combout(\rect_height_count[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rect_height_count[3]~4 .lut_mask = 16'hDC50;
defparam \rect_height_count[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N31
cycloneii_lcell_ff \rect_height_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_height_count[3]~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_height_count[3]));

// Location: LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = \Add4~7  $ (!rect_height_count[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(rect_height_count[4]),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hF00F;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneii_lcell_comb \rect_height_count[4]~3 (
// Equation(s):
// \rect_height_count[4]~3_combout  = (\rect_height_count[4]~1_combout  & (\rect_height_count[0]~0_combout  & ((\Add4~8_combout )))) # (!\rect_height_count[4]~1_combout  & ((rect_height_count[4]) # ((\rect_height_count[0]~0_combout  & \Add4~8_combout ))))

	.dataa(\rect_height_count[4]~1_combout ),
	.datab(\rect_height_count[0]~0_combout ),
	.datac(rect_height_count[4]),
	.datad(\Add4~8_combout ),
	.cin(gnd),
	.combout(\rect_height_count[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rect_height_count[4]~3 .lut_mask = 16'hDC50;
defparam \rect_height_count[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N29
cycloneii_lcell_ff \rect_height_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_height_count[4]~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_height_count[4]));

// Location: LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \rect_height_count[2]~5 (
// Equation(s):
// \rect_height_count[2]~5_combout  = (\rect_height_count[4]~1_combout  & (\rect_height_count[0]~0_combout  & ((\Add4~4_combout )))) # (!\rect_height_count[4]~1_combout  & ((rect_height_count[2]) # ((\rect_height_count[0]~0_combout  & \Add4~4_combout ))))

	.dataa(\rect_height_count[4]~1_combout ),
	.datab(\rect_height_count[0]~0_combout ),
	.datac(rect_height_count[2]),
	.datad(\Add4~4_combout ),
	.cin(gnd),
	.combout(\rect_height_count[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rect_height_count[2]~5 .lut_mask = 16'hDC50;
defparam \rect_height_count[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N25
cycloneii_lcell_ff \rect_height_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_height_count[2]~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_height_count[2]));

// Location: LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (rect_height_count[4] & (rect_height_count[2] & rect_height_count[3]))

	.dataa(vcc),
	.datab(rect_height_count[4]),
	.datac(rect_height_count[2]),
	.datad(rect_height_count[3]),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'hC000;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneii_lcell_comb \rect_height_count[0]~0 (
// Equation(s):
// \rect_height_count[0]~0_combout  = (\rect_col_count[2]~1_combout  & (\always0~6_combout  & ((\LessThan2~0_combout ) # (!\always0~4_combout ))))

	.dataa(\rect_col_count[2]~1_combout ),
	.datab(\always0~6_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\rect_height_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rect_height_count[0]~0 .lut_mask = 16'h8088;
defparam \rect_height_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneii_lcell_comb \rect_height_count[0]~2 (
// Equation(s):
// \rect_height_count[0]~2_combout  = (\rect_height_count[4]~1_combout  & (\Add4~0_combout  & ((\rect_height_count[0]~0_combout )))) # (!\rect_height_count[4]~1_combout  & ((rect_height_count[0]) # ((\Add4~0_combout  & \rect_height_count[0]~0_combout ))))

	.dataa(\rect_height_count[4]~1_combout ),
	.datab(\Add4~0_combout ),
	.datac(rect_height_count[0]),
	.datad(\rect_height_count[0]~0_combout ),
	.cin(gnd),
	.combout(\rect_height_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rect_height_count[0]~2 .lut_mask = 16'hDC50;
defparam \rect_height_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N17
cycloneii_lcell_ff \rect_height_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_height_count[0]~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_height_count[0]));

// Location: LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = rect_width_count[0] $ (VCC)
// \Add2~1  = CARRY(rect_width_count[0])

	.dataa(vcc),
	.datab(rect_width_count[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h33CC;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (rect_width_count[1] & (!\Add2~1 )) # (!rect_width_count[1] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!rect_width_count[1]))

	.dataa(vcc),
	.datab(rect_width_count[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h3C3F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneii_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_combout  = (\Add2~2_combout  & !\rect_col_count[2]~0_combout )

	.dataa(vcc),
	.datab(\Add2~2_combout ),
	.datac(vcc),
	.datad(\rect_col_count[2]~0_combout ),
	.cin(gnd),
	.combout(\Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~13 .lut_mask = 16'h00CC;
defparam \Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PUSH_BUTTON_I~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[0]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[0]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[0]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][0]~0 (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][0]~0_combout  = !\PUSH_BUTTON_I~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\PUSH_BUTTON_I~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][0]~0 .lut_mask = 16'h0F0F;
defparam \PB_unit|debounce_shift_reg[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[0]~16 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[0]~16_combout  = \PB_unit|clock_1kHz_div_count [0] $ (VCC)
// \PB_unit|clock_1kHz_div_count[0]~17  = CARRY(\PB_unit|clock_1kHz_div_count [0])

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[0]~17 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[0]~16 .lut_mask = 16'h33CC;
defparam \PB_unit|clock_1kHz_div_count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \PB_unit|LessThan0~3 (
// Equation(s):
// \PB_unit|LessThan0~3_combout  = (\PB_unit|clock_1kHz_div_count [15]) # ((!\PB_unit|LessThan0~2_combout  & (\PB_unit|clock_1kHz_div_count [13] & \PB_unit|clock_1kHz_div_count [14])))

	.dataa(\PB_unit|LessThan0~2_combout ),
	.datab(\PB_unit|clock_1kHz_div_count [15]),
	.datac(\PB_unit|clock_1kHz_div_count [13]),
	.datad(\PB_unit|clock_1kHz_div_count [14]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~3 .lut_mask = 16'hDCCC;
defparam \PB_unit|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N1
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [0]));

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[1]~18 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[1]~18_combout  = (\PB_unit|clock_1kHz_div_count [1] & (!\PB_unit|clock_1kHz_div_count[0]~17 )) # (!\PB_unit|clock_1kHz_div_count [1] & ((\PB_unit|clock_1kHz_div_count[0]~17 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[1]~19  = CARRY((!\PB_unit|clock_1kHz_div_count[0]~17 ) # (!\PB_unit|clock_1kHz_div_count [1]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[0]~17 ),
	.combout(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[1]~19 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[1]~18 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N3
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [1]));

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[2]~20 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[2]~20_combout  = (\PB_unit|clock_1kHz_div_count [2] & (\PB_unit|clock_1kHz_div_count[1]~19  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [2] & (!\PB_unit|clock_1kHz_div_count[1]~19  & VCC))
// \PB_unit|clock_1kHz_div_count[2]~21  = CARRY((\PB_unit|clock_1kHz_div_count [2] & !\PB_unit|clock_1kHz_div_count[1]~19 ))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[1]~19 ),
	.combout(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[2]~21 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[2]~20 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N5
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [2]));

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[4]~24 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[4]~24_combout  = (\PB_unit|clock_1kHz_div_count [4] & (\PB_unit|clock_1kHz_div_count[3]~23  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [4] & (!\PB_unit|clock_1kHz_div_count[3]~23  & VCC))
// \PB_unit|clock_1kHz_div_count[4]~25  = CARRY((\PB_unit|clock_1kHz_div_count [4] & !\PB_unit|clock_1kHz_div_count[3]~23 ))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[3]~23 ),
	.combout(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[4]~25 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[4]~24 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N9
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [4]));

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[7]~30 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[7]~30_combout  = (\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count[6]~29 )) # (!\PB_unit|clock_1kHz_div_count [7] & ((\PB_unit|clock_1kHz_div_count[6]~29 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[7]~31  = CARRY((!\PB_unit|clock_1kHz_div_count[6]~29 ) # (!\PB_unit|clock_1kHz_div_count [7]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[6]~29 ),
	.combout(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[7]~31 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[7]~30 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N15
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [7]));

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[8]~32 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[8]~32_combout  = (\PB_unit|clock_1kHz_div_count [8] & (\PB_unit|clock_1kHz_div_count[7]~31  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [8] & (!\PB_unit|clock_1kHz_div_count[7]~31  & VCC))
// \PB_unit|clock_1kHz_div_count[8]~33  = CARRY((\PB_unit|clock_1kHz_div_count [8] & !\PB_unit|clock_1kHz_div_count[7]~31 ))

	.dataa(\PB_unit|clock_1kHz_div_count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[7]~31 ),
	.combout(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[8]~33 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[8]~32 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[9]~34 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[9]~34_combout  = (\PB_unit|clock_1kHz_div_count [9] & (!\PB_unit|clock_1kHz_div_count[8]~33 )) # (!\PB_unit|clock_1kHz_div_count [9] & ((\PB_unit|clock_1kHz_div_count[8]~33 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[9]~35  = CARRY((!\PB_unit|clock_1kHz_div_count[8]~33 ) # (!\PB_unit|clock_1kHz_div_count [9]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[8]~33 ),
	.combout(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[9]~35 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[9]~34 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N19
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [9]));

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[10]~36 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[10]~36_combout  = (\PB_unit|clock_1kHz_div_count [10] & (\PB_unit|clock_1kHz_div_count[9]~35  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [10] & (!\PB_unit|clock_1kHz_div_count[9]~35  & VCC))
// \PB_unit|clock_1kHz_div_count[10]~37  = CARRY((\PB_unit|clock_1kHz_div_count [10] & !\PB_unit|clock_1kHz_div_count[9]~35 ))

	.dataa(\PB_unit|clock_1kHz_div_count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[9]~35 ),
	.combout(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[10]~37 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[10]~36 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[11]~38 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[11]~38_combout  = (\PB_unit|clock_1kHz_div_count [11] & (!\PB_unit|clock_1kHz_div_count[10]~37 )) # (!\PB_unit|clock_1kHz_div_count [11] & ((\PB_unit|clock_1kHz_div_count[10]~37 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[11]~39  = CARRY((!\PB_unit|clock_1kHz_div_count[10]~37 ) # (!\PB_unit|clock_1kHz_div_count [11]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[10]~37 ),
	.combout(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[11]~39 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[11]~38 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N23
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [11]));

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[13]~42 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[13]~42_combout  = (\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count[12]~41 )) # (!\PB_unit|clock_1kHz_div_count [13] & ((\PB_unit|clock_1kHz_div_count[12]~41 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[13]~43  = CARRY((!\PB_unit|clock_1kHz_div_count[12]~41 ) # (!\PB_unit|clock_1kHz_div_count [13]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[12]~41 ),
	.combout(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[13]~43 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[13]~42 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N27
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [13]));

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[14]~44 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[14]~44_combout  = (\PB_unit|clock_1kHz_div_count [14] & (\PB_unit|clock_1kHz_div_count[13]~43  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [14] & (!\PB_unit|clock_1kHz_div_count[13]~43  & VCC))
// \PB_unit|clock_1kHz_div_count[14]~45  = CARRY((\PB_unit|clock_1kHz_div_count [14] & !\PB_unit|clock_1kHz_div_count[13]~43 ))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[13]~43 ),
	.combout(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[14]~45 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[14]~44 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N29
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [14]));

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[15]~46 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[15]~46_combout  = \PB_unit|clock_1kHz_div_count[14]~45  $ (\PB_unit|clock_1kHz_div_count [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|clock_1kHz_div_count [15]),
	.cin(\PB_unit|clock_1kHz_div_count[14]~45 ),
	.combout(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[15]~46 .lut_mask = 16'h0FF0;
defparam \PB_unit|clock_1kHz_div_count[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N31
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [15]));

// Location: LCFF_X24_Y17_N17
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [8]));

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \PB_unit|Equal0~4 (
// Equation(s):
// \PB_unit|Equal0~4_combout  = (!\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count [15] & (!\PB_unit|clock_1kHz_div_count [8] & !\PB_unit|clock_1kHz_div_count [14])))

	.dataa(\PB_unit|clock_1kHz_div_count [13]),
	.datab(\PB_unit|clock_1kHz_div_count [15]),
	.datac(\PB_unit|clock_1kHz_div_count [8]),
	.datad(\PB_unit|clock_1kHz_div_count [14]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~4 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N21
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [10]));

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \PB_unit|Equal0~0 (
// Equation(s):
// \PB_unit|Equal0~0_combout  = (!\PB_unit|clock_1kHz_div_count [12] & (!\PB_unit|clock_1kHz_div_count [10] & (!\PB_unit|clock_1kHz_div_count [11] & !\PB_unit|clock_1kHz_div_count [9])))

	.dataa(\PB_unit|clock_1kHz_div_count [12]),
	.datab(\PB_unit|clock_1kHz_div_count [10]),
	.datac(\PB_unit|clock_1kHz_div_count [11]),
	.datad(\PB_unit|clock_1kHz_div_count [9]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \PB_unit|Equal0~2 (
// Equation(s):
// \PB_unit|Equal0~2_combout  = (\PB_unit|Equal0~1_combout  & (!\PB_unit|clock_1kHz_div_count [0] & \PB_unit|Equal0~0_combout ))

	.dataa(\PB_unit|Equal0~1_combout ),
	.datab(vcc),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~2 .lut_mask = 16'h0A00;
defparam \PB_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \PB_unit|clock_1kHz~0 (
// Equation(s):
// \PB_unit|clock_1kHz~0_combout  = \PB_unit|clock_1kHz~regout  $ (((\PB_unit|Equal0~3_combout  & (\PB_unit|Equal0~4_combout  & \PB_unit|Equal0~2_combout ))))

	.dataa(\PB_unit|Equal0~3_combout ),
	.datab(\PB_unit|Equal0~4_combout ),
	.datac(\PB_unit|clock_1kHz~regout ),
	.datad(\PB_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz~0 .lut_mask = 16'h78F0;
defparam \PB_unit|clock_1kHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N9
cycloneii_lcell_ff \PB_unit|clock_1kHz (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz~regout ));

// Location: LCFF_X23_Y17_N25
cycloneii_lcell_ff \PB_unit|clock_1kHz_buf (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|clock_1kHz~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_buf~regout ));

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \PB_unit|always3~0 (
// Equation(s):
// \PB_unit|always3~0_combout  = (!\PB_unit|clock_1kHz~regout  & \PB_unit|clock_1kHz_buf~regout )

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz~regout ),
	.datac(\PB_unit|clock_1kHz_buf~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PB_unit|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|always3~0 .lut_mask = 16'h3030;
defparam \PB_unit|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N27
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][0]~regout ));

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][1]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][1]~feeder_combout  = \PB_unit|debounce_shift_reg[0][0]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][0]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N1
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][1]~regout ));

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][2]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][2]~feeder_combout  = \PB_unit|debounce_shift_reg[0][1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][1]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N15
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][2]~regout ));

// Location: LCFF_X22_Y17_N13
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][2]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][3]~regout ));

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][4]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][4]~feeder_combout  = \PB_unit|debounce_shift_reg[0][3]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][3]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N3
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][4]~regout ));

// Location: LCFF_X23_Y17_N1
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][5]~regout ));

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \PB_unit|WideOr0~1 (
// Equation(s):
// \PB_unit|WideOr0~1_combout  = (\PB_unit|debounce_shift_reg[0][2]~regout ) # ((\PB_unit|debounce_shift_reg[0][4]~regout ) # ((\PB_unit|debounce_shift_reg[0][5]~regout ) # (\PB_unit|debounce_shift_reg[0][3]~regout )))

	.dataa(\PB_unit|debounce_shift_reg[0][2]~regout ),
	.datab(\PB_unit|debounce_shift_reg[0][4]~regout ),
	.datac(\PB_unit|debounce_shift_reg[0][5]~regout ),
	.datad(\PB_unit|debounce_shift_reg[0][3]~regout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][6]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][6]~feeder_combout  = \PB_unit|debounce_shift_reg[0][5]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][5]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N7
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][6]~regout ));

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][7]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][7]~feeder_combout  = \PB_unit|debounce_shift_reg[0][6]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][6]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N27
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][7]~regout ));

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][8]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][8]~feeder_combout  = \PB_unit|debounce_shift_reg[0][7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][7]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N5
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][8]~regout ));

// Location: LCFF_X23_Y17_N31
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][8]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][9]~regout ));

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \PB_unit|WideOr0~0 (
// Equation(s):
// \PB_unit|WideOr0~0_combout  = (\PB_unit|debounce_shift_reg[0][6]~regout ) # ((\PB_unit|debounce_shift_reg[0][8]~regout ) # ((\PB_unit|debounce_shift_reg[0][9]~regout ) # (\PB_unit|debounce_shift_reg[0][7]~regout )))

	.dataa(\PB_unit|debounce_shift_reg[0][6]~regout ),
	.datab(\PB_unit|debounce_shift_reg[0][8]~regout ),
	.datac(\PB_unit|debounce_shift_reg[0][9]~regout ),
	.datad(\PB_unit|debounce_shift_reg[0][7]~regout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \PB_unit|WideOr0~2 (
// Equation(s):
// \PB_unit|WideOr0~2_combout  = (\PB_unit|debounce_shift_reg[0][0]~regout ) # ((\PB_unit|debounce_shift_reg[0][1]~regout ) # ((\PB_unit|WideOr0~1_combout ) # (\PB_unit|WideOr0~0_combout )))

	.dataa(\PB_unit|debounce_shift_reg[0][0]~regout ),
	.datab(\PB_unit|debounce_shift_reg[0][1]~regout ),
	.datac(\PB_unit|WideOr0~1_combout ),
	.datad(\PB_unit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N17
cycloneii_lcell_ff \PB_unit|push_button_status[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|WideOr0~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|push_button_status [0]));

// Location: LCCOMB_X19_Y16_N14
cycloneii_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (!\PB_unit|push_button_status_buf [0] & \PB_unit|push_button_status [0])

	.dataa(\PB_unit|push_button_status_buf [0]),
	.datab(vcc),
	.datac(\PB_unit|push_button_status [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h5050;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \VGA_unit|V_Cont[0]~10 (
// Equation(s):
// \VGA_unit|V_Cont[0]~10_combout  = \VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|V_Cont[0]~11  = CARRY(\VGA_unit|V_Cont [0])

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|V_Cont[0]~10_combout ),
	.cout(\VGA_unit|V_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|V_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_unit|V_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneii_lcell_comb \VGA_unit|V_Cont[3]~16 (
// Equation(s):
// \VGA_unit|V_Cont[3]~16_combout  = (\VGA_unit|V_Cont [3] & (!\VGA_unit|V_Cont[2]~15 )) # (!\VGA_unit|V_Cont [3] & ((\VGA_unit|V_Cont[2]~15 ) # (GND)))
// \VGA_unit|V_Cont[3]~17  = CARRY((!\VGA_unit|V_Cont[2]~15 ) # (!\VGA_unit|V_Cont [3]))

	.dataa(\VGA_unit|V_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|V_Cont[2]~15 ),
	.combout(\VGA_unit|V_Cont[3]~16_combout ),
	.cout(\VGA_unit|V_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|V_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA_unit|V_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneii_lcell_comb \VGA_unit|V_Cont[4]~18 (
// Equation(s):
// \VGA_unit|V_Cont[4]~18_combout  = (\VGA_unit|V_Cont [4] & (\VGA_unit|V_Cont[3]~17  $ (GND))) # (!\VGA_unit|V_Cont [4] & (!\VGA_unit|V_Cont[3]~17  & VCC))
// \VGA_unit|V_Cont[4]~19  = CARRY((\VGA_unit|V_Cont [4] & !\VGA_unit|V_Cont[3]~17 ))

	.dataa(\VGA_unit|V_Cont [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|V_Cont[3]~17 ),
	.combout(\VGA_unit|V_Cont[4]~18_combout ),
	.cout(\VGA_unit|V_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|V_Cont[4]~18 .lut_mask = 16'hA50A;
defparam \VGA_unit|V_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \VGA_unit|V_Cont[5]~20 (
// Equation(s):
// \VGA_unit|V_Cont[5]~20_combout  = (\VGA_unit|V_Cont [5] & (!\VGA_unit|V_Cont[4]~19 )) # (!\VGA_unit|V_Cont [5] & ((\VGA_unit|V_Cont[4]~19 ) # (GND)))
// \VGA_unit|V_Cont[5]~21  = CARRY((!\VGA_unit|V_Cont[4]~19 ) # (!\VGA_unit|V_Cont [5]))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|V_Cont[4]~19 ),
	.combout(\VGA_unit|V_Cont[5]~20_combout ),
	.cout(\VGA_unit|V_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|V_Cont[5]~20 .lut_mask = 16'h3C3F;
defparam \VGA_unit|V_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneii_lcell_comb \VGA_unit|H_Cont[0]~10 (
// Equation(s):
// \VGA_unit|H_Cont[0]~10_combout  = \VGA_unit|H_Cont [0] $ (VCC)
// \VGA_unit|H_Cont[0]~11  = CARRY(\VGA_unit|H_Cont [0])

	.dataa(vcc),
	.datab(\VGA_unit|H_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|H_Cont[0]~10_combout ),
	.cout(\VGA_unit|H_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|H_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_unit|H_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneii_lcell_comb \VGA_unit|H_Cont[1]~12 (
// Equation(s):
// \VGA_unit|H_Cont[1]~12_combout  = (\VGA_unit|H_Cont [1] & (!\VGA_unit|H_Cont[0]~11 )) # (!\VGA_unit|H_Cont [1] & ((\VGA_unit|H_Cont[0]~11 ) # (GND)))
// \VGA_unit|H_Cont[1]~13  = CARRY((!\VGA_unit|H_Cont[0]~11 ) # (!\VGA_unit|H_Cont [1]))

	.dataa(\VGA_unit|H_Cont [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|H_Cont[0]~11 ),
	.combout(\VGA_unit|H_Cont[1]~12_combout ),
	.cout(\VGA_unit|H_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|H_Cont[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_unit|H_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneii_lcell_comb \VGA_unit|counter_enable~0 (
// Equation(s):
// \VGA_unit|counter_enable~0_combout  = !\VGA_unit|counter_enable~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|counter_enable~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|counter_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|counter_enable~0 .lut_mask = 16'h0F0F;
defparam \VGA_unit|counter_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N31
cycloneii_lcell_ff \VGA_unit|counter_enable (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|counter_enable~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|counter_enable~regout ));

// Location: LCFF_X20_Y15_N11
cycloneii_lcell_ff \VGA_unit|H_Cont[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [1]));

// Location: LCCOMB_X20_Y15_N14
cycloneii_lcell_comb \VGA_unit|H_Cont[3]~16 (
// Equation(s):
// \VGA_unit|H_Cont[3]~16_combout  = (\VGA_unit|H_Cont [3] & (!\VGA_unit|H_Cont[2]~15 )) # (!\VGA_unit|H_Cont [3] & ((\VGA_unit|H_Cont[2]~15 ) # (GND)))
// \VGA_unit|H_Cont[3]~17  = CARRY((!\VGA_unit|H_Cont[2]~15 ) # (!\VGA_unit|H_Cont [3]))

	.dataa(vcc),
	.datab(\VGA_unit|H_Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|H_Cont[2]~15 ),
	.combout(\VGA_unit|H_Cont[3]~16_combout ),
	.cout(\VGA_unit|H_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|H_Cont[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_unit|H_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneii_lcell_comb \VGA_unit|H_Cont[4]~18 (
// Equation(s):
// \VGA_unit|H_Cont[4]~18_combout  = (\VGA_unit|H_Cont [4] & (\VGA_unit|H_Cont[3]~17  $ (GND))) # (!\VGA_unit|H_Cont [4] & (!\VGA_unit|H_Cont[3]~17  & VCC))
// \VGA_unit|H_Cont[4]~19  = CARRY((\VGA_unit|H_Cont [4] & !\VGA_unit|H_Cont[3]~17 ))

	.dataa(\VGA_unit|H_Cont [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|H_Cont[3]~17 ),
	.combout(\VGA_unit|H_Cont[4]~18_combout ),
	.cout(\VGA_unit|H_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|H_Cont[4]~18 .lut_mask = 16'hA50A;
defparam \VGA_unit|H_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y15_N17
cycloneii_lcell_ff \VGA_unit|H_Cont[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [4]));

// Location: LCCOMB_X20_Y15_N18
cycloneii_lcell_comb \VGA_unit|H_Cont[5]~20 (
// Equation(s):
// \VGA_unit|H_Cont[5]~20_combout  = (\VGA_unit|H_Cont [5] & (!\VGA_unit|H_Cont[4]~19 )) # (!\VGA_unit|H_Cont [5] & ((\VGA_unit|H_Cont[4]~19 ) # (GND)))
// \VGA_unit|H_Cont[5]~21  = CARRY((!\VGA_unit|H_Cont[4]~19 ) # (!\VGA_unit|H_Cont [5]))

	.dataa(vcc),
	.datab(\VGA_unit|H_Cont [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|H_Cont[4]~19 ),
	.combout(\VGA_unit|H_Cont[5]~20_combout ),
	.cout(\VGA_unit|H_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|H_Cont[5]~20 .lut_mask = 16'h3C3F;
defparam \VGA_unit|H_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y15_N19
cycloneii_lcell_ff \VGA_unit|H_Cont[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [5]));

// Location: LCCOMB_X20_Y15_N20
cycloneii_lcell_comb \VGA_unit|H_Cont[6]~22 (
// Equation(s):
// \VGA_unit|H_Cont[6]~22_combout  = (\VGA_unit|H_Cont [6] & (\VGA_unit|H_Cont[5]~21  $ (GND))) # (!\VGA_unit|H_Cont [6] & (!\VGA_unit|H_Cont[5]~21  & VCC))
// \VGA_unit|H_Cont[6]~23  = CARRY((\VGA_unit|H_Cont [6] & !\VGA_unit|H_Cont[5]~21 ))

	.dataa(\VGA_unit|H_Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|H_Cont[5]~21 ),
	.combout(\VGA_unit|H_Cont[6]~22_combout ),
	.cout(\VGA_unit|H_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|H_Cont[6]~22 .lut_mask = 16'hA50A;
defparam \VGA_unit|H_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneii_lcell_comb \VGA_unit|H_Cont[7]~24 (
// Equation(s):
// \VGA_unit|H_Cont[7]~24_combout  = (\VGA_unit|H_Cont [7] & (!\VGA_unit|H_Cont[6]~23 )) # (!\VGA_unit|H_Cont [7] & ((\VGA_unit|H_Cont[6]~23 ) # (GND)))
// \VGA_unit|H_Cont[7]~25  = CARRY((!\VGA_unit|H_Cont[6]~23 ) # (!\VGA_unit|H_Cont [7]))

	.dataa(vcc),
	.datab(\VGA_unit|H_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|H_Cont[6]~23 ),
	.combout(\VGA_unit|H_Cont[7]~24_combout ),
	.cout(\VGA_unit|H_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|H_Cont[7]~24 .lut_mask = 16'h3C3F;
defparam \VGA_unit|H_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y15_N23
cycloneii_lcell_ff \VGA_unit|H_Cont[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [7]));

// Location: LCFF_X20_Y15_N21
cycloneii_lcell_ff \VGA_unit|H_Cont[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [6]));

// Location: LCCOMB_X21_Y15_N22
cycloneii_lcell_comb \VGA_unit|LessThan0~0 (
// Equation(s):
// \VGA_unit|LessThan0~0_combout  = (!\VGA_unit|H_Cont [7] & (!\VGA_unit|H_Cont [6] & !\VGA_unit|H_Cont [5]))

	.dataa(vcc),
	.datab(\VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan0~0 .lut_mask = 16'h0003;
defparam \VGA_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneii_lcell_comb \VGA_unit|LessThan0~1 (
// Equation(s):
// \VGA_unit|LessThan0~1_combout  = (\VGA_unit|LessThan0~0_combout  & (((!\VGA_unit|H_Cont [4]) # (!\VGA_unit|H_Cont [1])) # (!\Equal4~0_combout )))

	.dataa(\Equal4~0_combout ),
	.datab(\VGA_unit|H_Cont [1]),
	.datac(\VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan0~1 .lut_mask = 16'h7F00;
defparam \VGA_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneii_lcell_comb \VGA_unit|H_Cont[8]~26 (
// Equation(s):
// \VGA_unit|H_Cont[8]~26_combout  = (\VGA_unit|H_Cont [8] & (\VGA_unit|H_Cont[7]~25  $ (GND))) # (!\VGA_unit|H_Cont [8] & (!\VGA_unit|H_Cont[7]~25  & VCC))
// \VGA_unit|H_Cont[8]~27  = CARRY((\VGA_unit|H_Cont [8] & !\VGA_unit|H_Cont[7]~25 ))

	.dataa(\VGA_unit|H_Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|H_Cont[7]~25 ),
	.combout(\VGA_unit|H_Cont[8]~26_combout ),
	.cout(\VGA_unit|H_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|H_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \VGA_unit|H_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y15_N25
cycloneii_lcell_ff \VGA_unit|H_Cont[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [8]));

// Location: LCCOMB_X20_Y15_N26
cycloneii_lcell_comb \VGA_unit|H_Cont[9]~28 (
// Equation(s):
// \VGA_unit|H_Cont[9]~28_combout  = \VGA_unit|H_Cont[8]~27  $ (\VGA_unit|H_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|H_Cont [9]),
	.cin(\VGA_unit|H_Cont[8]~27 ),
	.combout(\VGA_unit|H_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|H_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \VGA_unit|H_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y15_N27
cycloneii_lcell_ff \VGA_unit|H_Cont[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [9]));

// Location: LCCOMB_X20_Y15_N6
cycloneii_lcell_comb \VGA_unit|LessThan0~2 (
// Equation(s):
// \VGA_unit|LessThan0~2_combout  = (!\VGA_unit|LessThan0~1_combout  & (\VGA_unit|H_Cont [8] & \VGA_unit|H_Cont [9]))

	.dataa(vcc),
	.datab(\VGA_unit|LessThan0~1_combout ),
	.datac(\VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|H_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan0~2 .lut_mask = 16'h3000;
defparam \VGA_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N9
cycloneii_lcell_ff \VGA_unit|H_Cont[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [0]));

// Location: LCCOMB_X20_Y15_N12
cycloneii_lcell_comb \VGA_unit|H_Cont[2]~14 (
// Equation(s):
// \VGA_unit|H_Cont[2]~14_combout  = (\VGA_unit|H_Cont [2] & (\VGA_unit|H_Cont[1]~13  $ (GND))) # (!\VGA_unit|H_Cont [2] & (!\VGA_unit|H_Cont[1]~13  & VCC))
// \VGA_unit|H_Cont[2]~15  = CARRY((\VGA_unit|H_Cont [2] & !\VGA_unit|H_Cont[1]~13 ))

	.dataa(\VGA_unit|H_Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|H_Cont[1]~13 ),
	.combout(\VGA_unit|H_Cont[2]~14_combout ),
	.cout(\VGA_unit|H_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|H_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_unit|H_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y15_N15
cycloneii_lcell_ff \VGA_unit|H_Cont[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [3]));

// Location: LCFF_X20_Y15_N13
cycloneii_lcell_ff \VGA_unit|H_Cont[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|H_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|H_Cont [2]));

// Location: LCCOMB_X20_Y15_N28
cycloneii_lcell_comb \VGA_unit|oVGA_V_SYNC~1 (
// Equation(s):
// \VGA_unit|oVGA_V_SYNC~1_combout  = (!\VGA_unit|H_Cont [3] & (!\VGA_unit|H_Cont [0] & !\VGA_unit|H_Cont [2]))

	.dataa(vcc),
	.datab(\VGA_unit|H_Cont [3]),
	.datac(\VGA_unit|H_Cont [0]),
	.datad(\VGA_unit|H_Cont [2]),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_V_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_V_SYNC~1 .lut_mask = 16'h0003;
defparam \VGA_unit|oVGA_V_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneii_lcell_comb \VGA_unit|oVGA_V_SYNC~0 (
// Equation(s):
// \VGA_unit|oVGA_V_SYNC~0_combout  = (!\VGA_unit|H_Cont [1] & (!\VGA_unit|H_Cont [8] & (!\VGA_unit|H_Cont [4] & !\VGA_unit|H_Cont [9])))

	.dataa(\VGA_unit|H_Cont [1]),
	.datab(\VGA_unit|H_Cont [8]),
	.datac(\VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|H_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_V_SYNC~0 .lut_mask = 16'h0001;
defparam \VGA_unit|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneii_lcell_comb \VGA_unit|oVGA_V_SYNC~2 (
// Equation(s):
// \VGA_unit|oVGA_V_SYNC~2_combout  = (\VGA_unit|LessThan0~0_combout  & (\VGA_unit|oVGA_V_SYNC~1_combout  & (\VGA_unit|counter_enable~regout  & \VGA_unit|oVGA_V_SYNC~0_combout )))

	.dataa(\VGA_unit|LessThan0~0_combout ),
	.datab(\VGA_unit|oVGA_V_SYNC~1_combout ),
	.datac(\VGA_unit|counter_enable~regout ),
	.datad(\VGA_unit|oVGA_V_SYNC~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_V_SYNC~2 .lut_mask = 16'h8000;
defparam \VGA_unit|oVGA_V_SYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N15
cycloneii_lcell_ff \VGA_unit|V_Cont[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [5]));

// Location: LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \VGA_unit|V_Cont[6]~22 (
// Equation(s):
// \VGA_unit|V_Cont[6]~22_combout  = (\VGA_unit|V_Cont [6] & (\VGA_unit|V_Cont[5]~21  $ (GND))) # (!\VGA_unit|V_Cont [6] & (!\VGA_unit|V_Cont[5]~21  & VCC))
// \VGA_unit|V_Cont[6]~23  = CARRY((\VGA_unit|V_Cont [6] & !\VGA_unit|V_Cont[5]~21 ))

	.dataa(\VGA_unit|V_Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|V_Cont[5]~21 ),
	.combout(\VGA_unit|V_Cont[6]~22_combout ),
	.cout(\VGA_unit|V_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|V_Cont[6]~22 .lut_mask = 16'hA50A;
defparam \VGA_unit|V_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \VGA_unit|V_Cont[7]~24 (
// Equation(s):
// \VGA_unit|V_Cont[7]~24_combout  = (\VGA_unit|V_Cont [7] & (!\VGA_unit|V_Cont[6]~23 )) # (!\VGA_unit|V_Cont [7] & ((\VGA_unit|V_Cont[6]~23 ) # (GND)))
// \VGA_unit|V_Cont[7]~25  = CARRY((!\VGA_unit|V_Cont[6]~23 ) # (!\VGA_unit|V_Cont [7]))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|V_Cont[6]~23 ),
	.combout(\VGA_unit|V_Cont[7]~24_combout ),
	.cout(\VGA_unit|V_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|V_Cont[7]~24 .lut_mask = 16'h3C3F;
defparam \VGA_unit|V_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y15_N19
cycloneii_lcell_ff \VGA_unit|V_Cont[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [7]));

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \VGA_unit|V_Cont[8]~26 (
// Equation(s):
// \VGA_unit|V_Cont[8]~26_combout  = (\VGA_unit|V_Cont [8] & (\VGA_unit|V_Cont[7]~25  $ (GND))) # (!\VGA_unit|V_Cont [8] & (!\VGA_unit|V_Cont[7]~25  & VCC))
// \VGA_unit|V_Cont[8]~27  = CARRY((\VGA_unit|V_Cont [8] & !\VGA_unit|V_Cont[7]~25 ))

	.dataa(\VGA_unit|V_Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|V_Cont[7]~25 ),
	.combout(\VGA_unit|V_Cont[8]~26_combout ),
	.cout(\VGA_unit|V_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|V_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \VGA_unit|V_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y15_N21
cycloneii_lcell_ff \VGA_unit|V_Cont[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [8]));

// Location: LCFF_X22_Y15_N13
cycloneii_lcell_ff \VGA_unit|V_Cont[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [4]));

// Location: LCCOMB_X21_Y15_N26
cycloneii_lcell_comb \VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|LessThan2~0_combout  = (!\VGA_unit|V_Cont [6] & (!\VGA_unit|V_Cont [8] & (!\VGA_unit|V_Cont [4] & !\VGA_unit|V_Cont [7])))

	.dataa(\VGA_unit|V_Cont [6]),
	.datab(\VGA_unit|V_Cont [8]),
	.datac(\VGA_unit|V_Cont [4]),
	.datad(\VGA_unit|V_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~0 .lut_mask = 16'h0001;
defparam \VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneii_lcell_comb \VGA_unit|V_Cont[9]~28 (
// Equation(s):
// \VGA_unit|V_Cont[9]~28_combout  = \VGA_unit|V_Cont[8]~27  $ (\VGA_unit|V_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|V_Cont[8]~27 ),
	.combout(\VGA_unit|V_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|V_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \VGA_unit|V_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y15_N23
cycloneii_lcell_ff \VGA_unit|V_Cont[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [9]));

// Location: LCCOMB_X21_Y15_N14
cycloneii_lcell_comb \VGA_unit|LessThan2~2 (
// Equation(s):
// \VGA_unit|LessThan2~2_combout  = (\VGA_unit|V_Cont [9] & (((\VGA_unit|V_Cont [5]) # (!\VGA_unit|LessThan2~0_combout )) # (!\VGA_unit|LessThan2~1_combout )))

	.dataa(\VGA_unit|LessThan2~1_combout ),
	.datab(\VGA_unit|LessThan2~0_combout ),
	.datac(\VGA_unit|V_Cont [5]),
	.datad(\VGA_unit|V_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~2 .lut_mask = 16'hF700;
defparam \VGA_unit|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N5
cycloneii_lcell_ff \VGA_unit|V_Cont[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [0]));

// Location: LCCOMB_X22_Y15_N6
cycloneii_lcell_comb \VGA_unit|V_Cont[1]~12 (
// Equation(s):
// \VGA_unit|V_Cont[1]~12_combout  = (\VGA_unit|V_Cont [1] & (!\VGA_unit|V_Cont[0]~11 )) # (!\VGA_unit|V_Cont [1] & ((\VGA_unit|V_Cont[0]~11 ) # (GND)))
// \VGA_unit|V_Cont[1]~13  = CARRY((!\VGA_unit|V_Cont[0]~11 ) # (!\VGA_unit|V_Cont [1]))

	.dataa(\VGA_unit|V_Cont [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|V_Cont[0]~11 ),
	.combout(\VGA_unit|V_Cont[1]~12_combout ),
	.cout(\VGA_unit|V_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|V_Cont[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_unit|V_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \VGA_unit|V_Cont[2]~14 (
// Equation(s):
// \VGA_unit|V_Cont[2]~14_combout  = (\VGA_unit|V_Cont [2] & (\VGA_unit|V_Cont[1]~13  $ (GND))) # (!\VGA_unit|V_Cont [2] & (!\VGA_unit|V_Cont[1]~13  & VCC))
// \VGA_unit|V_Cont[2]~15  = CARRY((\VGA_unit|V_Cont [2] & !\VGA_unit|V_Cont[1]~13 ))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|V_Cont[1]~13 ),
	.combout(\VGA_unit|V_Cont[2]~14_combout ),
	.cout(\VGA_unit|V_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|V_Cont[2]~14 .lut_mask = 16'hC30C;
defparam \VGA_unit|V_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y15_N9
cycloneii_lcell_ff \VGA_unit|V_Cont[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [2]));

// Location: LCFF_X22_Y15_N11
cycloneii_lcell_ff \VGA_unit|V_Cont[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [3]));

// Location: LCFF_X22_Y15_N7
cycloneii_lcell_ff \VGA_unit|V_Cont[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [1]));

// Location: LCCOMB_X18_Y15_N16
cycloneii_lcell_comb \VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|Add1~4_combout  = (\VGA_unit|V_Cont [2] & ((GND) # (!\VGA_unit|Add1~3 ))) # (!\VGA_unit|V_Cont [2] & (\VGA_unit|Add1~3  $ (GND)))
// \VGA_unit|Add1~5  = CARRY((\VGA_unit|V_Cont [2]) # (!\VGA_unit|Add1~3 ))

	.dataa(\VGA_unit|V_Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~3 ),
	.combout(\VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|Add1~4 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneii_lcell_comb \VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|Add1~6_combout  = (\VGA_unit|V_Cont [3] & (\VGA_unit|Add1~5  & VCC)) # (!\VGA_unit|V_Cont [3] & (!\VGA_unit|Add1~5 ))
// \VGA_unit|Add1~7  = CARRY((!\VGA_unit|V_Cont [3] & !\VGA_unit|Add1~5 ))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~5 ),
	.combout(\VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|Add1~6 .lut_mask = 16'hC303;
defparam \VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneii_lcell_comb \VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|Add1~8_combout  = (\VGA_unit|V_Cont [4] & ((GND) # (!\VGA_unit|Add1~7 ))) # (!\VGA_unit|V_Cont [4] & (\VGA_unit|Add1~7  $ (GND)))
// \VGA_unit|Add1~9  = CARRY((\VGA_unit|V_Cont [4]) # (!\VGA_unit|Add1~7 ))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~7 ),
	.combout(\VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|Add1~8 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneii_lcell_comb \VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|Add1~10_combout  = (\VGA_unit|V_Cont [5] & (!\VGA_unit|Add1~9 )) # (!\VGA_unit|V_Cont [5] & ((\VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|Add1~11  = CARRY((!\VGA_unit|Add1~9 ) # (!\VGA_unit|V_Cont [5]))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~9 ),
	.combout(\VGA_unit|Add1~10_combout ),
	.cout(\VGA_unit|Add1~11 ));
// synopsys translate_off
defparam \VGA_unit|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneii_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (\VGA_unit|Add1~12_combout  & (\VGA_unit|Add1~6_combout  & (\VGA_unit|Add1~8_combout  & \VGA_unit|Add1~10_combout )))

	.dataa(\VGA_unit|Add1~12_combout ),
	.datab(\VGA_unit|Add1~6_combout ),
	.datac(\VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|Add1~10_combout ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h8000;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneii_lcell_comb \state~27 (
// Equation(s):
// \state~27_combout  = (\VGA_unit|Add1~12_combout  & (\VGA_unit|Add1~10_combout  & ((\VGA_unit|Add1~6_combout ) # (\VGA_unit|Add1~8_combout ))))

	.dataa(\VGA_unit|Add1~12_combout ),
	.datab(\VGA_unit|Add1~6_combout ),
	.datac(\VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|Add1~10_combout ),
	.cin(gnd),
	.combout(\state~27_combout ),
	.cout());
// synopsys translate_off
defparam \state~27 .lut_mask = 16'hA800;
defparam \state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N17
cycloneii_lcell_ff \VGA_unit|V_Cont[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|V_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|V_Cont [6]));

// Location: LCCOMB_X18_Y15_N26
cycloneii_lcell_comb \VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|Add1~14_combout  = (\VGA_unit|V_Cont [7] & (\VGA_unit|Add1~13  & VCC)) # (!\VGA_unit|V_Cont [7] & (!\VGA_unit|Add1~13 ))
// \VGA_unit|Add1~15  = CARRY((!\VGA_unit|V_Cont [7] & !\VGA_unit|Add1~13 ))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~13 ),
	.combout(\VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|Add1~14 .lut_mask = 16'hC303;
defparam \VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneii_lcell_comb \VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|Add1~16_combout  = (\VGA_unit|V_Cont [8] & ((GND) # (!\VGA_unit|Add1~15 ))) # (!\VGA_unit|V_Cont [8] & (\VGA_unit|Add1~15  $ (GND)))
// \VGA_unit|Add1~17  = CARRY((\VGA_unit|V_Cont [8]) # (!\VGA_unit|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA_unit|V_Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~15 ),
	.combout(\VGA_unit|Add1~16_combout ),
	.cout(\VGA_unit|Add1~17 ));
// synopsys translate_off
defparam \VGA_unit|Add1~16 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneii_lcell_comb \state~28 (
// Equation(s):
// \state~28_combout  = (\VGA_unit|Add1~16_combout  & (((\state~27_combout )))) # (!\VGA_unit|Add1~16_combout  & (!\VGA_unit|Add1~14_combout  & (!\Equal5~0_combout )))

	.dataa(\VGA_unit|Add1~14_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\state~27_combout ),
	.datad(\VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\state~28_combout ),
	.cout());
// synopsys translate_off
defparam \state~28 .lut_mask = 16'hF011;
defparam \state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneii_lcell_comb \state~34 (
// Equation(s):
// \state~34_combout  = (!\state~19_regout  & ((\state~20_regout  & ((\state~21_regout ) # (!\state~22_regout ))) # (!\state~20_regout  & ((\state~22_regout )))))

	.dataa(\state~19_regout ),
	.datab(\state~20_regout ),
	.datac(\state~21_regout ),
	.datad(\state~22_regout ),
	.cin(gnd),
	.combout(\state~34_combout ),
	.cout());
// synopsys translate_off
defparam \state~34 .lut_mask = 16'h5144;
defparam \state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneii_lcell_comb \VGA_unit|Add1~18 (
// Equation(s):
// \VGA_unit|Add1~18_combout  = \VGA_unit|Add1~17  $ (!\VGA_unit|V_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|Add1~17 ),
	.combout(\VGA_unit|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~18 .lut_mask = 16'hF00F;
defparam \VGA_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneii_lcell_comb \state.S_WAIT_NEW_PIXEL_ROW~0 (
// Equation(s):
// \state.S_WAIT_NEW_PIXEL_ROW~0_combout  = ((\state~21_regout ) # ((\state~19_regout ) # (!\state~22_regout ))) # (!\state~20_regout )

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.S_WAIT_NEW_PIXEL_ROW~0 .lut_mask = 16'hFFDF;
defparam \state.S_WAIT_NEW_PIXEL_ROW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneii_lcell_comb \state~35 (
// Equation(s):
// \state~35_combout  = (!\VGA_unit|Add1~18_combout  & (!\state.S_WAIT_NEW_PIXEL_ROW~0_combout  & ((!\VGA_unit|Add1~14_combout ) # (!\VGA_unit|Add1~16_combout ))))

	.dataa(\VGA_unit|Add1~16_combout ),
	.datab(\VGA_unit|Add1~14_combout ),
	.datac(\VGA_unit|Add1~18_combout ),
	.datad(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\state~35_combout ),
	.cout());
// synopsys translate_off
defparam \state~35 .lut_mask = 16'h0007;
defparam \state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneii_lcell_comb \state~36 (
// Equation(s):
// \state~36_combout  = (\state~34_combout ) # ((!\Equal4~3_combout  & (!\state~28_combout  & \state~35_combout )))

	.dataa(\Equal4~3_combout ),
	.datab(\state~28_combout ),
	.datac(\state~34_combout ),
	.datad(\state~35_combout ),
	.cin(gnd),
	.combout(\state~36_combout ),
	.cout());
// synopsys translate_off
defparam \state~36 .lut_mask = 16'hF1F0;
defparam \state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneii_lcell_comb \state.S_FILL_SRAM_2~0 (
// Equation(s):
// \state.S_FILL_SRAM_2~0_combout  = (\state~21_regout  & (!\state~22_regout  & \state~19_regout ))

	.dataa(\state~21_regout ),
	.datab(vcc),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\state.S_FILL_SRAM_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.S_FILL_SRAM_2~0 .lut_mask = 16'h0A00;
defparam \state.S_FILL_SRAM_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneii_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\state.S_FILL_SRAM_2~0_combout  & (((!\always0~5_combout ) # (!\always0~2_combout )) # (!rect_height_count[0])))

	.dataa(rect_height_count[0]),
	.datab(\always0~2_combout ),
	.datac(\state.S_FILL_SRAM_2~0_combout ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'h70F0;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneii_lcell_comb \state~37 (
// Equation(s):
// \state~37_combout  = (\state~36_combout ) # ((\Selector11~1_combout ) # ((\Selector30~0_combout  & \Selector11~0_combout )))

	.dataa(\Selector30~0_combout ),
	.datab(\Selector11~0_combout ),
	.datac(\state~36_combout ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\state~37_combout ),
	.cout());
// synopsys translate_off
defparam \state~37 .lut_mask = 16'hFFF8;
defparam \state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N17
cycloneii_lcell_ff \state~19 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\state~37_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state~19_regout ));

// Location: LCCOMB_X19_Y15_N28
cycloneii_lcell_comb \state~41 (
// Equation(s):
// \state~41_combout  = (\state~22_regout  & ((\state~19_regout  $ (\state~20_regout )))) # (!\state~22_regout  & (((!\state~20_regout ) # (!\state~19_regout )) # (!\state~31_combout )))

	.dataa(\state~31_combout ),
	.datab(\state~22_regout ),
	.datac(\state~19_regout ),
	.datad(\state~20_regout ),
	.cin(gnd),
	.combout(\state~41_combout ),
	.cout());
// synopsys translate_off
defparam \state~41 .lut_mask = 16'h1FF3;
defparam \state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneii_lcell_comb \state~42 (
// Equation(s):
// \state~42_combout  = (!\Selector14~0_combout  & ((\state~41_combout ) # (\state~21_regout  $ (\state~22_regout ))))

	.dataa(\state~21_regout ),
	.datab(\state~41_combout ),
	.datac(\state~22_regout ),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\state~42_combout ),
	.cout());
// synopsys translate_off
defparam \state~42 .lut_mask = 16'h00DE;
defparam \state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneii_lcell_comb \state~29 (
// Equation(s):
// \state~29_combout  = (\state~19_regout  & (!\state~20_regout  & ((!\state~22_regout ) # (!\state~21_regout )))) # (!\state~19_regout  & (\state~21_regout  & ((\state~20_regout ))))

	.dataa(\state~21_regout ),
	.datab(\state~22_regout ),
	.datac(\state~19_regout ),
	.datad(\state~20_regout ),
	.cin(gnd),
	.combout(\state~29_combout ),
	.cout());
// synopsys translate_off
defparam \state~29 .lut_mask = 16'h0A70;
defparam \state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneii_lcell_comb \state~32 (
// Equation(s):
// \state~32_combout  = (\state~29_combout ) # (!\state~42_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state~42_combout ),
	.datad(\state~29_combout ),
	.cin(gnd),
	.combout(\state~32_combout ),
	.cout());
// synopsys translate_off
defparam \state~32 .lut_mask = 16'hFF0F;
defparam \state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N13
cycloneii_lcell_ff \state~21 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\state~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state~21_regout ));

// Location: LCCOMB_X19_Y13_N26
cycloneii_lcell_comb \state.S_FILL_SRAM_1~0 (
// Equation(s):
// \state.S_FILL_SRAM_1~0_combout  = (!\state~22_regout  & \state~21_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state~22_regout ),
	.datad(\state~21_regout ),
	.cin(gnd),
	.combout(\state.S_FILL_SRAM_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.S_FILL_SRAM_1~0 .lut_mask = 16'h0F00;
defparam \state.S_FILL_SRAM_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneii_lcell_comb \rect_width_count[4]~0 (
// Equation(s):
// \rect_width_count[4]~0_combout  = (\state.S_FILL_SRAM_1~0_combout  & (!\Selector14~0_combout  & ((\state~19_regout ) # (\state~20_regout ))))

	.dataa(\state~19_regout ),
	.datab(\state~20_regout ),
	.datac(\state.S_FILL_SRAM_1~0_combout ),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\rect_width_count[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rect_width_count[4]~0 .lut_mask = 16'h00E0;
defparam \rect_width_count[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N5
cycloneii_lcell_ff \rect_width_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Add2~13_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rect_width_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_width_count[1]));

// Location: LCCOMB_X18_Y16_N24
cycloneii_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (rect_width_count[2] & (\Add2~3  $ (GND))) # (!rect_width_count[2] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((rect_width_count[2] & !\Add2~3 ))

	.dataa(vcc),
	.datab(rect_width_count[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hC30C;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneii_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (\Add2~4_combout  & !\rect_col_count[2]~0_combout )

	.dataa(vcc),
	.datab(\Add2~4_combout ),
	.datac(vcc),
	.datad(\rect_col_count[2]~0_combout ),
	.cin(gnd),
	.combout(\Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h00CC;
defparam \Add2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N19
cycloneii_lcell_ff \rect_width_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Add2~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rect_width_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_width_count[2]));

// Location: LCCOMB_X18_Y16_N28
cycloneii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (rect_width_count[4] & (\Add2~7  $ (GND))) # (!rect_width_count[4] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((rect_width_count[4] & !\Add2~7 ))

	.dataa(vcc),
	.datab(rect_width_count[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hC30C;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneii_lcell_comb \rect_width_count[4]~1 (
// Equation(s):
// \rect_width_count[4]~1_combout  = (\rect_width_count[4]~0_combout  & (!\rect_col_count[2]~0_combout  & (\Add2~8_combout ))) # (!\rect_width_count[4]~0_combout  & (((rect_width_count[4]))))

	.dataa(\rect_col_count[2]~0_combout ),
	.datab(\Add2~8_combout ),
	.datac(rect_width_count[4]),
	.datad(\rect_width_count[4]~0_combout ),
	.cin(gnd),
	.combout(\rect_width_count[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rect_width_count[4]~1 .lut_mask = 16'h44F0;
defparam \rect_width_count[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N3
cycloneii_lcell_ff \rect_width_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_width_count[4]~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_width_count[4]));

// Location: LCCOMB_X18_Y16_N30
cycloneii_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = rect_width_count[5] $ (\Add2~9 )

	.dataa(vcc),
	.datab(rect_width_count[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h3C3C;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneii_lcell_comb \rect_width_count[5]~3 (
// Equation(s):
// \rect_width_count[5]~3_combout  = (\rect_width_count[4]~0_combout  & (!\rect_col_count[2]~0_combout  & (\Add2~10_combout ))) # (!\rect_width_count[4]~0_combout  & (((rect_width_count[5]))))

	.dataa(\rect_col_count[2]~0_combout ),
	.datab(\Add2~10_combout ),
	.datac(rect_width_count[5]),
	.datad(\rect_width_count[4]~0_combout ),
	.cin(gnd),
	.combout(\rect_width_count[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rect_width_count[5]~3 .lut_mask = 16'h44F0;
defparam \rect_width_count[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N9
cycloneii_lcell_ff \rect_width_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_width_count[5]~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_width_count[5]));

// Location: LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \rect_col_count[2]~0 (
// Equation(s):
// \rect_col_count[2]~0_combout  = (rect_width_count[5] & (\state.S_FILL_SRAM_2~0_combout  & ((\always0~3_combout ) # (!\always0~1_combout ))))

	.dataa(\always0~1_combout ),
	.datab(rect_width_count[5]),
	.datac(\always0~3_combout ),
	.datad(\state.S_FILL_SRAM_2~0_combout ),
	.cin(gnd),
	.combout(\rect_col_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rect_col_count[2]~0 .lut_mask = 16'hC400;
defparam \rect_col_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\Add2~0_combout  & !\rect_col_count[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~0_combout ),
	.datad(\rect_col_count[2]~0_combout ),
	.cin(gnd),
	.combout(\Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h00F0;
defparam \Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N15
cycloneii_lcell_ff \rect_width_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Add2~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rect_width_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_width_count[0]));

// Location: LCCOMB_X18_Y16_N16
cycloneii_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (rect_width_count[0] & (rect_width_count[1] & rect_width_count[2]))

	.dataa(vcc),
	.datab(rect_width_count[0]),
	.datac(rect_width_count[1]),
	.datad(rect_width_count[2]),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'hC000;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneii_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (rect_width_count[5] & (\always0~3_combout  & (!rect_height_count[1] & \always0~4_combout )))

	.dataa(rect_width_count[5]),
	.datab(\always0~3_combout ),
	.datac(rect_height_count[1]),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h0800;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneii_lcell_comb \rect_col_count[2]~1 (
// Equation(s):
// \rect_col_count[2]~1_combout  = (\rect_col_count[2]~0_combout  & (((!\always0~5_combout ) # (!rect_height_count[0])) # (!\always0~2_combout )))

	.dataa(\rect_col_count[2]~0_combout ),
	.datab(\always0~2_combout ),
	.datac(rect_height_count[0]),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\rect_col_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rect_col_count[2]~1 .lut_mask = 16'h2AAA;
defparam \rect_col_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneii_lcell_comb \rect_row_count[2]~0 (
// Equation(s):
// \rect_row_count[2]~0_combout  = (\always0~6_combout  & (\rect_col_count[2]~1_combout  & (!\LessThan2~0_combout  & \always0~4_combout )))

	.dataa(\always0~6_combout ),
	.datab(\rect_col_count[2]~1_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\rect_row_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rect_row_count[2]~0 .lut_mask = 16'h0800;
defparam \rect_row_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneii_lcell_comb \rect_row_count[0]~3 (
// Equation(s):
// \rect_row_count[0]~3_combout  = rect_row_count[0] $ (\rect_row_count[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(rect_row_count[0]),
	.datad(\rect_row_count[2]~0_combout ),
	.cin(gnd),
	.combout(\rect_row_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rect_row_count[0]~3 .lut_mask = 16'h0FF0;
defparam \rect_row_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N23
cycloneii_lcell_ff \rect_row_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_row_count[0]~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_row_count[0]));

// Location: LCCOMB_X21_Y16_N6
cycloneii_lcell_comb \rect_row_count[1]~2 (
// Equation(s):
// \rect_row_count[1]~2_combout  = rect_row_count[1] $ (((\rect_row_count[2]~0_combout  & rect_row_count[0])))

	.dataa(\rect_row_count[2]~0_combout ),
	.datab(vcc),
	.datac(rect_row_count[1]),
	.datad(rect_row_count[0]),
	.cin(gnd),
	.combout(\rect_row_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rect_row_count[1]~2 .lut_mask = 16'h5AF0;
defparam \rect_row_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N7
cycloneii_lcell_ff \rect_row_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\rect_row_count[1]~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rect_row_count[1]));

// Location: LCCOMB_X18_Y16_N6
cycloneii_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (!rect_width_count[3] & !rect_width_count[4])

	.dataa(rect_width_count[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(rect_width_count[4]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h0055;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\always0~0_combout  & (rect_row_count[1] & (\always0~1_combout  & rect_row_count[0])))

	.dataa(\always0~0_combout ),
	.datab(rect_row_count[1]),
	.datac(\always0~1_combout ),
	.datad(rect_row_count[0]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h8000;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneii_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (rect_height_count[0] & (\always0~2_combout  & (\state.S_FILL_SRAM_2~0_combout  & \always0~5_combout )))

	.dataa(rect_height_count[0]),
	.datab(\always0~2_combout ),
	.datac(\state.S_FILL_SRAM_2~0_combout ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'h8000;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneii_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (!\state~19_regout  & (!\state~20_regout  & (!\state~21_regout  & !\state~22_regout )))

	.dataa(\state~19_regout ),
	.datab(\state~20_regout ),
	.datac(\state~21_regout ),
	.datad(\state~22_regout ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'h0001;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneii_lcell_comb \state~39 (
// Equation(s):
// \state~39_combout  = (!\state~33_combout  & (!\Selector14~0_combout  & (!\Selector30~0_combout  & !\Selector11~1_combout )))

	.dataa(\state~33_combout ),
	.datab(\Selector14~0_combout ),
	.datac(\Selector30~0_combout ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\state~39_combout ),
	.cout());
// synopsys translate_off
defparam \state~39 .lut_mask = 16'h0001;
defparam \state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N17
cycloneii_lcell_ff \state~22 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\state~39_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state~22_regout ));

// Location: LCCOMB_X19_Y15_N2
cycloneii_lcell_comb \state~38 (
// Equation(s):
// \state~38_combout  = (!\state~21_regout  & (\state~22_regout  & (\state~19_regout  $ (!\state~20_regout ))))

	.dataa(\state~21_regout ),
	.datab(\state~22_regout ),
	.datac(\state~19_regout ),
	.datad(\state~20_regout ),
	.cin(gnd),
	.combout(\state~38_combout ),
	.cout());
// synopsys translate_off
defparam \state~38 .lut_mask = 16'h4004;
defparam \state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneii_lcell_comb \state~40 (
// Equation(s):
// \state~40_combout  = (!\Selector11~1_combout  & (!\state~38_combout  & (\state~42_combout  & !\Selector30~0_combout )))

	.dataa(\Selector11~1_combout ),
	.datab(\state~38_combout ),
	.datac(\state~42_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\state~40_combout ),
	.cout());
// synopsys translate_off
defparam \state~40 .lut_mask = 16'h0010;
defparam \state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N23
cycloneii_lcell_ff \state~20 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\state~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state~20_regout ));

// Location: LCCOMB_X21_Y16_N14
cycloneii_lcell_comb \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = (\state~22_regout ) # ((\state~20_regout  & (!\state~21_regout )) # (!\state~20_regout  & ((!\state~19_regout ))))

	.dataa(\state~21_regout ),
	.datab(\state~20_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~2 .lut_mask = 16'hF4F7;
defparam \Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (!\state~19_regout  & (\state.S_FILL_SRAM_1~0_combout  & (\state~20_regout  & \color[1]~2_combout )))

	.dataa(\state~19_regout ),
	.datab(\state.S_FILL_SRAM_1~0_combout ),
	.datac(\state~20_regout ),
	.datad(\color[1]~2_combout ),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'h4000;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \Selector49~3 (
// Equation(s):
// \Selector49~3_combout  = (\Selector49~1_combout ) # ((\Selector49~0_combout ) # ((\Selector49~2_combout  & SRAM_write_data[0])))

	.dataa(\Selector49~1_combout ),
	.datab(\Selector49~2_combout ),
	.datac(SRAM_write_data[0]),
	.datad(\Selector49~0_combout ),
	.cin(gnd),
	.combout(\Selector49~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~3 .lut_mask = 16'hFFEA;
defparam \Selector49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N25
cycloneii_lcell_ff \SRAM_write_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector49~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_write_data[0]));

// Location: LCCOMB_X16_Y1_N8
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[0]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[0]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[0]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [0]));

// Location: LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\state.S_FILL_SRAM_0~0_combout  & ((\state~20_regout ) # ((!\state.S_FILL_SRAM_1~0_combout )))) # (!\state.S_FILL_SRAM_0~0_combout  & (\SRAM_we_n~regout  & ((\state~20_regout ) # (!\state.S_FILL_SRAM_1~0_combout ))))

	.dataa(\state.S_FILL_SRAM_0~0_combout ),
	.datab(\state~20_regout ),
	.datac(\SRAM_we_n~regout ),
	.datad(\state.S_FILL_SRAM_1~0_combout ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hC8FA;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N9
cycloneii_lcell_ff SRAM_we_n(
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector33~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_we_n~regout ));

// Location: LCCOMB_X14_Y4_N10
cycloneii_lcell_comb \SRAM_unit|SRAM_WE_N_O~feeder (
// Equation(s):
// \SRAM_unit|SRAM_WE_N_O~feeder_combout  = \SRAM_we_n~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_we_n~regout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_WE_N_O~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_WE_N_O~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_WE_N_O~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_WE_N_O (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_WE_N_O~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_WE_N_O~regout ));

// Location: LCCOMB_X16_Y1_N2
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[1]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[1]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [1]));

// Location: LCCOMB_X16_Y1_N4
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[2]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[2]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [2]));

// Location: LCCOMB_X16_Y1_N6
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[3]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[3]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [3]));

// Location: LCCOMB_X16_Y1_N16
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[4]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[4]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [4]));

// Location: LCCOMB_X16_Y1_N10
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[5]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[5]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [5]));

// Location: LCCOMB_X16_Y1_N20
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[6]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[6]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [6]));

// Location: LCCOMB_X16_Y1_N14
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[7]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[7]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [7]));

// Location: LCCOMB_X16_Y1_N0
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[8]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[8]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[8]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N1
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [8]));

// Location: LCCOMB_X16_Y1_N26
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[9]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[9]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[9]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [9]));

// Location: LCCOMB_X16_Y1_N12
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[10]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[10]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[10]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [10]));

// Location: LCCOMB_X16_Y1_N30
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[11]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[11]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[11]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [11]));

// Location: LCCOMB_X16_Y1_N24
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[12]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[12]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[12]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [12]));

// Location: LCCOMB_X16_Y1_N18
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[13]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[13]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[13]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [13]));

// Location: LCCOMB_X16_Y1_N28
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[14]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[14]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[14]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [14]));

// Location: LCCOMB_X16_Y1_N22
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[15]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[15]~feeder_combout  = SRAM_write_data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_write_data[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[15]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [15]));

// Location: LCCOMB_X20_Y15_N4
cycloneii_lcell_comb \VGA_unit|LessThan1~0 (
// Equation(s):
// \VGA_unit|LessThan1~0_combout  = (!\VGA_unit|H_Cont [8] & (!\VGA_unit|H_Cont [9] & ((!\VGA_unit|H_Cont [5]) # (!\VGA_unit|H_Cont [6]))))

	.dataa(\VGA_unit|H_Cont [8]),
	.datab(\VGA_unit|H_Cont [9]),
	.datac(\VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan1~0 .lut_mask = 16'h0111;
defparam \VGA_unit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneii_lcell_comb \VGA_unit|LessThan1~1 (
// Equation(s):
// \VGA_unit|LessThan1~1_combout  = (\VGA_unit|H_Cont [7]) # (!\VGA_unit|LessThan1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|LessThan1~0_combout ),
	.datad(\VGA_unit|H_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan1~1 .lut_mask = 16'hFF0F;
defparam \VGA_unit|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N1
cycloneii_lcell_ff \VGA_unit|oVGA_H_SYNC (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|LessThan1~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_H_SYNC~regout ));

// Location: LCCOMB_X21_Y15_N30
cycloneii_lcell_comb \VGA_unit|LessThan6~1 (
// Equation(s):
// \VGA_unit|LessThan6~1_combout  = (\VGA_unit|LessThan6~0_combout  & (!\VGA_unit|V_Cont [5] & \VGA_unit|LessThan2~0_combout ))

	.dataa(\VGA_unit|LessThan6~0_combout ),
	.datab(vcc),
	.datac(\VGA_unit|V_Cont [5]),
	.datad(\VGA_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan6~1 .lut_mask = 16'h0A00;
defparam \VGA_unit|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneii_lcell_comb \VGA_unit|oVGA_V_SYNC~3 (
// Equation(s):
// \VGA_unit|oVGA_V_SYNC~3_combout  = (\VGA_unit|oVGA_V_SYNC~2_combout  & (((\VGA_unit|V_Cont [9])) # (!\VGA_unit|LessThan6~1_combout ))) # (!\VGA_unit|oVGA_V_SYNC~2_combout  & (((\VGA_unit|oVGA_V_SYNC~regout ))))

	.dataa(\VGA_unit|oVGA_V_SYNC~2_combout ),
	.datab(\VGA_unit|LessThan6~1_combout ),
	.datac(\VGA_unit|oVGA_V_SYNC~regout ),
	.datad(\VGA_unit|V_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_V_SYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_V_SYNC~3 .lut_mask = 16'hFA72;
defparam \VGA_unit|oVGA_V_SYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N25
cycloneii_lcell_ff \VGA_unit|oVGA_V_SYNC (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_V_SYNC~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_V_SYNC~regout ));

// Location: LCCOMB_X20_Y15_N2
cycloneii_lcell_comb \VGA_unit|oVGA_BLANK (
// Equation(s):
// \VGA_unit|oVGA_BLANK~combout  = (\VGA_unit|oVGA_H_SYNC~regout  & \VGA_unit|oVGA_V_SYNC~regout )

	.dataa(vcc),
	.datab(\VGA_unit|oVGA_H_SYNC~regout ),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_V_SYNC~regout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_BLANK .lut_mask = 16'hCC00;
defparam \VGA_unit|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneii_lcell_comb \VGA_unit|LessThan7~0 (
// Equation(s):
// \VGA_unit|LessThan7~0_combout  = ((!\VGA_unit|V_Cont [0] & \VGA_unit|LessThan6~1_combout )) # (!\VGA_unit|V_Cont [9])

	.dataa(\VGA_unit|V_Cont [0]),
	.datab(\VGA_unit|LessThan6~1_combout ),
	.datac(vcc),
	.datad(\VGA_unit|V_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan7~0 .lut_mask = 16'h44FF;
defparam \VGA_unit|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneii_lcell_comb \VGA_unit|oVGA_R~1 (
// Equation(s):
// \VGA_unit|oVGA_R~1_combout  = (\VGA_unit|H_Cont [8] & (((!\VGA_unit|oVGA_R~0_combout  & !\VGA_unit|H_Cont [7])) # (!\VGA_unit|H_Cont [9]))) # (!\VGA_unit|H_Cont [8] & ((\VGA_unit|H_Cont [9]) # ((\VGA_unit|oVGA_R~0_combout  & \VGA_unit|H_Cont [7]))))

	.dataa(\VGA_unit|oVGA_R~0_combout ),
	.datab(\VGA_unit|H_Cont [8]),
	.datac(\VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|H_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~1 .lut_mask = 16'h3E7C;
defparam \VGA_unit|oVGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneii_lcell_comb \VGA_unit|LessThan6~2 (
// Equation(s):
// \VGA_unit|LessThan6~2_combout  = ((\VGA_unit|LessThan6~0_combout  & (!\VGA_unit|V_Cont [4] & !\VGA_unit|V_Cont [0]))) # (!\VGA_unit|V_Cont [5])

	.dataa(\VGA_unit|LessThan6~0_combout ),
	.datab(\VGA_unit|V_Cont [5]),
	.datac(\VGA_unit|V_Cont [4]),
	.datad(\VGA_unit|V_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan6~2 .lut_mask = 16'h333B;
defparam \VGA_unit|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneii_lcell_comb \VGA_unit|oVGA_R~2 (
// Equation(s):
// \VGA_unit|oVGA_R~2_combout  = (\VGA_unit|LessThan7~0_combout  & (\VGA_unit|oVGA_R~1_combout  & ((!\VGA_unit|LessThan6~2_combout ) # (!\VGA_unit|LessThan6~3_combout ))))

	.dataa(\VGA_unit|LessThan6~3_combout ),
	.datab(\VGA_unit|LessThan7~0_combout ),
	.datac(\VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~2 .lut_mask = 16'h40C0;
defparam \VGA_unit|oVGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneii_lcell_comb \VGA_unit|oVGA_R~3 (
// Equation(s):
// \VGA_unit|oVGA_R~3_combout  = (VGA_red[2] & \VGA_unit|oVGA_R~2_combout )

	.dataa(VGA_red[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~3 .lut_mask = 16'hAA00;
defparam \VGA_unit|oVGA_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N19
cycloneii_lcell_ff \VGA_unit|oVGA_R[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_R~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_R [2]));

// Location: LCCOMB_X19_Y13_N2
cycloneii_lcell_comb \state.S_FETCH_PIXEL_DATA_0~0 (
// Equation(s):
// \state.S_FETCH_PIXEL_DATA_0~0_combout  = (!\state~20_regout  & (\state~21_regout  & (\state~22_regout  & !\state~19_regout )))

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.S_FETCH_PIXEL_DATA_0~0 .lut_mask = 16'h0040;
defparam \state.S_FETCH_PIXEL_DATA_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \state.S_FETCH_PIXEL_DATA_2~0 (
// Equation(s):
// \state.S_FETCH_PIXEL_DATA_2~0_combout  = (\state~20_regout  & (!\state~21_regout  & (!\state~22_regout  & !\state~19_regout )))

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.S_FETCH_PIXEL_DATA_2~0 .lut_mask = 16'h0002;
defparam \state.S_FETCH_PIXEL_DATA_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneii_lcell_comb \SRAM_unit|SRAM_read_data[1]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[1]~feeder_combout  = \SRAM_DATA_IO[1]~1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_DATA_IO[1]~1 ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_read_data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [1]));

// Location: LCCOMB_X19_Y16_N0
cycloneii_lcell_comb \SRAM_address~19 (
// Equation(s):
// \SRAM_address~19_combout  = (\state~19_regout  & (!\state~20_regout  & ((\state~21_regout ) # (\state~22_regout ))))

	.dataa(\state~19_regout ),
	.datab(\state~20_regout ),
	.datac(\state~21_regout ),
	.datad(\state~22_regout ),
	.cin(gnd),
	.combout(\SRAM_address~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address~19 .lut_mask = 16'h2220;
defparam \SRAM_address~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneii_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = (\WideOr16~0_combout  & (\SRAM_unit|SRAM_read_data [1] & ((\SRAM_address~19_combout )))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][1]~regout ) # ((\SRAM_unit|SRAM_read_data [1] & \SRAM_address~19_combout ))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\VGA_sram_data[2][1]~regout ),
	.datad(\SRAM_address~19_combout ),
	.cin(gnd),
	.combout(\Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~0 .lut_mask = 16'hDC50;
defparam \Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N11
cycloneii_lcell_ff \VGA_sram_data[2][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector70~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][1]~regout ));

// Location: LCCOMB_X19_Y14_N30
cycloneii_lcell_comb \red_buf[1]~feeder (
// Equation(s):
// \red_buf[1]~feeder_combout  = \VGA_sram_data[2][1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_sram_data[2][1]~regout ),
	.cin(gnd),
	.combout(\red_buf[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red_buf[1]~feeder .lut_mask = 16'hFF00;
defparam \red_buf[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneii_lcell_comb \red_buf[0]~0 (
// Equation(s):
// \red_buf[0]~0_combout  = (!\SWITCH_I~combout [17] & (\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked  & \state.S_FETCH_PIXEL_DATA_0~0_combout ))

	.dataa(vcc),
	.datab(\SWITCH_I~combout [17]),
	.datac(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.datad(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\red_buf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \red_buf[0]~0 .lut_mask = 16'h3000;
defparam \red_buf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N31
cycloneii_lcell_ff \red_buf[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\red_buf[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red_buf[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(red_buf[1]));

// Location: LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \Selector110~0 (
// Equation(s):
// \Selector110~0_combout  = (\VGA_sram_data[2][9]~regout  & ((\state.S_FETCH_PIXEL_DATA_0~0_combout ) # ((\state.S_FETCH_PIXEL_DATA_2~0_combout  & red_buf[1])))) # (!\VGA_sram_data[2][9]~regout  & (((\state.S_FETCH_PIXEL_DATA_2~0_combout  & red_buf[1]))))

	.dataa(\VGA_sram_data[2][9]~regout ),
	.datab(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(red_buf[1]),
	.cin(gnd),
	.combout(\Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector110~0 .lut_mask = 16'hF888;
defparam \Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneii_lcell_comb \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = (!\state~19_regout  & ((\state~20_regout  & (!\state~21_regout )) # (!\state~20_regout  & (\state~21_regout  & \state~22_regout ))))

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr19~0 .lut_mask = 16'h0062;
defparam \WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N9
cycloneii_lcell_ff \VGA_red[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector110~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_red[3]));

// Location: LCCOMB_X18_Y14_N0
cycloneii_lcell_comb \VGA_unit|oVGA_R~4 (
// Equation(s):
// \VGA_unit|oVGA_R~4_combout  = (\VGA_unit|oVGA_R~2_combout  & VGA_red[3])

	.dataa(\VGA_unit|oVGA_R~2_combout ),
	.datab(vcc),
	.datac(VGA_red[3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~4 .lut_mask = 16'hA0A0;
defparam \VGA_unit|oVGA_R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N1
cycloneii_lcell_ff \VGA_unit|oVGA_R[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_R~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_R [3]));

// Location: LCCOMB_X19_Y13_N28
cycloneii_lcell_comb \SRAM_unit|SRAM_read_data[10]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[10]~feeder_combout  = \SRAM_DATA_IO[10]~10 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_DATA_IO[10]~10 ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[10]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_read_data[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [10]));

// Location: LCCOMB_X19_Y14_N8
cycloneii_lcell_comb \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = (\WideOr16~0_combout  & (\SRAM_unit|SRAM_read_data [10] & ((\SRAM_address~19_combout )))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][10]~regout ) # ((\SRAM_unit|SRAM_read_data [10] & \SRAM_address~19_combout ))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_unit|SRAM_read_data [10]),
	.datac(\VGA_sram_data[2][10]~regout ),
	.datad(\SRAM_address~19_combout ),
	.cin(gnd),
	.combout(\Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector61~0 .lut_mask = 16'hDC50;
defparam \Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N9
cycloneii_lcell_ff \VGA_sram_data[2][10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector61~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][10]~regout ));

// Location: LCCOMB_X18_Y14_N18
cycloneii_lcell_comb \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = (red_buf[2] & ((\state.S_FETCH_PIXEL_DATA_2~0_combout ) # ((\VGA_sram_data[2][10]~regout  & \state.S_FETCH_PIXEL_DATA_0~0_combout )))) # (!red_buf[2] & (\VGA_sram_data[2][10]~regout  & ((\state.S_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(red_buf[2]),
	.datab(\VGA_sram_data[2][10]~regout ),
	.datac(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector109~0 .lut_mask = 16'hECA0;
defparam \Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N19
cycloneii_lcell_ff \VGA_red[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector109~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_red[4]));

// Location: LCCOMB_X18_Y14_N26
cycloneii_lcell_comb \VGA_unit|oVGA_R~5 (
// Equation(s):
// \VGA_unit|oVGA_R~5_combout  = (\VGA_unit|oVGA_R~2_combout  & VGA_red[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|oVGA_R~2_combout ),
	.datad(VGA_red[4]),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~5 .lut_mask = 16'hF000;
defparam \VGA_unit|oVGA_R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N27
cycloneii_lcell_ff \VGA_unit|oVGA_R[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_R~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_R [4]));

// Location: LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \VGA_unit|oVGA_R~6 (
// Equation(s):
// \VGA_unit|oVGA_R~6_combout  = (VGA_red[5] & \VGA_unit|oVGA_R~2_combout )

	.dataa(VGA_red[5]),
	.datab(vcc),
	.datac(\VGA_unit|oVGA_R~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~6 .lut_mask = 16'hA0A0;
defparam \VGA_unit|oVGA_R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N21
cycloneii_lcell_ff \VGA_unit|oVGA_R[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_R~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_R [5]));

// Location: LCCOMB_X18_Y14_N14
cycloneii_lcell_comb \VGA_unit|oVGA_R~7 (
// Equation(s):
// \VGA_unit|oVGA_R~7_combout  = (VGA_red[6] & \VGA_unit|oVGA_R~2_combout )

	.dataa(VGA_red[6]),
	.datab(vcc),
	.datac(\VGA_unit|oVGA_R~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~7 .lut_mask = 16'hA0A0;
defparam \VGA_unit|oVGA_R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N15
cycloneii_lcell_ff \VGA_unit|oVGA_R[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_R~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_R [6]));

// Location: LCFF_X20_Y13_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[13]~13 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [13]));

// Location: LCCOMB_X19_Y14_N2
cycloneii_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = (\WideOr16~0_combout  & (\SRAM_address~19_combout  & ((\SRAM_unit|SRAM_read_data [13])))) # (!\WideOr16~0_combout  & ((\VGA_sram_data[2][13]~regout ) # ((\SRAM_address~19_combout  & \SRAM_unit|SRAM_read_data [13]))))

	.dataa(\WideOr16~0_combout ),
	.datab(\SRAM_address~19_combout ),
	.datac(\VGA_sram_data[2][13]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = 16'hDC50;
defparam \Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N3
cycloneii_lcell_ff \VGA_sram_data[2][13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector58~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][13]~regout ));

// Location: LCCOMB_X18_Y14_N24
cycloneii_lcell_comb \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = (red_buf[5] & ((\state.S_FETCH_PIXEL_DATA_2~0_combout ) # ((\state.S_FETCH_PIXEL_DATA_0~0_combout  & \VGA_sram_data[2][13]~regout )))) # (!red_buf[5] & (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[2][13]~regout ))))

	.dataa(red_buf[5]),
	.datab(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_sram_data[2][13]~regout ),
	.cin(gnd),
	.combout(\Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector106~0 .lut_mask = 16'hECA0;
defparam \Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N25
cycloneii_lcell_ff \VGA_red[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector106~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_red[7]));

// Location: LCCOMB_X18_Y14_N16
cycloneii_lcell_comb \VGA_unit|oVGA_R~8 (
// Equation(s):
// \VGA_unit|oVGA_R~8_combout  = (\VGA_unit|oVGA_R~2_combout  & VGA_red[7])

	.dataa(\VGA_unit|oVGA_R~2_combout ),
	.datab(vcc),
	.datac(VGA_red[7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~8 .lut_mask = 16'hA0A0;
defparam \VGA_unit|oVGA_R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N17
cycloneii_lcell_ff \VGA_unit|oVGA_R[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_R~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_R [7]));

// Location: LCCOMB_X18_Y14_N2
cycloneii_lcell_comb \VGA_unit|oVGA_R~9 (
// Equation(s):
// \VGA_unit|oVGA_R~9_combout  = (VGA_red[8] & \VGA_unit|oVGA_R~2_combout )

	.dataa(VGA_red[8]),
	.datab(vcc),
	.datac(\VGA_unit|oVGA_R~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~9 .lut_mask = 16'hA0A0;
defparam \VGA_unit|oVGA_R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N3
cycloneii_lcell_ff \VGA_unit|oVGA_R[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_R~9_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_R [8]));

// Location: LCCOMB_X19_Y13_N0
cycloneii_lcell_comb \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = (!\state~20_regout  & ((\state~22_regout  & ((\state~19_regout ))) # (!\state~22_regout  & (\state~21_regout ))))

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr16~0 .lut_mask = 16'h5404;
defparam \WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneii_lcell_comb \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = (\SRAM_unit|SRAM_read_data [7] & ((\SRAM_address~19_combout ) # ((!\WideOr16~0_combout  & \VGA_sram_data[2][7]~regout )))) # (!\SRAM_unit|SRAM_read_data [7] & (!\WideOr16~0_combout  & (\VGA_sram_data[2][7]~regout )))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\WideOr16~0_combout ),
	.datac(\VGA_sram_data[2][7]~regout ),
	.datad(\SRAM_address~19_combout ),
	.cin(gnd),
	.combout(\Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector64~0 .lut_mask = 16'hBA30;
defparam \Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N31
cycloneii_lcell_ff \VGA_sram_data[2][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector64~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[2][7]~regout ));

// Location: LCCOMB_X18_Y13_N6
cycloneii_lcell_comb \red_buf[7]~feeder (
// Equation(s):
// \red_buf[7]~feeder_combout  = \VGA_sram_data[2][7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_sram_data[2][7]~regout ),
	.cin(gnd),
	.combout(\red_buf[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \red_buf[7]~feeder .lut_mask = 16'hFF00;
defparam \red_buf[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N7
cycloneii_lcell_ff \red_buf[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\red_buf[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\red_buf[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(red_buf[7]));

// Location: LCCOMB_X18_Y14_N28
cycloneii_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (\VGA_sram_data[2][15]~regout  & ((\state.S_FETCH_PIXEL_DATA_0~0_combout ) # ((\state.S_FETCH_PIXEL_DATA_2~0_combout  & red_buf[7])))) # (!\VGA_sram_data[2][15]~regout  & (((\state.S_FETCH_PIXEL_DATA_2~0_combout  & red_buf[7]))))

	.dataa(\VGA_sram_data[2][15]~regout ),
	.datab(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(red_buf[7]),
	.cin(gnd),
	.combout(\Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector104~0 .lut_mask = 16'hF888;
defparam \Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N29
cycloneii_lcell_ff \VGA_red[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector104~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_red[9]));

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \VGA_unit|oVGA_R~10 (
// Equation(s):
// \VGA_unit|oVGA_R~10_combout  = (VGA_red[9] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(VGA_red[9]),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_R~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_R~10 .lut_mask = 16'hCC00;
defparam \VGA_unit|oVGA_R~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N25
cycloneii_lcell_ff \VGA_unit|oVGA_R[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_R~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_R [9]));

// Location: LCCOMB_X19_Y13_N18
cycloneii_lcell_comb \VGA_sram_data~0 (
// Equation(s):
// \VGA_sram_data~0_combout  = ((\state~19_regout ) # (\state~21_regout  $ (\state~22_regout ))) # (!\state~20_regout )

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\VGA_sram_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sram_data~0 .lut_mask = 16'hFF7D;
defparam \VGA_sram_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneii_lcell_comb \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = (\state~20_regout  & (!\state~19_regout  & (\state~21_regout  $ (!\state~22_regout )))) # (!\state~20_regout  & (\state~21_regout  & (!\state~22_regout )))

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr17~0 .lut_mask = 16'h0486;
defparam \WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneii_lcell_comb \Selector87~0 (
// Equation(s):
// \Selector87~0_combout  = (\SRAM_unit|SRAM_read_data [0] & (((\VGA_sram_data[1][0]~regout  & !\WideOr17~0_combout )) # (!\VGA_sram_data~0_combout ))) # (!\SRAM_unit|SRAM_read_data [0] & (((\VGA_sram_data[1][0]~regout  & !\WideOr17~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][0]~regout ),
	.datad(\WideOr17~0_combout ),
	.cin(gnd),
	.combout(\Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector87~0 .lut_mask = 16'h22F2;
defparam \Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N27
cycloneii_lcell_ff \VGA_sram_data[1][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector87~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][0]~regout ));

// Location: LCFF_X19_Y13_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[8]~8 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [8]));

// Location: LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \Selector79~0 (
// Equation(s):
// \Selector79~0_combout  = (\WideOr17~0_combout  & (!\VGA_sram_data~0_combout  & ((\SRAM_unit|SRAM_read_data [8])))) # (!\WideOr17~0_combout  & ((\VGA_sram_data[1][8]~regout ) # ((!\VGA_sram_data~0_combout  & \SRAM_unit|SRAM_read_data [8]))))

	.dataa(\WideOr17~0_combout ),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][8]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector79~0 .lut_mask = 16'h7350;
defparam \Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N9
cycloneii_lcell_ff \VGA_sram_data[1][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector79~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][8]~regout ));

// Location: LCCOMB_X21_Y13_N16
cycloneii_lcell_comb \Selector119~0 (
// Equation(s):
// \Selector119~0_combout  = (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[1][8]~regout ) # ((\VGA_sram_data[1][0]~regout  & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\state.S_FETCH_PIXEL_DATA_0~0_combout  & (\VGA_sram_data[1][0]~regout  & 
// ((\state.S_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_sram_data[1][0]~regout ),
	.datac(\VGA_sram_data[1][8]~regout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector119~0 .lut_mask = 16'hECA0;
defparam \Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N17
cycloneii_lcell_ff \VGA_green[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector119~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_green[2]));

// Location: LCCOMB_X21_Y13_N0
cycloneii_lcell_comb \VGA_unit|oVGA_G~0 (
// Equation(s):
// \VGA_unit|oVGA_G~0_combout  = (VGA_green[2] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(VGA_green[2]),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_G~0 .lut_mask = 16'hF000;
defparam \VGA_unit|oVGA_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N1
cycloneii_lcell_ff \VGA_unit|oVGA_G[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_G~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_G [2]));

// Location: LCFF_X19_Y13_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[9]~9 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [9]));

// Location: LCCOMB_X20_Y13_N18
cycloneii_lcell_comb \Selector78~0 (
// Equation(s):
// \Selector78~0_combout  = (\WideOr17~0_combout  & (!\VGA_sram_data~0_combout  & ((\SRAM_unit|SRAM_read_data [9])))) # (!\WideOr17~0_combout  & ((\VGA_sram_data[1][9]~regout ) # ((!\VGA_sram_data~0_combout  & \SRAM_unit|SRAM_read_data [9]))))

	.dataa(\WideOr17~0_combout ),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][9]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector78~0 .lut_mask = 16'h7350;
defparam \Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N19
cycloneii_lcell_ff \VGA_sram_data[1][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector78~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][9]~regout ));

// Location: LCCOMB_X20_Y13_N12
cycloneii_lcell_comb \Selector86~0 (
// Equation(s):
// \Selector86~0_combout  = (\WideOr17~0_combout  & (!\VGA_sram_data~0_combout  & ((\SRAM_unit|SRAM_read_data [1])))) # (!\WideOr17~0_combout  & ((\VGA_sram_data[1][1]~regout ) # ((!\VGA_sram_data~0_combout  & \SRAM_unit|SRAM_read_data [1]))))

	.dataa(\WideOr17~0_combout ),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][1]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector86~0 .lut_mask = 16'h7350;
defparam \Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N13
cycloneii_lcell_ff \VGA_sram_data[1][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector86~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][1]~regout ));

// Location: LCCOMB_X21_Y13_N18
cycloneii_lcell_comb \Selector118~0 (
// Equation(s):
// \Selector118~0_combout  = (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[1][9]~regout ) # ((\VGA_sram_data[1][1]~regout  & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\state.S_FETCH_PIXEL_DATA_0~0_combout  & (((\VGA_sram_data[1][1]~regout  
// & \state.S_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_sram_data[1][9]~regout ),
	.datac(\VGA_sram_data[1][1]~regout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector118~0 .lut_mask = 16'hF888;
defparam \Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N19
cycloneii_lcell_ff \VGA_green[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector118~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_green[3]));

// Location: LCCOMB_X21_Y13_N10
cycloneii_lcell_comb \VGA_unit|oVGA_G~1 (
// Equation(s):
// \VGA_unit|oVGA_G~1_combout  = (VGA_green[3] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(VGA_green[3]),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_G~1 .lut_mask = 16'hCC00;
defparam \VGA_unit|oVGA_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N11
cycloneii_lcell_ff \VGA_unit|oVGA_G[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_G~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_G [3]));

// Location: LCCOMB_X20_Y13_N14
cycloneii_lcell_comb \Selector77~0 (
// Equation(s):
// \Selector77~0_combout  = (\SRAM_unit|SRAM_read_data [10] & (((\VGA_sram_data[1][10]~regout  & !\WideOr17~0_combout )) # (!\VGA_sram_data~0_combout ))) # (!\SRAM_unit|SRAM_read_data [10] & (((\VGA_sram_data[1][10]~regout  & !\WideOr17~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][10]~regout ),
	.datad(\WideOr17~0_combout ),
	.cin(gnd),
	.combout(\Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector77~0 .lut_mask = 16'h22F2;
defparam \Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N15
cycloneii_lcell_ff \VGA_sram_data[1][10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector77~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][10]~regout ));

// Location: LCFF_X20_Y13_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[2]~2 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [2]));

// Location: LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = (\WideOr17~0_combout  & (\SRAM_unit|SRAM_read_data [2] & ((!\VGA_sram_data~0_combout )))) # (!\WideOr17~0_combout  & ((\VGA_sram_data[1][2]~regout ) # ((\SRAM_unit|SRAM_read_data [2] & !\VGA_sram_data~0_combout ))))

	.dataa(\WideOr17~0_combout ),
	.datab(\SRAM_unit|SRAM_read_data [2]),
	.datac(\VGA_sram_data[1][2]~regout ),
	.datad(\VGA_sram_data~0_combout ),
	.cin(gnd),
	.combout(\Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector85~0 .lut_mask = 16'h50DC;
defparam \Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N1
cycloneii_lcell_ff \VGA_sram_data[1][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector85~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][2]~regout ));

// Location: LCCOMB_X21_Y13_N20
cycloneii_lcell_comb \Selector117~0 (
// Equation(s):
// \Selector117~0_combout  = (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[1][10]~regout ) # ((\VGA_sram_data[1][2]~regout  & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\state.S_FETCH_PIXEL_DATA_0~0_combout  & (((\VGA_sram_data[1][2]~regout  
// & \state.S_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_sram_data[1][10]~regout ),
	.datac(\VGA_sram_data[1][2]~regout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector117~0 .lut_mask = 16'hF888;
defparam \Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N21
cycloneii_lcell_ff \VGA_green[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector117~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_green[4]));

// Location: LCCOMB_X21_Y13_N4
cycloneii_lcell_comb \VGA_unit|oVGA_G~2 (
// Equation(s):
// \VGA_unit|oVGA_G~2_combout  = (VGA_green[4] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(VGA_green[4]),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_G~2 .lut_mask = 16'hF000;
defparam \VGA_unit|oVGA_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N5
cycloneii_lcell_ff \VGA_unit|oVGA_G[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_G~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_G [4]));

// Location: LCCOMB_X20_Y13_N2
cycloneii_lcell_comb \Selector76~0 (
// Equation(s):
// \Selector76~0_combout  = (\SRAM_unit|SRAM_read_data [11] & (((\VGA_sram_data[1][11]~regout  & !\WideOr17~0_combout )) # (!\VGA_sram_data~0_combout ))) # (!\SRAM_unit|SRAM_read_data [11] & (((\VGA_sram_data[1][11]~regout  & !\WideOr17~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [11]),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][11]~regout ),
	.datad(\WideOr17~0_combout ),
	.cin(gnd),
	.combout(\Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector76~0 .lut_mask = 16'h22F2;
defparam \Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N3
cycloneii_lcell_ff \VGA_sram_data[1][11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector76~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][11]~regout ));

// Location: LCCOMB_X20_Y13_N28
cycloneii_lcell_comb \Selector84~0 (
// Equation(s):
// \Selector84~0_combout  = (\SRAM_unit|SRAM_read_data [3] & (((\VGA_sram_data[1][3]~regout  & !\WideOr17~0_combout )) # (!\VGA_sram_data~0_combout ))) # (!\SRAM_unit|SRAM_read_data [3] & (((\VGA_sram_data[1][3]~regout  & !\WideOr17~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [3]),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][3]~regout ),
	.datad(\WideOr17~0_combout ),
	.cin(gnd),
	.combout(\Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector84~0 .lut_mask = 16'h22F2;
defparam \Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N29
cycloneii_lcell_ff \VGA_sram_data[1][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector84~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][3]~regout ));

// Location: LCCOMB_X21_Y13_N14
cycloneii_lcell_comb \Selector116~0 (
// Equation(s):
// \Selector116~0_combout  = (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[1][11]~regout ) # ((\VGA_sram_data[1][3]~regout  & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\state.S_FETCH_PIXEL_DATA_0~0_combout  & (((\VGA_sram_data[1][3]~regout  
// & \state.S_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_sram_data[1][11]~regout ),
	.datac(\VGA_sram_data[1][3]~regout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~0 .lut_mask = 16'hF888;
defparam \Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N15
cycloneii_lcell_ff \VGA_green[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector116~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_green[5]));

// Location: LCCOMB_X21_Y13_N30
cycloneii_lcell_comb \VGA_unit|oVGA_G~3 (
// Equation(s):
// \VGA_unit|oVGA_G~3_combout  = (VGA_green[5] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(VGA_green[5]),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_G~3 .lut_mask = 16'hF000;
defparam \VGA_unit|oVGA_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N31
cycloneii_lcell_ff \VGA_unit|oVGA_G[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_G~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_G [5]));

// Location: LCCOMB_X20_Y13_N22
cycloneii_lcell_comb \Selector75~0 (
// Equation(s):
// \Selector75~0_combout  = (\SRAM_unit|SRAM_read_data [12] & (((\VGA_sram_data[1][12]~regout  & !\WideOr17~0_combout )) # (!\VGA_sram_data~0_combout ))) # (!\SRAM_unit|SRAM_read_data [12] & (((\VGA_sram_data[1][12]~regout  & !\WideOr17~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][12]~regout ),
	.datad(\WideOr17~0_combout ),
	.cin(gnd),
	.combout(\Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector75~0 .lut_mask = 16'h22F2;
defparam \Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N23
cycloneii_lcell_ff \VGA_sram_data[1][12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector75~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][12]~regout ));

// Location: LCCOMB_X14_Y4_N0
cycloneii_lcell_comb \SRAM_unit|SRAM_read_data[4]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[4]~feeder_combout  = \SRAM_DATA_IO[4]~4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_DATA_IO[4]~4 ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N1
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_read_data[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [4]));

// Location: LCCOMB_X18_Y13_N8
cycloneii_lcell_comb \Selector83~0 (
// Equation(s):
// \Selector83~0_combout  = (\WideOr17~0_combout  & (!\VGA_sram_data~0_combout  & ((\SRAM_unit|SRAM_read_data [4])))) # (!\WideOr17~0_combout  & ((\VGA_sram_data[1][4]~regout ) # ((!\VGA_sram_data~0_combout  & \SRAM_unit|SRAM_read_data [4]))))

	.dataa(\WideOr17~0_combout ),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][4]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector83~0 .lut_mask = 16'h7350;
defparam \Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N9
cycloneii_lcell_ff \VGA_sram_data[1][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector83~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][4]~regout ));

// Location: LCCOMB_X21_Y13_N8
cycloneii_lcell_comb \Selector115~0 (
// Equation(s):
// \Selector115~0_combout  = (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[1][12]~regout ) # ((\VGA_sram_data[1][4]~regout  & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\state.S_FETCH_PIXEL_DATA_0~0_combout  & (((\VGA_sram_data[1][4]~regout  
// & \state.S_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_sram_data[1][12]~regout ),
	.datac(\VGA_sram_data[1][4]~regout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector115~0 .lut_mask = 16'hF888;
defparam \Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N9
cycloneii_lcell_ff \VGA_green[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector115~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_green[6]));

// Location: LCCOMB_X21_Y13_N24
cycloneii_lcell_comb \VGA_unit|oVGA_G~4 (
// Equation(s):
// \VGA_unit|oVGA_G~4_combout  = (VGA_green[6] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(VGA_green[6]),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_G~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_G~4 .lut_mask = 16'hF000;
defparam \VGA_unit|oVGA_G~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N25
cycloneii_lcell_ff \VGA_unit|oVGA_G[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_G~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_G [6]));

// Location: LCCOMB_X20_Y13_N16
cycloneii_lcell_comb \Selector74~0 (
// Equation(s):
// \Selector74~0_combout  = (\WideOr17~0_combout  & (!\VGA_sram_data~0_combout  & ((\SRAM_unit|SRAM_read_data [13])))) # (!\WideOr17~0_combout  & ((\VGA_sram_data[1][13]~regout ) # ((!\VGA_sram_data~0_combout  & \SRAM_unit|SRAM_read_data [13]))))

	.dataa(\WideOr17~0_combout ),
	.datab(\VGA_sram_data~0_combout ),
	.datac(\VGA_sram_data[1][13]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector74~0 .lut_mask = 16'h7350;
defparam \Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N17
cycloneii_lcell_ff \VGA_sram_data[1][13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector74~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][13]~regout ));

// Location: LCCOMB_X14_Y4_N2
cycloneii_lcell_comb \SRAM_unit|SRAM_read_data[5]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[5]~feeder_combout  = \SRAM_DATA_IO[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_DATA_IO[5]~5 ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_read_data[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [5]));

// Location: LCCOMB_X18_Y13_N18
cycloneii_lcell_comb \Selector82~0 (
// Equation(s):
// \Selector82~0_combout  = (\WideOr17~0_combout  & (\SRAM_unit|SRAM_read_data [5] & ((!\VGA_sram_data~0_combout )))) # (!\WideOr17~0_combout  & ((\VGA_sram_data[1][5]~regout ) # ((\SRAM_unit|SRAM_read_data [5] & !\VGA_sram_data~0_combout ))))

	.dataa(\WideOr17~0_combout ),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\VGA_sram_data[1][5]~regout ),
	.datad(\VGA_sram_data~0_combout ),
	.cin(gnd),
	.combout(\Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector82~0 .lut_mask = 16'h50DC;
defparam \Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N19
cycloneii_lcell_ff \VGA_sram_data[1][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector82~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][5]~regout ));

// Location: LCCOMB_X21_Y13_N2
cycloneii_lcell_comb \Selector114~0 (
// Equation(s):
// \Selector114~0_combout  = (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[1][13]~regout ) # ((\VGA_sram_data[1][5]~regout  & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\state.S_FETCH_PIXEL_DATA_0~0_combout  & (((\VGA_sram_data[1][5]~regout  
// & \state.S_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_sram_data[1][13]~regout ),
	.datac(\VGA_sram_data[1][5]~regout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector114~0 .lut_mask = 16'hF888;
defparam \Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N3
cycloneii_lcell_ff \VGA_green[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector114~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_green[7]));

// Location: LCCOMB_X21_Y13_N26
cycloneii_lcell_comb \VGA_unit|oVGA_G~5 (
// Equation(s):
// \VGA_unit|oVGA_G~5_combout  = (VGA_green[7] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(VGA_green[7]),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_G~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_G~5 .lut_mask = 16'hCC00;
defparam \VGA_unit|oVGA_G~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N27
cycloneii_lcell_ff \VGA_unit|oVGA_G[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_G~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_G [7]));

// Location: LCCOMB_X21_Y13_N28
cycloneii_lcell_comb \VGA_unit|oVGA_G~6 (
// Equation(s):
// \VGA_unit|oVGA_G~6_combout  = (VGA_green[8] & \VGA_unit|oVGA_R~2_combout )

	.dataa(VGA_green[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_G~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_G~6 .lut_mask = 16'hAA00;
defparam \VGA_unit|oVGA_G~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N29
cycloneii_lcell_ff \VGA_unit|oVGA_G[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_G~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_G [8]));

// Location: LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = (\SRAM_unit|SRAM_read_data [15] & (((!\WideOr17~0_combout  & \VGA_sram_data[1][15]~regout )) # (!\VGA_sram_data~0_combout ))) # (!\SRAM_unit|SRAM_read_data [15] & (!\WideOr17~0_combout  & (\VGA_sram_data[1][15]~regout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\WideOr17~0_combout ),
	.datac(\VGA_sram_data[1][15]~regout ),
	.datad(\VGA_sram_data~0_combout ),
	.cin(gnd),
	.combout(\Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~0 .lut_mask = 16'h30BA;
defparam \Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N29
cycloneii_lcell_ff \VGA_sram_data[1][15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector72~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[1][15]~regout ));

// Location: LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \Selector112~0 (
// Equation(s):
// \Selector112~0_combout  = (\VGA_sram_data[1][7]~regout  & ((\state.S_FETCH_PIXEL_DATA_2~0_combout ) # ((\VGA_sram_data[1][15]~regout  & \state.S_FETCH_PIXEL_DATA_0~0_combout )))) # (!\VGA_sram_data[1][7]~regout  & (\VGA_sram_data[1][15]~regout  & 
// (\state.S_FETCH_PIXEL_DATA_0~0_combout )))

	.dataa(\VGA_sram_data[1][7]~regout ),
	.datab(\VGA_sram_data[1][15]~regout ),
	.datac(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector112~0 .lut_mask = 16'hEAC0;
defparam \Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N17
cycloneii_lcell_ff \VGA_green[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector112~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_green[9]));

// Location: LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \VGA_unit|oVGA_G~7 (
// Equation(s):
// \VGA_unit|oVGA_G~7_combout  = (VGA_green[9] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(VGA_green[9]),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_G~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_G~7 .lut_mask = 16'hF000;
defparam \VGA_unit|oVGA_G~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N11
cycloneii_lcell_ff \VGA_unit|oVGA_G[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_G~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_G [9]));

// Location: LCCOMB_X19_Y13_N4
cycloneii_lcell_comb \WideOr18~0 (
// Equation(s):
// \WideOr18~0_combout  = (\state~20_regout  & (\state~19_regout  & (\state~21_regout  $ (!\state~22_regout )))) # (!\state~20_regout  & (\state~21_regout  & (!\state~22_regout )))

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr18~0 .lut_mask = 16'h8604;
defparam \WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneii_lcell_comb \SRAM_unit|SRAM_read_data[0]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[0]~feeder_combout  = \SRAM_DATA_IO[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_DATA_IO[0]~0 ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[0]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_read_data[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [0]));

// Location: LCCOMB_X20_Y14_N16
cycloneii_lcell_comb \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][0]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [0]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][0]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][0]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector103~0 .lut_mask = 16'h7530;
defparam \Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N17
cycloneii_lcell_ff \VGA_sram_data[0][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector103~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][0]~regout ));

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \Selector127~0 (
// Equation(s):
// \Selector127~0_combout  = (\VGA_sram_data[0][8]~regout  & ((\state.S_FETCH_PIXEL_DATA_0~0_combout ) # ((\VGA_sram_data[0][0]~regout  & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\VGA_sram_data[0][8]~regout  & (\VGA_sram_data[0][0]~regout  & 
// ((\state.S_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_sram_data[0][8]~regout ),
	.datab(\VGA_sram_data[0][0]~regout ),
	.datac(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~0 .lut_mask = 16'hECA0;
defparam \Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N27
cycloneii_lcell_ff \VGA_blue[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector127~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_blue[2]));

// Location: LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \VGA_unit|oVGA_B~0 (
// Equation(s):
// \VGA_unit|oVGA_B~0_combout  = (VGA_blue[2] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(VGA_blue[2]),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_B~0 .lut_mask = 16'hCC00;
defparam \VGA_unit|oVGA_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N5
cycloneii_lcell_ff \VGA_unit|oVGA_B[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_B~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_B [2]));

// Location: LCCOMB_X20_Y14_N18
cycloneii_lcell_comb \Selector94~0 (
// Equation(s):
// \Selector94~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][9]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [9]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][9]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][9]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~0 .lut_mask = 16'h7530;
defparam \Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N19
cycloneii_lcell_ff \VGA_sram_data[0][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector94~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][9]~regout ));

// Location: LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = (\VGA_sram_data[0][1]~regout  & ((\state.S_FETCH_PIXEL_DATA_2~0_combout ) # ((\VGA_sram_data[0][9]~regout  & \state.S_FETCH_PIXEL_DATA_0~0_combout )))) # (!\VGA_sram_data[0][1]~regout  & (\VGA_sram_data[0][9]~regout  & 
// (\state.S_FETCH_PIXEL_DATA_0~0_combout )))

	.dataa(\VGA_sram_data[0][1]~regout ),
	.datab(\VGA_sram_data[0][9]~regout ),
	.datac(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = 16'hEAC0;
defparam \Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N29
cycloneii_lcell_ff \VGA_blue[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector126~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_blue[3]));

// Location: LCCOMB_X21_Y14_N6
cycloneii_lcell_comb \VGA_unit|oVGA_B~1 (
// Equation(s):
// \VGA_unit|oVGA_B~1_combout  = (VGA_blue[3] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(VGA_blue[3]),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_B~1 .lut_mask = 16'hCC00;
defparam \VGA_unit|oVGA_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N7
cycloneii_lcell_ff \VGA_unit|oVGA_B[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_B~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_B [3]));

// Location: LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \Selector93~0 (
// Equation(s):
// \Selector93~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][10]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [10]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][10]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][10]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~0 .lut_mask = 16'h7530;
defparam \Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N7
cycloneii_lcell_ff \VGA_sram_data[0][10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector93~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][10]~regout ));

// Location: LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \Selector125~0 (
// Equation(s):
// \Selector125~0_combout  = (\VGA_sram_data[0][2]~regout  & ((\state.S_FETCH_PIXEL_DATA_2~0_combout ) # ((\VGA_sram_data[0][10]~regout  & \state.S_FETCH_PIXEL_DATA_0~0_combout )))) # (!\VGA_sram_data[0][2]~regout  & (\VGA_sram_data[0][10]~regout  & 
// (\state.S_FETCH_PIXEL_DATA_0~0_combout )))

	.dataa(\VGA_sram_data[0][2]~regout ),
	.datab(\VGA_sram_data[0][10]~regout ),
	.datac(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector125~0 .lut_mask = 16'hEAC0;
defparam \Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N15
cycloneii_lcell_ff \VGA_blue[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector125~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_blue[4]));

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \VGA_unit|oVGA_B~2 (
// Equation(s):
// \VGA_unit|oVGA_B~2_combout  = (VGA_blue[4] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(VGA_blue[4]),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_B~2 .lut_mask = 16'hF000;
defparam \VGA_unit|oVGA_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N1
cycloneii_lcell_ff \VGA_unit|oVGA_B[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_B~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_B [4]));

// Location: LCFF_X19_Y13_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[11]~11 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [11]));

// Location: LCCOMB_X20_Y14_N10
cycloneii_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = (\VGA_sram_data~1_combout  & (((\VGA_sram_data[0][11]~regout  & !\WideOr18~0_combout )))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [11]) # ((\VGA_sram_data[0][11]~regout  & !\WideOr18~0_combout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\VGA_sram_data[0][11]~regout ),
	.datad(\WideOr18~0_combout ),
	.cin(gnd),
	.combout(\Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~0 .lut_mask = 16'h44F4;
defparam \Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N11
cycloneii_lcell_ff \VGA_sram_data[0][11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector92~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][11]~regout ));

// Location: LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \Selector124~0 (
// Equation(s):
// \Selector124~0_combout  = (\VGA_sram_data[0][3]~regout  & ((\state.S_FETCH_PIXEL_DATA_2~0_combout ) # ((\VGA_sram_data[0][11]~regout  & \state.S_FETCH_PIXEL_DATA_0~0_combout )))) # (!\VGA_sram_data[0][3]~regout  & (\VGA_sram_data[0][11]~regout  & 
// (\state.S_FETCH_PIXEL_DATA_0~0_combout )))

	.dataa(\VGA_sram_data[0][3]~regout ),
	.datab(\VGA_sram_data[0][11]~regout ),
	.datac(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector124~0 .lut_mask = 16'hEAC0;
defparam \Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N9
cycloneii_lcell_ff \VGA_blue[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector124~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_blue[5]));

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \VGA_unit|oVGA_B~3 (
// Equation(s):
// \VGA_unit|oVGA_B~3_combout  = (VGA_blue[5] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(VGA_blue[5]),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_B~3 .lut_mask = 16'hF000;
defparam \VGA_unit|oVGA_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N3
cycloneii_lcell_ff \VGA_unit|oVGA_B[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_B~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_B [5]));

// Location: LCCOMB_X19_Y13_N30
cycloneii_lcell_comb \VGA_sram_data~1 (
// Equation(s):
// \VGA_sram_data~1_combout  = ((\state~21_regout  $ (\state~22_regout )) # (!\state~19_regout )) # (!\state~20_regout )

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\VGA_sram_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_sram_data~1 .lut_mask = 16'h7DFF;
defparam \VGA_sram_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneii_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = (\WideOr18~0_combout  & (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [4])))) # (!\WideOr18~0_combout  & ((\VGA_sram_data[0][4]~regout ) # ((!\VGA_sram_data~1_combout  & \SRAM_unit|SRAM_read_data [4]))))

	.dataa(\WideOr18~0_combout ),
	.datab(\VGA_sram_data~1_combout ),
	.datac(\VGA_sram_data[0][4]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector99~0 .lut_mask = 16'h7350;
defparam \Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N17
cycloneii_lcell_ff \VGA_sram_data[0][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector99~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][4]~regout ));

// Location: LCCOMB_X20_Y13_N20
cycloneii_lcell_comb \SRAM_unit|SRAM_read_data[12]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[12]~feeder_combout  = \SRAM_DATA_IO[12]~12 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_DATA_IO[12]~12 ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[12]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_read_data[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [12]));

// Location: LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \Selector91~0 (
// Equation(s):
// \Selector91~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][12]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [12]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][12]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][12]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~0 .lut_mask = 16'h7530;
defparam \Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N23
cycloneii_lcell_ff \VGA_sram_data[0][12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector91~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][12]~regout ));

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = (\state.S_FETCH_PIXEL_DATA_2~0_combout  & ((\VGA_sram_data[0][4]~regout ) # ((\state.S_FETCH_PIXEL_DATA_0~0_combout  & \VGA_sram_data[0][12]~regout )))) # (!\state.S_FETCH_PIXEL_DATA_2~0_combout  & 
// (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[0][12]~regout ))))

	.dataa(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datab(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\VGA_sram_data[0][4]~regout ),
	.datad(\VGA_sram_data[0][12]~regout ),
	.cin(gnd),
	.combout(\Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~0 .lut_mask = 16'hECA0;
defparam \Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N19
cycloneii_lcell_ff \VGA_blue[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector123~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_blue[6]));

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \VGA_unit|oVGA_B~4 (
// Equation(s):
// \VGA_unit|oVGA_B~4_combout  = (VGA_blue[6] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(VGA_blue[6]),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_B~4 .lut_mask = 16'hCC00;
defparam \VGA_unit|oVGA_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N21
cycloneii_lcell_ff \VGA_unit|oVGA_B[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_B~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_B [6]));

// Location: LCCOMB_X18_Y13_N2
cycloneii_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = (\WideOr18~0_combout  & (\SRAM_unit|SRAM_read_data [5] & ((!\VGA_sram_data~1_combout )))) # (!\WideOr18~0_combout  & ((\VGA_sram_data[0][5]~regout ) # ((\SRAM_unit|SRAM_read_data [5] & !\VGA_sram_data~1_combout ))))

	.dataa(\WideOr18~0_combout ),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\VGA_sram_data[0][5]~regout ),
	.datad(\VGA_sram_data~1_combout ),
	.cin(gnd),
	.combout(\Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~0 .lut_mask = 16'h50DC;
defparam \Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N3
cycloneii_lcell_ff \VGA_sram_data[0][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector98~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][5]~regout ));

// Location: LCCOMB_X18_Y14_N30
cycloneii_lcell_comb \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = (\VGA_sram_data[0][13]~regout  & ((\state.S_FETCH_PIXEL_DATA_0~0_combout ) # ((\state.S_FETCH_PIXEL_DATA_2~0_combout  & \VGA_sram_data[0][5]~regout )))) # (!\VGA_sram_data[0][13]~regout  & (((\state.S_FETCH_PIXEL_DATA_2~0_combout 
//  & \VGA_sram_data[0][5]~regout ))))

	.dataa(\VGA_sram_data[0][13]~regout ),
	.datab(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_sram_data[0][5]~regout ),
	.cin(gnd),
	.combout(\Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~0 .lut_mask = 16'hF888;
defparam \Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N31
cycloneii_lcell_ff \VGA_blue[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector122~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_blue[7]));

// Location: LCCOMB_X18_Y14_N4
cycloneii_lcell_comb \VGA_unit|oVGA_B~5 (
// Equation(s):
// \VGA_unit|oVGA_B~5_combout  = (VGA_blue[7] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(VGA_blue[7]),
	.datac(\VGA_unit|oVGA_R~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_B~5 .lut_mask = 16'hC0C0;
defparam \VGA_unit|oVGA_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N5
cycloneii_lcell_ff \VGA_unit|oVGA_B[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_B~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_B [7]));

// Location: LCFF_X20_Y13_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[14]~14 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [14]));

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \Selector89~0 (
// Equation(s):
// \Selector89~0_combout  = (\VGA_sram_data~1_combout  & (!\WideOr18~0_combout  & (\VGA_sram_data[0][14]~regout ))) # (!\VGA_sram_data~1_combout  & ((\SRAM_unit|SRAM_read_data [14]) # ((!\WideOr18~0_combout  & \VGA_sram_data[0][14]~regout ))))

	.dataa(\VGA_sram_data~1_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\VGA_sram_data[0][14]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [14]),
	.cin(gnd),
	.combout(\Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~0 .lut_mask = 16'h7530;
defparam \Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N3
cycloneii_lcell_ff \VGA_sram_data[0][14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector89~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][14]~regout ));

// Location: LCCOMB_X18_Y13_N12
cycloneii_lcell_comb \Selector97~0 (
// Equation(s):
// \Selector97~0_combout  = (\SRAM_unit|SRAM_read_data [6] & (((\VGA_sram_data[0][6]~regout  & !\WideOr18~0_combout )) # (!\VGA_sram_data~1_combout ))) # (!\SRAM_unit|SRAM_read_data [6] & (((\VGA_sram_data[0][6]~regout  & !\WideOr18~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\VGA_sram_data~1_combout ),
	.datac(\VGA_sram_data[0][6]~regout ),
	.datad(\WideOr18~0_combout ),
	.cin(gnd),
	.combout(\Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~0 .lut_mask = 16'h22F2;
defparam \Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N13
cycloneii_lcell_ff \VGA_sram_data[0][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector97~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_sram_data[0][6]~regout ));

// Location: LCCOMB_X21_Y13_N22
cycloneii_lcell_comb \Selector121~0 (
// Equation(s):
// \Selector121~0_combout  = (\state.S_FETCH_PIXEL_DATA_0~0_combout  & ((\VGA_sram_data[0][14]~regout ) # ((\VGA_sram_data[0][6]~regout  & \state.S_FETCH_PIXEL_DATA_2~0_combout )))) # (!\state.S_FETCH_PIXEL_DATA_0~0_combout  & (((\VGA_sram_data[0][6]~regout  
// & \state.S_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\state.S_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_sram_data[0][14]~regout ),
	.datac(\VGA_sram_data[0][6]~regout ),
	.datad(\state.S_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector121~0 .lut_mask = 16'hF888;
defparam \Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N23
cycloneii_lcell_ff \VGA_blue[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector121~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(VGA_blue[8]));

// Location: LCCOMB_X21_Y13_N6
cycloneii_lcell_comb \VGA_unit|oVGA_B~6 (
// Equation(s):
// \VGA_unit|oVGA_B~6_combout  = (VGA_blue[8] & \VGA_unit|oVGA_R~2_combout )

	.dataa(vcc),
	.datab(VGA_blue[8]),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_B~6 .lut_mask = 16'hCC00;
defparam \VGA_unit|oVGA_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N7
cycloneii_lcell_ff \VGA_unit|oVGA_B[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_B~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_B [8]));

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \VGA_unit|oVGA_B~7 (
// Equation(s):
// \VGA_unit|oVGA_B~7_combout  = (VGA_blue[9] & \VGA_unit|oVGA_R~2_combout )

	.dataa(VGA_blue[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|oVGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|oVGA_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|oVGA_B~7 .lut_mask = 16'hAA00;
defparam \VGA_unit|oVGA_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N31
cycloneii_lcell_ff \VGA_unit|oVGA_B[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|oVGA_B~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|oVGA_B [9]));

// Location: LCCOMB_X19_Y13_N6
cycloneii_lcell_comb \SRAM_address[0]~18 (
// Equation(s):
// \SRAM_address[0]~18_combout  = (!\state~20_regout  & (!\state~22_regout  & ((\state~21_regout ) # (!\state~19_regout ))))

	.dataa(\state~20_regout ),
	.datab(\state~21_regout ),
	.datac(\state~22_regout ),
	.datad(\state~19_regout ),
	.cin(gnd),
	.combout(\SRAM_address[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[0]~18 .lut_mask = 16'h0405;
defparam \SRAM_address[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
cycloneii_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\state.S_WAIT_NEW_PIXEL_ROW~0_combout  & ((\Selector30~0_combout ) # ((\Add1~0_combout  & !\SRAM_address[0]~18_combout ))))

	.dataa(\Add1~0_combout ),
	.datab(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hCC08;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N21
cycloneii_lcell_ff \PB_unit|push_button_status_buf[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|push_button_status [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|push_button_status_buf [0]));

// Location: LCCOMB_X19_Y16_N20
cycloneii_lcell_comb \SRAM_address[0]~56 (
// Equation(s):
// \SRAM_address[0]~56_combout  = (!\SRAM_address~19_combout  & (((\PB_unit|push_button_status [0] & !\PB_unit|push_button_status_buf [0])) # (!\Selector30~0_combout )))

	.dataa(\Selector30~0_combout ),
	.datab(\PB_unit|push_button_status [0]),
	.datac(\PB_unit|push_button_status_buf [0]),
	.datad(\SRAM_address~19_combout ),
	.cin(gnd),
	.combout(\SRAM_address[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[0]~56 .lut_mask = 16'h005D;
defparam \SRAM_address[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneii_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (\Equal5~1_combout  & (\Equal5~0_combout  & (!\VGA_unit|Add1~4_combout  & !\VGA_unit|Add1~18_combout )))

	.dataa(\Equal5~1_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\VGA_unit|Add1~4_combout ),
	.datad(\VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = 16'h0008;
defparam \Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
cycloneii_lcell_comb \SRAM_address[0]~20 (
// Equation(s):
// \SRAM_address[0]~20_combout  = (\SRAM_address[0]~56_combout  & ((\state.S_WAIT_NEW_PIXEL_ROW~0_combout ) # ((!\Equal4~3_combout  & \Equal5~2_combout ))))

	.dataa(\Equal4~3_combout ),
	.datab(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\SRAM_address[0]~56_combout ),
	.datad(\Equal5~2_combout ),
	.cin(gnd),
	.combout(\SRAM_address[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[0]~20 .lut_mask = 16'hD0C0;
defparam \SRAM_address[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N25
cycloneii_lcell_ff \SRAM_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector32~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_address[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[0]));

// Location: LCCOMB_X14_Y14_N8
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[0]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[0]~feeder_combout  = SRAM_address[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[0]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [0]));

// Location: LCCOMB_X15_Y14_N2
cycloneii_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\state.S_WAIT_NEW_PIXEL_ROW~0_combout  & ((\Selector30~0_combout ) # ((\Add1~2_combout  & !\SRAM_address[0]~18_combout ))))

	.dataa(\Add1~2_combout ),
	.datab(\SRAM_address[0]~18_combout ),
	.datac(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hF020;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N3
cycloneii_lcell_ff \SRAM_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector31~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_address[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[1]));

// Location: LCCOMB_X14_Y14_N2
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[1]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[1]~feeder_combout  = SRAM_address[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[1]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [1]));

// Location: LCCOMB_X15_Y13_N0
cycloneii_lcell_comb \SRAM_address[2]~21 (
// Equation(s):
// \SRAM_address[2]~21_combout  = SRAM_address[2] $ (VCC)
// \SRAM_address[2]~22  = CARRY(SRAM_address[2])

	.dataa(vcc),
	.datab(SRAM_address[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_address[2]~21_combout ),
	.cout(\SRAM_address[2]~22 ));
// synopsys translate_off
defparam \SRAM_address[2]~21 .lut_mask = 16'h33CC;
defparam \SRAM_address[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (SRAM_address[2] & (\Add1~3  $ (GND))) # (!SRAM_address[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((SRAM_address[2] & !\Add1~3 ))

	.dataa(vcc),
	.datab(SRAM_address[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
cycloneii_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = (\Selector30~0_combout ) # ((\Add1~4_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(vcc),
	.datab(\Add1~4_combout ),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~1 .lut_mask = 16'hFF0C;
defparam \Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
cycloneii_lcell_comb \SRAM_address[2]~23 (
// Equation(s):
// \SRAM_address[2]~23_combout  = (!\state.S_WAIT_NEW_PIXEL_ROW~0_combout  & \Equal5~2_combout )

	.dataa(vcc),
	.datab(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\Equal5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_address[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[2]~23 .lut_mask = 16'h3030;
defparam \SRAM_address[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneii_lcell_comb \SRAM_address[2]~24 (
// Equation(s):
// \SRAM_address[2]~24_combout  = (\Equal4~3_combout ) # ((\VGA_unit|Add1~18_combout ) # ((\VGA_unit|Add1~16_combout  & \VGA_unit|Add1~14_combout )))

	.dataa(\Equal4~3_combout ),
	.datab(\VGA_unit|Add1~16_combout ),
	.datac(\VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\SRAM_address[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[2]~24 .lut_mask = 16'hFFEA;
defparam \SRAM_address[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneii_lcell_comb \SRAM_address[2]~25 (
// Equation(s):
// \SRAM_address[2]~25_combout  = (\SRAM_address[0]~56_combout  & ((\state.S_WAIT_NEW_PIXEL_ROW~0_combout ) # ((!\state~28_combout  & !\SRAM_address[2]~24_combout ))))

	.dataa(\state~28_combout ),
	.datab(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\SRAM_address[2]~24_combout ),
	.datad(\SRAM_address[0]~56_combout ),
	.cin(gnd),
	.combout(\SRAM_address[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[2]~25 .lut_mask = 16'hCD00;
defparam \SRAM_address[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N1
cycloneii_lcell_ff \SRAM_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[2]~21_combout ),
	.sdata(\Selector30~1_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[2]));

// Location: LCFF_X14_Y14_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[2]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [2]));

// Location: LCCOMB_X15_Y13_N2
cycloneii_lcell_comb \SRAM_address[3]~26 (
// Equation(s):
// \SRAM_address[3]~26_combout  = (SRAM_address[3] & (\SRAM_address[2]~22  & VCC)) # (!SRAM_address[3] & (!\SRAM_address[2]~22 ))
// \SRAM_address[3]~27  = CARRY((!SRAM_address[3] & !\SRAM_address[2]~22 ))

	.dataa(vcc),
	.datab(SRAM_address[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[2]~22 ),
	.combout(\SRAM_address[3]~26_combout ),
	.cout(\SRAM_address[3]~27 ));
// synopsys translate_off
defparam \SRAM_address[3]~26 .lut_mask = 16'hC303;
defparam \SRAM_address[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (SRAM_address[3] & (!\Add1~5 )) # (!SRAM_address[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!SRAM_address[3]))

	.dataa(vcc),
	.datab(SRAM_address[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
cycloneii_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\Selector30~0_combout ) # ((!\SRAM_address[0]~18_combout  & \Add1~6_combout ))

	.dataa(vcc),
	.datab(\SRAM_address[0]~18_combout ),
	.datac(\Add1~6_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hFF30;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N3
cycloneii_lcell_ff \SRAM_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[3]~26_combout ),
	.sdata(\Selector29~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[3]));

// Location: LCCOMB_X14_Y14_N6
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[3]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[3]~feeder_combout  = SRAM_address[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[3]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [3]));

// Location: LCCOMB_X15_Y13_N4
cycloneii_lcell_comb \SRAM_address[4]~28 (
// Equation(s):
// \SRAM_address[4]~28_combout  = (SRAM_address[4] & ((GND) # (!\SRAM_address[3]~27 ))) # (!SRAM_address[4] & (\SRAM_address[3]~27  $ (GND)))
// \SRAM_address[4]~29  = CARRY((SRAM_address[4]) # (!\SRAM_address[3]~27 ))

	.dataa(vcc),
	.datab(SRAM_address[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[3]~27 ),
	.combout(\SRAM_address[4]~28_combout ),
	.cout(\SRAM_address[4]~29 ));
// synopsys translate_off
defparam \SRAM_address[4]~28 .lut_mask = 16'h3CCF;
defparam \SRAM_address[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (SRAM_address[4] & (\Add1~7  $ (GND))) # (!SRAM_address[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((SRAM_address[4] & !\Add1~7 ))

	.dataa(SRAM_address[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
cycloneii_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\Selector30~0_combout ) # ((\Add1~8_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(vcc),
	.datab(\Add1~8_combout ),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hFF0C;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N5
cycloneii_lcell_ff \SRAM_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[4]~28_combout ),
	.sdata(\Selector28~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[4]));

// Location: LCFF_X14_Y14_N1
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[4]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [4]));

// Location: LCCOMB_X15_Y13_N6
cycloneii_lcell_comb \SRAM_address[5]~30 (
// Equation(s):
// \SRAM_address[5]~30_combout  = (SRAM_address[5] & (\SRAM_address[4]~29  & VCC)) # (!SRAM_address[5] & (!\SRAM_address[4]~29 ))
// \SRAM_address[5]~31  = CARRY((!SRAM_address[5] & !\SRAM_address[4]~29 ))

	.dataa(SRAM_address[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[4]~29 ),
	.combout(\SRAM_address[5]~30_combout ),
	.cout(\SRAM_address[5]~31 ));
// synopsys translate_off
defparam \SRAM_address[5]~30 .lut_mask = 16'hA505;
defparam \SRAM_address[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (SRAM_address[5] & (!\Add1~9 )) # (!SRAM_address[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!SRAM_address[5]))

	.dataa(vcc),
	.datab(SRAM_address[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
cycloneii_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\Selector30~0_combout ) # ((\Add1~10_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(vcc),
	.datab(\Add1~10_combout ),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hFF0C;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N7
cycloneii_lcell_ff \SRAM_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[5]~30_combout ),
	.sdata(\Selector27~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[5]));

// Location: LCFF_X14_Y14_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[5]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [5]));

// Location: LCCOMB_X15_Y13_N8
cycloneii_lcell_comb \SRAM_address[6]~32 (
// Equation(s):
// \SRAM_address[6]~32_combout  = (SRAM_address[6] & ((GND) # (!\SRAM_address[5]~31 ))) # (!SRAM_address[6] & (\SRAM_address[5]~31  $ (GND)))
// \SRAM_address[6]~33  = CARRY((SRAM_address[6]) # (!\SRAM_address[5]~31 ))

	.dataa(vcc),
	.datab(SRAM_address[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[5]~31 ),
	.combout(\SRAM_address[6]~32_combout ),
	.cout(\SRAM_address[6]~33 ));
// synopsys translate_off
defparam \SRAM_address[6]~32 .lut_mask = 16'h3CCF;
defparam \SRAM_address[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (SRAM_address[6] & (\Add1~11  $ (GND))) # (!SRAM_address[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((SRAM_address[6] & !\Add1~11 ))

	.dataa(vcc),
	.datab(SRAM_address[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
cycloneii_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\Selector30~0_combout ) # ((\Add1~12_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(vcc),
	.datab(\Add1~12_combout ),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hFF0C;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N9
cycloneii_lcell_ff \SRAM_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[6]~32_combout ),
	.sdata(\Selector26~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[6]));

// Location: LCFF_X14_Y4_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[6]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [6]));

// Location: LCCOMB_X15_Y13_N10
cycloneii_lcell_comb \SRAM_address[7]~34 (
// Equation(s):
// \SRAM_address[7]~34_combout  = (SRAM_address[7] & (\SRAM_address[6]~33  & VCC)) # (!SRAM_address[7] & (!\SRAM_address[6]~33 ))
// \SRAM_address[7]~35  = CARRY((!SRAM_address[7] & !\SRAM_address[6]~33 ))

	.dataa(SRAM_address[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[6]~33 ),
	.combout(\SRAM_address[7]~34_combout ),
	.cout(\SRAM_address[7]~35 ));
// synopsys translate_off
defparam \SRAM_address[7]~34 .lut_mask = 16'hA505;
defparam \SRAM_address[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (SRAM_address[7] & (!\Add1~13 )) # (!SRAM_address[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!SRAM_address[7]))

	.dataa(vcc),
	.datab(SRAM_address[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
cycloneii_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\Selector30~0_combout ) # ((\Add1~14_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(vcc),
	.datab(\Add1~14_combout ),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hFF0C;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N11
cycloneii_lcell_ff \SRAM_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[7]~34_combout ),
	.sdata(\Selector25~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[7]));

// Location: LCFF_X14_Y4_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[7]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [7]));

// Location: LCCOMB_X15_Y13_N12
cycloneii_lcell_comb \SRAM_address[8]~36 (
// Equation(s):
// \SRAM_address[8]~36_combout  = (SRAM_address[8] & ((GND) # (!\SRAM_address[7]~35 ))) # (!SRAM_address[8] & (\SRAM_address[7]~35  $ (GND)))
// \SRAM_address[8]~37  = CARRY((SRAM_address[8]) # (!\SRAM_address[7]~35 ))

	.dataa(SRAM_address[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[7]~35 ),
	.combout(\SRAM_address[8]~36_combout ),
	.cout(\SRAM_address[8]~37 ));
// synopsys translate_off
defparam \SRAM_address[8]~36 .lut_mask = 16'h5AAF;
defparam \SRAM_address[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (SRAM_address[8] & (\Add1~15  $ (GND))) # (!SRAM_address[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((SRAM_address[8] & !\Add1~15 ))

	.dataa(vcc),
	.datab(SRAM_address[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
cycloneii_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\Selector30~0_combout ) # ((!\SRAM_address[0]~18_combout  & \Add1~16_combout ))

	.dataa(vcc),
	.datab(\SRAM_address[0]~18_combout ),
	.datac(\Add1~16_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hFF30;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N13
cycloneii_lcell_ff \SRAM_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[8]~36_combout ),
	.sdata(\Selector24~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[8]));

// Location: LCFF_X14_Y4_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[8]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [8]));

// Location: LCCOMB_X15_Y13_N14
cycloneii_lcell_comb \SRAM_address[9]~38 (
// Equation(s):
// \SRAM_address[9]~38_combout  = (SRAM_address[9] & (\SRAM_address[8]~37  & VCC)) # (!SRAM_address[9] & (!\SRAM_address[8]~37 ))
// \SRAM_address[9]~39  = CARRY((!SRAM_address[9] & !\SRAM_address[8]~37 ))

	.dataa(vcc),
	.datab(SRAM_address[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[8]~37 ),
	.combout(\SRAM_address[9]~38_combout ),
	.cout(\SRAM_address[9]~39 ));
// synopsys translate_off
defparam \SRAM_address[9]~38 .lut_mask = 16'hC303;
defparam \SRAM_address[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneii_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (SRAM_address[9] & (!\Add1~17 )) # (!SRAM_address[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!SRAM_address[9]))

	.dataa(vcc),
	.datab(SRAM_address[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
cycloneii_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\Selector30~0_combout ) # ((\Add1~18_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(vcc),
	.datab(\Add1~18_combout ),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hFF0C;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N15
cycloneii_lcell_ff \SRAM_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[9]~38_combout ),
	.sdata(\Selector23~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[9]));

// Location: LCFF_X14_Y13_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[9]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [9]));

// Location: LCCOMB_X15_Y13_N16
cycloneii_lcell_comb \SRAM_address[10]~40 (
// Equation(s):
// \SRAM_address[10]~40_combout  = (SRAM_address[10] & ((GND) # (!\SRAM_address[9]~39 ))) # (!SRAM_address[10] & (\SRAM_address[9]~39  $ (GND)))
// \SRAM_address[10]~41  = CARRY((SRAM_address[10]) # (!\SRAM_address[9]~39 ))

	.dataa(SRAM_address[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[9]~39 ),
	.combout(\SRAM_address[10]~40_combout ),
	.cout(\SRAM_address[10]~41 ));
// synopsys translate_off
defparam \SRAM_address[10]~40 .lut_mask = 16'h5AAF;
defparam \SRAM_address[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneii_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (SRAM_address[10] & (\Add1~19  $ (GND))) # (!SRAM_address[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((SRAM_address[10] & !\Add1~19 ))

	.dataa(SRAM_address[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hA50A;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
cycloneii_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\Selector30~0_combout ) # ((!\SRAM_address[0]~18_combout  & \Add1~20_combout ))

	.dataa(vcc),
	.datab(\SRAM_address[0]~18_combout ),
	.datac(\Add1~20_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hFF30;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N17
cycloneii_lcell_ff \SRAM_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[10]~40_combout ),
	.sdata(\Selector22~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[10]));

// Location: LCFF_X14_Y4_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[10]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [10]));

// Location: LCCOMB_X15_Y13_N18
cycloneii_lcell_comb \SRAM_address[11]~42 (
// Equation(s):
// \SRAM_address[11]~42_combout  = (SRAM_address[11] & (\SRAM_address[10]~41  & VCC)) # (!SRAM_address[11] & (!\SRAM_address[10]~41 ))
// \SRAM_address[11]~43  = CARRY((!SRAM_address[11] & !\SRAM_address[10]~41 ))

	.dataa(vcc),
	.datab(SRAM_address[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[10]~41 ),
	.combout(\SRAM_address[11]~42_combout ),
	.cout(\SRAM_address[11]~43 ));
// synopsys translate_off
defparam \SRAM_address[11]~42 .lut_mask = 16'hC303;
defparam \SRAM_address[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneii_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (SRAM_address[11] & (!\Add1~21 )) # (!SRAM_address[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!SRAM_address[11]))

	.dataa(vcc),
	.datab(SRAM_address[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h3C3F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
cycloneii_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\Selector30~0_combout ) # ((!\SRAM_address[0]~18_combout  & \Add1~22_combout ))

	.dataa(vcc),
	.datab(\SRAM_address[0]~18_combout ),
	.datac(\Add1~22_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hFF30;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N19
cycloneii_lcell_ff \SRAM_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[11]~42_combout ),
	.sdata(\Selector21~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[11]));

// Location: LCCOMB_X14_Y4_N8
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[11]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[11]~feeder_combout  = SRAM_address[11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[11]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[11]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [11]));

// Location: LCCOMB_X15_Y13_N20
cycloneii_lcell_comb \SRAM_address[12]~44 (
// Equation(s):
// \SRAM_address[12]~44_combout  = (SRAM_address[12] & ((GND) # (!\SRAM_address[11]~43 ))) # (!SRAM_address[12] & (\SRAM_address[11]~43  $ (GND)))
// \SRAM_address[12]~45  = CARRY((SRAM_address[12]) # (!\SRAM_address[11]~43 ))

	.dataa(SRAM_address[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[11]~43 ),
	.combout(\SRAM_address[12]~44_combout ),
	.cout(\SRAM_address[12]~45 ));
// synopsys translate_off
defparam \SRAM_address[12]~44 .lut_mask = 16'h5AAF;
defparam \SRAM_address[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneii_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (SRAM_address[12] & (\Add1~23  $ (GND))) # (!SRAM_address[12] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((SRAM_address[12] & !\Add1~23 ))

	.dataa(vcc),
	.datab(SRAM_address[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC30C;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
cycloneii_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\Selector30~0_combout ) # ((\Add1~24_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(vcc),
	.datab(\Add1~24_combout ),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hFF0C;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N21
cycloneii_lcell_ff \SRAM_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[12]~44_combout ),
	.sdata(\Selector20~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[12]));

// Location: LCFF_X14_Y4_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[12]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [12]));

// Location: LCCOMB_X15_Y13_N22
cycloneii_lcell_comb \SRAM_address[13]~46 (
// Equation(s):
// \SRAM_address[13]~46_combout  = (SRAM_address[13] & (\SRAM_address[12]~45  & VCC)) # (!SRAM_address[13] & (!\SRAM_address[12]~45 ))
// \SRAM_address[13]~47  = CARRY((!SRAM_address[13] & !\SRAM_address[12]~45 ))

	.dataa(vcc),
	.datab(SRAM_address[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[12]~45 ),
	.combout(\SRAM_address[13]~46_combout ),
	.cout(\SRAM_address[13]~47 ));
// synopsys translate_off
defparam \SRAM_address[13]~46 .lut_mask = 16'hC303;
defparam \SRAM_address[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
cycloneii_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\Selector30~0_combout ) # ((\Add1~26_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(\Add1~26_combout ),
	.datab(vcc),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hFF0A;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N23
cycloneii_lcell_ff \SRAM_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[13]~46_combout ),
	.sdata(\Selector19~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[13]));

// Location: LCCOMB_X14_Y4_N20
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[13]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[13]~feeder_combout  = SRAM_address[13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[13]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[13]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [13]));

// Location: LCCOMB_X15_Y13_N24
cycloneii_lcell_comb \SRAM_address[14]~48 (
// Equation(s):
// \SRAM_address[14]~48_combout  = (SRAM_address[14] & ((GND) # (!\SRAM_address[13]~47 ))) # (!SRAM_address[14] & (\SRAM_address[13]~47  $ (GND)))
// \SRAM_address[14]~49  = CARRY((SRAM_address[14]) # (!\SRAM_address[13]~47 ))

	.dataa(SRAM_address[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[13]~47 ),
	.combout(\SRAM_address[14]~48_combout ),
	.cout(\SRAM_address[14]~49 ));
// synopsys translate_off
defparam \SRAM_address[14]~48 .lut_mask = 16'h5AAF;
defparam \SRAM_address[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneii_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Selector30~0_combout ) # ((\Add1~28_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(\Add1~28_combout ),
	.datab(vcc),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hFF0A;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N25
cycloneii_lcell_ff \SRAM_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[14]~48_combout ),
	.sdata(\Selector18~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[14]));

// Location: LCCOMB_X14_Y13_N28
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[14]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[14]~feeder_combout  = SRAM_address[14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[14]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[14]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y13_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [14]));

// Location: LCCOMB_X15_Y13_N26
cycloneii_lcell_comb \SRAM_address[15]~50 (
// Equation(s):
// \SRAM_address[15]~50_combout  = (SRAM_address[15] & (\SRAM_address[14]~49  & VCC)) # (!SRAM_address[15] & (!\SRAM_address[14]~49 ))
// \SRAM_address[15]~51  = CARRY((!SRAM_address[15] & !\SRAM_address[14]~49 ))

	.dataa(vcc),
	.datab(SRAM_address[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[14]~49 ),
	.combout(\SRAM_address[15]~50_combout ),
	.cout(\SRAM_address[15]~51 ));
// synopsys translate_off
defparam \SRAM_address[15]~50 .lut_mask = 16'hC303;
defparam \SRAM_address[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneii_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\Selector30~0_combout ) # ((\Add1~30_combout  & !\SRAM_address[0]~18_combout ))

	.dataa(\Add1~30_combout ),
	.datab(vcc),
	.datac(\SRAM_address[0]~18_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hFF0A;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N27
cycloneii_lcell_ff \SRAM_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[15]~50_combout ),
	.sdata(\Selector17~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[15]));

// Location: LCFF_X14_Y13_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[15]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [15]));

// Location: LCCOMB_X15_Y13_N28
cycloneii_lcell_comb \SRAM_address[16]~52 (
// Equation(s):
// \SRAM_address[16]~52_combout  = (SRAM_address[16] & ((GND) # (!\SRAM_address[15]~51 ))) # (!SRAM_address[16] & (\SRAM_address[15]~51  $ (GND)))
// \SRAM_address[16]~53  = CARRY((SRAM_address[16]) # (!\SRAM_address[15]~51 ))

	.dataa(vcc),
	.datab(SRAM_address[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[15]~51 ),
	.combout(\SRAM_address[16]~52_combout ),
	.cout(\SRAM_address[16]~53 ));
// synopsys translate_off
defparam \SRAM_address[16]~52 .lut_mask = 16'h3CCF;
defparam \SRAM_address[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneii_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (SRAM_address[16] & (\Add1~31  $ (GND))) # (!SRAM_address[16] & (!\Add1~31  & VCC))
// \Add1~33  = CARRY((SRAM_address[16] & !\Add1~31 ))

	.dataa(vcc),
	.datab(SRAM_address[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hC30C;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneii_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\Selector30~0_combout ) # ((!\SRAM_address[0]~18_combout  & \Add1~32_combout ))

	.dataa(vcc),
	.datab(\SRAM_address[0]~18_combout ),
	.datac(\Add1~32_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hFF30;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N29
cycloneii_lcell_ff \SRAM_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[16]~52_combout ),
	.sdata(\Selector16~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[16]));

// Location: LCCOMB_X14_Y4_N22
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[16]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout  = SRAM_address[16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[16]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[16]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [16]));

// Location: LCCOMB_X15_Y13_N30
cycloneii_lcell_comb \SRAM_address[17]~54 (
// Equation(s):
// \SRAM_address[17]~54_combout  = \SRAM_address[16]~53  $ (!SRAM_address[17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[17]),
	.cin(\SRAM_address[16]~53 ),
	.combout(\SRAM_address[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[17]~54 .lut_mask = 16'hF00F;
defparam \SRAM_address[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneii_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = \Add1~33  $ (SRAM_address[17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[17]),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h0FF0;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneii_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\Selector30~0_combout ) # ((!\SRAM_address[0]~18_combout  & \Add1~34_combout ))

	.dataa(vcc),
	.datab(\SRAM_address[0]~18_combout ),
	.datac(\Add1~34_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hFF30;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N31
cycloneii_lcell_ff \SRAM_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[17]~54_combout ),
	.sdata(\Selector15~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\SRAM_address[2]~23_combout ),
	.sload(\state.S_WAIT_NEW_PIXEL_ROW~0_combout ),
	.ena(\SRAM_address[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[17]));

// Location: LCCOMB_X14_Y4_N16
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[17]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[17]~feeder_combout  = SRAM_address[17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[17]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[17]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [17]));

// Location: CLKCTRL_G3
cycloneii_clkctrl \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneii_lcell_comb \SRAM_unit|SRAM_LB_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_LB_N_O~0_combout  = !\CLOCK_50_I~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK_50_I~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_LB_N_O~0 .lut_mask = 16'h0F0F;
defparam \SRAM_unit|SRAM_LB_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_LB_N_O (
	.clk(!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_LB_N_O~regout ));

// Location: LCCOMB_X14_Y4_N12
cycloneii_lcell_comb \SRAM_unit|SRAM_CE_N_O~feeder (
// Equation(s):
// \SRAM_unit|SRAM_CE_N_O~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_CE_N_O~feeder .lut_mask = 16'hFFFF;
defparam \SRAM_unit|SRAM_CE_N_O~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_CE_N_O (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_CE_N_O~regout ));

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[1]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[1]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[1]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[2]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[2]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[2]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[3]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[3]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[3]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[0]));
// synopsys translate_off
defparam \SWITCH_I[0]~I .input_async_reset = "none";
defparam \SWITCH_I[0]~I .input_power_up = "low";
defparam \SWITCH_I[0]~I .input_register_mode = "none";
defparam \SWITCH_I[0]~I .input_sync_reset = "none";
defparam \SWITCH_I[0]~I .oe_async_reset = "none";
defparam \SWITCH_I[0]~I .oe_power_up = "low";
defparam \SWITCH_I[0]~I .oe_register_mode = "none";
defparam \SWITCH_I[0]~I .oe_sync_reset = "none";
defparam \SWITCH_I[0]~I .operation_mode = "input";
defparam \SWITCH_I[0]~I .output_async_reset = "none";
defparam \SWITCH_I[0]~I .output_power_up = "low";
defparam \SWITCH_I[0]~I .output_register_mode = "none";
defparam \SWITCH_I[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[1]));
// synopsys translate_off
defparam \SWITCH_I[1]~I .input_async_reset = "none";
defparam \SWITCH_I[1]~I .input_power_up = "low";
defparam \SWITCH_I[1]~I .input_register_mode = "none";
defparam \SWITCH_I[1]~I .input_sync_reset = "none";
defparam \SWITCH_I[1]~I .oe_async_reset = "none";
defparam \SWITCH_I[1]~I .oe_power_up = "low";
defparam \SWITCH_I[1]~I .oe_register_mode = "none";
defparam \SWITCH_I[1]~I .oe_sync_reset = "none";
defparam \SWITCH_I[1]~I .operation_mode = "input";
defparam \SWITCH_I[1]~I .output_async_reset = "none";
defparam \SWITCH_I[1]~I .output_power_up = "low";
defparam \SWITCH_I[1]~I .output_register_mode = "none";
defparam \SWITCH_I[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[2]));
// synopsys translate_off
defparam \SWITCH_I[2]~I .input_async_reset = "none";
defparam \SWITCH_I[2]~I .input_power_up = "low";
defparam \SWITCH_I[2]~I .input_register_mode = "none";
defparam \SWITCH_I[2]~I .input_sync_reset = "none";
defparam \SWITCH_I[2]~I .oe_async_reset = "none";
defparam \SWITCH_I[2]~I .oe_power_up = "low";
defparam \SWITCH_I[2]~I .oe_register_mode = "none";
defparam \SWITCH_I[2]~I .oe_sync_reset = "none";
defparam \SWITCH_I[2]~I .operation_mode = "input";
defparam \SWITCH_I[2]~I .output_async_reset = "none";
defparam \SWITCH_I[2]~I .output_power_up = "low";
defparam \SWITCH_I[2]~I .output_register_mode = "none";
defparam \SWITCH_I[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[3]));
// synopsys translate_off
defparam \SWITCH_I[3]~I .input_async_reset = "none";
defparam \SWITCH_I[3]~I .input_power_up = "low";
defparam \SWITCH_I[3]~I .input_register_mode = "none";
defparam \SWITCH_I[3]~I .input_sync_reset = "none";
defparam \SWITCH_I[3]~I .oe_async_reset = "none";
defparam \SWITCH_I[3]~I .oe_power_up = "low";
defparam \SWITCH_I[3]~I .oe_register_mode = "none";
defparam \SWITCH_I[3]~I .oe_sync_reset = "none";
defparam \SWITCH_I[3]~I .operation_mode = "input";
defparam \SWITCH_I[3]~I .output_async_reset = "none";
defparam \SWITCH_I[3]~I .output_power_up = "low";
defparam \SWITCH_I[3]~I .output_register_mode = "none";
defparam \SWITCH_I[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[4]));
// synopsys translate_off
defparam \SWITCH_I[4]~I .input_async_reset = "none";
defparam \SWITCH_I[4]~I .input_power_up = "low";
defparam \SWITCH_I[4]~I .input_register_mode = "none";
defparam \SWITCH_I[4]~I .input_sync_reset = "none";
defparam \SWITCH_I[4]~I .oe_async_reset = "none";
defparam \SWITCH_I[4]~I .oe_power_up = "low";
defparam \SWITCH_I[4]~I .oe_register_mode = "none";
defparam \SWITCH_I[4]~I .oe_sync_reset = "none";
defparam \SWITCH_I[4]~I .operation_mode = "input";
defparam \SWITCH_I[4]~I .output_async_reset = "none";
defparam \SWITCH_I[4]~I .output_power_up = "low";
defparam \SWITCH_I[4]~I .output_register_mode = "none";
defparam \SWITCH_I[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[5]));
// synopsys translate_off
defparam \SWITCH_I[5]~I .input_async_reset = "none";
defparam \SWITCH_I[5]~I .input_power_up = "low";
defparam \SWITCH_I[5]~I .input_register_mode = "none";
defparam \SWITCH_I[5]~I .input_sync_reset = "none";
defparam \SWITCH_I[5]~I .oe_async_reset = "none";
defparam \SWITCH_I[5]~I .oe_power_up = "low";
defparam \SWITCH_I[5]~I .oe_register_mode = "none";
defparam \SWITCH_I[5]~I .oe_sync_reset = "none";
defparam \SWITCH_I[5]~I .operation_mode = "input";
defparam \SWITCH_I[5]~I .output_async_reset = "none";
defparam \SWITCH_I[5]~I .output_power_up = "low";
defparam \SWITCH_I[5]~I .output_register_mode = "none";
defparam \SWITCH_I[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[6]));
// synopsys translate_off
defparam \SWITCH_I[6]~I .input_async_reset = "none";
defparam \SWITCH_I[6]~I .input_power_up = "low";
defparam \SWITCH_I[6]~I .input_register_mode = "none";
defparam \SWITCH_I[6]~I .input_sync_reset = "none";
defparam \SWITCH_I[6]~I .oe_async_reset = "none";
defparam \SWITCH_I[6]~I .oe_power_up = "low";
defparam \SWITCH_I[6]~I .oe_register_mode = "none";
defparam \SWITCH_I[6]~I .oe_sync_reset = "none";
defparam \SWITCH_I[6]~I .operation_mode = "input";
defparam \SWITCH_I[6]~I .output_async_reset = "none";
defparam \SWITCH_I[6]~I .output_power_up = "low";
defparam \SWITCH_I[6]~I .output_register_mode = "none";
defparam \SWITCH_I[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[7]));
// synopsys translate_off
defparam \SWITCH_I[7]~I .input_async_reset = "none";
defparam \SWITCH_I[7]~I .input_power_up = "low";
defparam \SWITCH_I[7]~I .input_register_mode = "none";
defparam \SWITCH_I[7]~I .input_sync_reset = "none";
defparam \SWITCH_I[7]~I .oe_async_reset = "none";
defparam \SWITCH_I[7]~I .oe_power_up = "low";
defparam \SWITCH_I[7]~I .oe_register_mode = "none";
defparam \SWITCH_I[7]~I .oe_sync_reset = "none";
defparam \SWITCH_I[7]~I .operation_mode = "input";
defparam \SWITCH_I[7]~I .output_async_reset = "none";
defparam \SWITCH_I[7]~I .output_power_up = "low";
defparam \SWITCH_I[7]~I .output_register_mode = "none";
defparam \SWITCH_I[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[8]));
// synopsys translate_off
defparam \SWITCH_I[8]~I .input_async_reset = "none";
defparam \SWITCH_I[8]~I .input_power_up = "low";
defparam \SWITCH_I[8]~I .input_register_mode = "none";
defparam \SWITCH_I[8]~I .input_sync_reset = "none";
defparam \SWITCH_I[8]~I .oe_async_reset = "none";
defparam \SWITCH_I[8]~I .oe_power_up = "low";
defparam \SWITCH_I[8]~I .oe_register_mode = "none";
defparam \SWITCH_I[8]~I .oe_sync_reset = "none";
defparam \SWITCH_I[8]~I .operation_mode = "input";
defparam \SWITCH_I[8]~I .output_async_reset = "none";
defparam \SWITCH_I[8]~I .output_power_up = "low";
defparam \SWITCH_I[8]~I .output_register_mode = "none";
defparam \SWITCH_I[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[9]));
// synopsys translate_off
defparam \SWITCH_I[9]~I .input_async_reset = "none";
defparam \SWITCH_I[9]~I .input_power_up = "low";
defparam \SWITCH_I[9]~I .input_register_mode = "none";
defparam \SWITCH_I[9]~I .input_sync_reset = "none";
defparam \SWITCH_I[9]~I .oe_async_reset = "none";
defparam \SWITCH_I[9]~I .oe_power_up = "low";
defparam \SWITCH_I[9]~I .oe_register_mode = "none";
defparam \SWITCH_I[9]~I .oe_sync_reset = "none";
defparam \SWITCH_I[9]~I .operation_mode = "input";
defparam \SWITCH_I[9]~I .output_async_reset = "none";
defparam \SWITCH_I[9]~I .output_power_up = "low";
defparam \SWITCH_I[9]~I .output_register_mode = "none";
defparam \SWITCH_I[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[10]));
// synopsys translate_off
defparam \SWITCH_I[10]~I .input_async_reset = "none";
defparam \SWITCH_I[10]~I .input_power_up = "low";
defparam \SWITCH_I[10]~I .input_register_mode = "none";
defparam \SWITCH_I[10]~I .input_sync_reset = "none";
defparam \SWITCH_I[10]~I .oe_async_reset = "none";
defparam \SWITCH_I[10]~I .oe_power_up = "low";
defparam \SWITCH_I[10]~I .oe_register_mode = "none";
defparam \SWITCH_I[10]~I .oe_sync_reset = "none";
defparam \SWITCH_I[10]~I .operation_mode = "input";
defparam \SWITCH_I[10]~I .output_async_reset = "none";
defparam \SWITCH_I[10]~I .output_power_up = "low";
defparam \SWITCH_I[10]~I .output_register_mode = "none";
defparam \SWITCH_I[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[11]));
// synopsys translate_off
defparam \SWITCH_I[11]~I .input_async_reset = "none";
defparam \SWITCH_I[11]~I .input_power_up = "low";
defparam \SWITCH_I[11]~I .input_register_mode = "none";
defparam \SWITCH_I[11]~I .input_sync_reset = "none";
defparam \SWITCH_I[11]~I .oe_async_reset = "none";
defparam \SWITCH_I[11]~I .oe_power_up = "low";
defparam \SWITCH_I[11]~I .oe_register_mode = "none";
defparam \SWITCH_I[11]~I .oe_sync_reset = "none";
defparam \SWITCH_I[11]~I .operation_mode = "input";
defparam \SWITCH_I[11]~I .output_async_reset = "none";
defparam \SWITCH_I[11]~I .output_power_up = "low";
defparam \SWITCH_I[11]~I .output_register_mode = "none";
defparam \SWITCH_I[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[12]));
// synopsys translate_off
defparam \SWITCH_I[12]~I .input_async_reset = "none";
defparam \SWITCH_I[12]~I .input_power_up = "low";
defparam \SWITCH_I[12]~I .input_register_mode = "none";
defparam \SWITCH_I[12]~I .input_sync_reset = "none";
defparam \SWITCH_I[12]~I .oe_async_reset = "none";
defparam \SWITCH_I[12]~I .oe_power_up = "low";
defparam \SWITCH_I[12]~I .oe_register_mode = "none";
defparam \SWITCH_I[12]~I .oe_sync_reset = "none";
defparam \SWITCH_I[12]~I .operation_mode = "input";
defparam \SWITCH_I[12]~I .output_async_reset = "none";
defparam \SWITCH_I[12]~I .output_power_up = "low";
defparam \SWITCH_I[12]~I .output_register_mode = "none";
defparam \SWITCH_I[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[13]));
// synopsys translate_off
defparam \SWITCH_I[13]~I .input_async_reset = "none";
defparam \SWITCH_I[13]~I .input_power_up = "low";
defparam \SWITCH_I[13]~I .input_register_mode = "none";
defparam \SWITCH_I[13]~I .input_sync_reset = "none";
defparam \SWITCH_I[13]~I .oe_async_reset = "none";
defparam \SWITCH_I[13]~I .oe_power_up = "low";
defparam \SWITCH_I[13]~I .oe_register_mode = "none";
defparam \SWITCH_I[13]~I .oe_sync_reset = "none";
defparam \SWITCH_I[13]~I .operation_mode = "input";
defparam \SWITCH_I[13]~I .output_async_reset = "none";
defparam \SWITCH_I[13]~I .output_power_up = "low";
defparam \SWITCH_I[13]~I .output_register_mode = "none";
defparam \SWITCH_I[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[14]));
// synopsys translate_off
defparam \SWITCH_I[14]~I .input_async_reset = "none";
defparam \SWITCH_I[14]~I .input_power_up = "low";
defparam \SWITCH_I[14]~I .input_register_mode = "none";
defparam \SWITCH_I[14]~I .input_sync_reset = "none";
defparam \SWITCH_I[14]~I .oe_async_reset = "none";
defparam \SWITCH_I[14]~I .oe_power_up = "low";
defparam \SWITCH_I[14]~I .oe_register_mode = "none";
defparam \SWITCH_I[14]~I .oe_sync_reset = "none";
defparam \SWITCH_I[14]~I .operation_mode = "input";
defparam \SWITCH_I[14]~I .output_async_reset = "none";
defparam \SWITCH_I[14]~I .output_power_up = "low";
defparam \SWITCH_I[14]~I .output_register_mode = "none";
defparam \SWITCH_I[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[15]));
// synopsys translate_off
defparam \SWITCH_I[15]~I .input_async_reset = "none";
defparam \SWITCH_I[15]~I .input_power_up = "low";
defparam \SWITCH_I[15]~I .input_register_mode = "none";
defparam \SWITCH_I[15]~I .input_sync_reset = "none";
defparam \SWITCH_I[15]~I .oe_async_reset = "none";
defparam \SWITCH_I[15]~I .oe_power_up = "low";
defparam \SWITCH_I[15]~I .oe_register_mode = "none";
defparam \SWITCH_I[15]~I .oe_sync_reset = "none";
defparam \SWITCH_I[15]~I .operation_mode = "input";
defparam \SWITCH_I[15]~I .output_async_reset = "none";
defparam \SWITCH_I[15]~I .output_power_up = "low";
defparam \SWITCH_I[15]~I .output_register_mode = "none";
defparam \SWITCH_I[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[16]));
// synopsys translate_off
defparam \SWITCH_I[16]~I .input_async_reset = "none";
defparam \SWITCH_I[16]~I .input_power_up = "low";
defparam \SWITCH_I[16]~I .input_register_mode = "none";
defparam \SWITCH_I[16]~I .input_sync_reset = "none";
defparam \SWITCH_I[16]~I .oe_async_reset = "none";
defparam \SWITCH_I[16]~I .oe_power_up = "low";
defparam \SWITCH_I[16]~I .oe_register_mode = "none";
defparam \SWITCH_I[16]~I .oe_sync_reset = "none";
defparam \SWITCH_I[16]~I .operation_mode = "input";
defparam \SWITCH_I[16]~I .output_async_reset = "none";
defparam \SWITCH_I[16]~I .output_power_up = "low";
defparam \SWITCH_I[16]~I .output_register_mode = "none";
defparam \SWITCH_I[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLOCK_O~I (
	.datain(\CLOCK_50_I~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLOCK_O));
// synopsys translate_off
defparam \VGA_CLOCK_O~I .input_async_reset = "none";
defparam \VGA_CLOCK_O~I .input_power_up = "low";
defparam \VGA_CLOCK_O~I .input_register_mode = "none";
defparam \VGA_CLOCK_O~I .input_sync_reset = "none";
defparam \VGA_CLOCK_O~I .oe_async_reset = "none";
defparam \VGA_CLOCK_O~I .oe_power_up = "low";
defparam \VGA_CLOCK_O~I .oe_register_mode = "none";
defparam \VGA_CLOCK_O~I .oe_sync_reset = "none";
defparam \VGA_CLOCK_O~I .operation_mode = "output";
defparam \VGA_CLOCK_O~I .output_async_reset = "none";
defparam \VGA_CLOCK_O~I .output_power_up = "low";
defparam \VGA_CLOCK_O~I .output_register_mode = "none";
defparam \VGA_CLOCK_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HSYNC_O~I (
	.datain(\VGA_unit|oVGA_H_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HSYNC_O));
// synopsys translate_off
defparam \VGA_HSYNC_O~I .input_async_reset = "none";
defparam \VGA_HSYNC_O~I .input_power_up = "low";
defparam \VGA_HSYNC_O~I .input_register_mode = "none";
defparam \VGA_HSYNC_O~I .input_sync_reset = "none";
defparam \VGA_HSYNC_O~I .oe_async_reset = "none";
defparam \VGA_HSYNC_O~I .oe_power_up = "low";
defparam \VGA_HSYNC_O~I .oe_register_mode = "none";
defparam \VGA_HSYNC_O~I .oe_sync_reset = "none";
defparam \VGA_HSYNC_O~I .operation_mode = "output";
defparam \VGA_HSYNC_O~I .output_async_reset = "none";
defparam \VGA_HSYNC_O~I .output_power_up = "low";
defparam \VGA_HSYNC_O~I .output_register_mode = "none";
defparam \VGA_HSYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VSYNC_O~I (
	.datain(\VGA_unit|oVGA_V_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VSYNC_O));
// synopsys translate_off
defparam \VGA_VSYNC_O~I .input_async_reset = "none";
defparam \VGA_VSYNC_O~I .input_power_up = "low";
defparam \VGA_VSYNC_O~I .input_register_mode = "none";
defparam \VGA_VSYNC_O~I .input_sync_reset = "none";
defparam \VGA_VSYNC_O~I .oe_async_reset = "none";
defparam \VGA_VSYNC_O~I .oe_power_up = "low";
defparam \VGA_VSYNC_O~I .oe_register_mode = "none";
defparam \VGA_VSYNC_O~I .oe_sync_reset = "none";
defparam \VGA_VSYNC_O~I .operation_mode = "output";
defparam \VGA_VSYNC_O~I .output_async_reset = "none";
defparam \VGA_VSYNC_O~I .output_power_up = "low";
defparam \VGA_VSYNC_O~I .output_register_mode = "none";
defparam \VGA_VSYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK_O~I (
	.datain(\VGA_unit|oVGA_BLANK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK_O));
// synopsys translate_off
defparam \VGA_BLANK_O~I .input_async_reset = "none";
defparam \VGA_BLANK_O~I .input_power_up = "low";
defparam \VGA_BLANK_O~I .input_register_mode = "none";
defparam \VGA_BLANK_O~I .input_sync_reset = "none";
defparam \VGA_BLANK_O~I .oe_async_reset = "none";
defparam \VGA_BLANK_O~I .oe_power_up = "low";
defparam \VGA_BLANK_O~I .oe_register_mode = "none";
defparam \VGA_BLANK_O~I .oe_sync_reset = "none";
defparam \VGA_BLANK_O~I .operation_mode = "output";
defparam \VGA_BLANK_O~I .output_async_reset = "none";
defparam \VGA_BLANK_O~I .output_power_up = "low";
defparam \VGA_BLANK_O~I .output_register_mode = "none";
defparam \VGA_BLANK_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC_O~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC_O));
// synopsys translate_off
defparam \VGA_SYNC_O~I .input_async_reset = "none";
defparam \VGA_SYNC_O~I .input_power_up = "low";
defparam \VGA_SYNC_O~I .input_register_mode = "none";
defparam \VGA_SYNC_O~I .input_sync_reset = "none";
defparam \VGA_SYNC_O~I .oe_async_reset = "none";
defparam \VGA_SYNC_O~I .oe_power_up = "low";
defparam \VGA_SYNC_O~I .oe_register_mode = "none";
defparam \VGA_SYNC_O~I .oe_sync_reset = "none";
defparam \VGA_SYNC_O~I .operation_mode = "output";
defparam \VGA_SYNC_O~I .output_async_reset = "none";
defparam \VGA_SYNC_O~I .output_power_up = "low";
defparam \VGA_SYNC_O~I .output_register_mode = "none";
defparam \VGA_SYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[0]));
// synopsys translate_off
defparam \VGA_RED_O[0]~I .input_async_reset = "none";
defparam \VGA_RED_O[0]~I .input_power_up = "low";
defparam \VGA_RED_O[0]~I .input_register_mode = "none";
defparam \VGA_RED_O[0]~I .input_sync_reset = "none";
defparam \VGA_RED_O[0]~I .oe_async_reset = "none";
defparam \VGA_RED_O[0]~I .oe_power_up = "low";
defparam \VGA_RED_O[0]~I .oe_register_mode = "none";
defparam \VGA_RED_O[0]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[0]~I .operation_mode = "output";
defparam \VGA_RED_O[0]~I .output_async_reset = "none";
defparam \VGA_RED_O[0]~I .output_power_up = "low";
defparam \VGA_RED_O[0]~I .output_register_mode = "none";
defparam \VGA_RED_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[1]));
// synopsys translate_off
defparam \VGA_RED_O[1]~I .input_async_reset = "none";
defparam \VGA_RED_O[1]~I .input_power_up = "low";
defparam \VGA_RED_O[1]~I .input_register_mode = "none";
defparam \VGA_RED_O[1]~I .input_sync_reset = "none";
defparam \VGA_RED_O[1]~I .oe_async_reset = "none";
defparam \VGA_RED_O[1]~I .oe_power_up = "low";
defparam \VGA_RED_O[1]~I .oe_register_mode = "none";
defparam \VGA_RED_O[1]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[1]~I .operation_mode = "output";
defparam \VGA_RED_O[1]~I .output_async_reset = "none";
defparam \VGA_RED_O[1]~I .output_power_up = "low";
defparam \VGA_RED_O[1]~I .output_register_mode = "none";
defparam \VGA_RED_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[2]~I (
	.datain(\VGA_unit|oVGA_R [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[2]));
// synopsys translate_off
defparam \VGA_RED_O[2]~I .input_async_reset = "none";
defparam \VGA_RED_O[2]~I .input_power_up = "low";
defparam \VGA_RED_O[2]~I .input_register_mode = "none";
defparam \VGA_RED_O[2]~I .input_sync_reset = "none";
defparam \VGA_RED_O[2]~I .oe_async_reset = "none";
defparam \VGA_RED_O[2]~I .oe_power_up = "low";
defparam \VGA_RED_O[2]~I .oe_register_mode = "none";
defparam \VGA_RED_O[2]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[2]~I .operation_mode = "output";
defparam \VGA_RED_O[2]~I .output_async_reset = "none";
defparam \VGA_RED_O[2]~I .output_power_up = "low";
defparam \VGA_RED_O[2]~I .output_register_mode = "none";
defparam \VGA_RED_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[3]~I (
	.datain(\VGA_unit|oVGA_R [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[3]));
// synopsys translate_off
defparam \VGA_RED_O[3]~I .input_async_reset = "none";
defparam \VGA_RED_O[3]~I .input_power_up = "low";
defparam \VGA_RED_O[3]~I .input_register_mode = "none";
defparam \VGA_RED_O[3]~I .input_sync_reset = "none";
defparam \VGA_RED_O[3]~I .oe_async_reset = "none";
defparam \VGA_RED_O[3]~I .oe_power_up = "low";
defparam \VGA_RED_O[3]~I .oe_register_mode = "none";
defparam \VGA_RED_O[3]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[3]~I .operation_mode = "output";
defparam \VGA_RED_O[3]~I .output_async_reset = "none";
defparam \VGA_RED_O[3]~I .output_power_up = "low";
defparam \VGA_RED_O[3]~I .output_register_mode = "none";
defparam \VGA_RED_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[4]~I (
	.datain(\VGA_unit|oVGA_R [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[4]));
// synopsys translate_off
defparam \VGA_RED_O[4]~I .input_async_reset = "none";
defparam \VGA_RED_O[4]~I .input_power_up = "low";
defparam \VGA_RED_O[4]~I .input_register_mode = "none";
defparam \VGA_RED_O[4]~I .input_sync_reset = "none";
defparam \VGA_RED_O[4]~I .oe_async_reset = "none";
defparam \VGA_RED_O[4]~I .oe_power_up = "low";
defparam \VGA_RED_O[4]~I .oe_register_mode = "none";
defparam \VGA_RED_O[4]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[4]~I .operation_mode = "output";
defparam \VGA_RED_O[4]~I .output_async_reset = "none";
defparam \VGA_RED_O[4]~I .output_power_up = "low";
defparam \VGA_RED_O[4]~I .output_register_mode = "none";
defparam \VGA_RED_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[5]~I (
	.datain(\VGA_unit|oVGA_R [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[5]));
// synopsys translate_off
defparam \VGA_RED_O[5]~I .input_async_reset = "none";
defparam \VGA_RED_O[5]~I .input_power_up = "low";
defparam \VGA_RED_O[5]~I .input_register_mode = "none";
defparam \VGA_RED_O[5]~I .input_sync_reset = "none";
defparam \VGA_RED_O[5]~I .oe_async_reset = "none";
defparam \VGA_RED_O[5]~I .oe_power_up = "low";
defparam \VGA_RED_O[5]~I .oe_register_mode = "none";
defparam \VGA_RED_O[5]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[5]~I .operation_mode = "output";
defparam \VGA_RED_O[5]~I .output_async_reset = "none";
defparam \VGA_RED_O[5]~I .output_power_up = "low";
defparam \VGA_RED_O[5]~I .output_register_mode = "none";
defparam \VGA_RED_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[6]~I (
	.datain(\VGA_unit|oVGA_R [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[6]));
// synopsys translate_off
defparam \VGA_RED_O[6]~I .input_async_reset = "none";
defparam \VGA_RED_O[6]~I .input_power_up = "low";
defparam \VGA_RED_O[6]~I .input_register_mode = "none";
defparam \VGA_RED_O[6]~I .input_sync_reset = "none";
defparam \VGA_RED_O[6]~I .oe_async_reset = "none";
defparam \VGA_RED_O[6]~I .oe_power_up = "low";
defparam \VGA_RED_O[6]~I .oe_register_mode = "none";
defparam \VGA_RED_O[6]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[6]~I .operation_mode = "output";
defparam \VGA_RED_O[6]~I .output_async_reset = "none";
defparam \VGA_RED_O[6]~I .output_power_up = "low";
defparam \VGA_RED_O[6]~I .output_register_mode = "none";
defparam \VGA_RED_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[7]~I (
	.datain(\VGA_unit|oVGA_R [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[7]));
// synopsys translate_off
defparam \VGA_RED_O[7]~I .input_async_reset = "none";
defparam \VGA_RED_O[7]~I .input_power_up = "low";
defparam \VGA_RED_O[7]~I .input_register_mode = "none";
defparam \VGA_RED_O[7]~I .input_sync_reset = "none";
defparam \VGA_RED_O[7]~I .oe_async_reset = "none";
defparam \VGA_RED_O[7]~I .oe_power_up = "low";
defparam \VGA_RED_O[7]~I .oe_register_mode = "none";
defparam \VGA_RED_O[7]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[7]~I .operation_mode = "output";
defparam \VGA_RED_O[7]~I .output_async_reset = "none";
defparam \VGA_RED_O[7]~I .output_power_up = "low";
defparam \VGA_RED_O[7]~I .output_register_mode = "none";
defparam \VGA_RED_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[8]~I (
	.datain(\VGA_unit|oVGA_R [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[8]));
// synopsys translate_off
defparam \VGA_RED_O[8]~I .input_async_reset = "none";
defparam \VGA_RED_O[8]~I .input_power_up = "low";
defparam \VGA_RED_O[8]~I .input_register_mode = "none";
defparam \VGA_RED_O[8]~I .input_sync_reset = "none";
defparam \VGA_RED_O[8]~I .oe_async_reset = "none";
defparam \VGA_RED_O[8]~I .oe_power_up = "low";
defparam \VGA_RED_O[8]~I .oe_register_mode = "none";
defparam \VGA_RED_O[8]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[8]~I .operation_mode = "output";
defparam \VGA_RED_O[8]~I .output_async_reset = "none";
defparam \VGA_RED_O[8]~I .output_power_up = "low";
defparam \VGA_RED_O[8]~I .output_register_mode = "none";
defparam \VGA_RED_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[9]~I (
	.datain(\VGA_unit|oVGA_R [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[9]));
// synopsys translate_off
defparam \VGA_RED_O[9]~I .input_async_reset = "none";
defparam \VGA_RED_O[9]~I .input_power_up = "low";
defparam \VGA_RED_O[9]~I .input_register_mode = "none";
defparam \VGA_RED_O[9]~I .input_sync_reset = "none";
defparam \VGA_RED_O[9]~I .oe_async_reset = "none";
defparam \VGA_RED_O[9]~I .oe_power_up = "low";
defparam \VGA_RED_O[9]~I .oe_register_mode = "none";
defparam \VGA_RED_O[9]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[9]~I .operation_mode = "output";
defparam \VGA_RED_O[9]~I .output_async_reset = "none";
defparam \VGA_RED_O[9]~I .output_power_up = "low";
defparam \VGA_RED_O[9]~I .output_register_mode = "none";
defparam \VGA_RED_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[0]));
// synopsys translate_off
defparam \VGA_GREEN_O[0]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .input_power_up = "low";
defparam \VGA_GREEN_O[0]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[0]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[0]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[0]~I .operation_mode = "output";
defparam \VGA_GREEN_O[0]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .output_power_up = "low";
defparam \VGA_GREEN_O[0]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[1]));
// synopsys translate_off
defparam \VGA_GREEN_O[1]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .input_power_up = "low";
defparam \VGA_GREEN_O[1]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[1]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[1]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[1]~I .operation_mode = "output";
defparam \VGA_GREEN_O[1]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .output_power_up = "low";
defparam \VGA_GREEN_O[1]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[2]~I (
	.datain(\VGA_unit|oVGA_G [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[2]));
// synopsys translate_off
defparam \VGA_GREEN_O[2]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .input_power_up = "low";
defparam \VGA_GREEN_O[2]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[2]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[2]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[2]~I .operation_mode = "output";
defparam \VGA_GREEN_O[2]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .output_power_up = "low";
defparam \VGA_GREEN_O[2]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[3]~I (
	.datain(\VGA_unit|oVGA_G [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[3]));
// synopsys translate_off
defparam \VGA_GREEN_O[3]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .input_power_up = "low";
defparam \VGA_GREEN_O[3]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[3]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[3]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[3]~I .operation_mode = "output";
defparam \VGA_GREEN_O[3]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .output_power_up = "low";
defparam \VGA_GREEN_O[3]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[4]~I (
	.datain(\VGA_unit|oVGA_G [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[4]));
// synopsys translate_off
defparam \VGA_GREEN_O[4]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .input_power_up = "low";
defparam \VGA_GREEN_O[4]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[4]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[4]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[4]~I .operation_mode = "output";
defparam \VGA_GREEN_O[4]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .output_power_up = "low";
defparam \VGA_GREEN_O[4]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[5]~I (
	.datain(\VGA_unit|oVGA_G [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[5]));
// synopsys translate_off
defparam \VGA_GREEN_O[5]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .input_power_up = "low";
defparam \VGA_GREEN_O[5]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[5]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[5]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[5]~I .operation_mode = "output";
defparam \VGA_GREEN_O[5]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .output_power_up = "low";
defparam \VGA_GREEN_O[5]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[6]~I (
	.datain(\VGA_unit|oVGA_G [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[6]));
// synopsys translate_off
defparam \VGA_GREEN_O[6]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .input_power_up = "low";
defparam \VGA_GREEN_O[6]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[6]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[6]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[6]~I .operation_mode = "output";
defparam \VGA_GREEN_O[6]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .output_power_up = "low";
defparam \VGA_GREEN_O[6]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[7]~I (
	.datain(\VGA_unit|oVGA_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[7]));
// synopsys translate_off
defparam \VGA_GREEN_O[7]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .input_power_up = "low";
defparam \VGA_GREEN_O[7]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[7]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[7]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[7]~I .operation_mode = "output";
defparam \VGA_GREEN_O[7]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .output_power_up = "low";
defparam \VGA_GREEN_O[7]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[8]~I (
	.datain(\VGA_unit|oVGA_G [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[8]));
// synopsys translate_off
defparam \VGA_GREEN_O[8]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .input_power_up = "low";
defparam \VGA_GREEN_O[8]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[8]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[8]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[8]~I .operation_mode = "output";
defparam \VGA_GREEN_O[8]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .output_power_up = "low";
defparam \VGA_GREEN_O[8]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[9]~I (
	.datain(\VGA_unit|oVGA_G [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[9]));
// synopsys translate_off
defparam \VGA_GREEN_O[9]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .input_power_up = "low";
defparam \VGA_GREEN_O[9]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[9]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[9]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[9]~I .operation_mode = "output";
defparam \VGA_GREEN_O[9]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .output_power_up = "low";
defparam \VGA_GREEN_O[9]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[0]));
// synopsys translate_off
defparam \VGA_BLUE_O[0]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .input_power_up = "low";
defparam \VGA_BLUE_O[0]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[0]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[0]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[0]~I .operation_mode = "output";
defparam \VGA_BLUE_O[0]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .output_power_up = "low";
defparam \VGA_BLUE_O[0]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[1]));
// synopsys translate_off
defparam \VGA_BLUE_O[1]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .input_power_up = "low";
defparam \VGA_BLUE_O[1]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[1]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[1]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[1]~I .operation_mode = "output";
defparam \VGA_BLUE_O[1]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .output_power_up = "low";
defparam \VGA_BLUE_O[1]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[2]~I (
	.datain(\VGA_unit|oVGA_B [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[2]));
// synopsys translate_off
defparam \VGA_BLUE_O[2]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .input_power_up = "low";
defparam \VGA_BLUE_O[2]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[2]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[2]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[2]~I .operation_mode = "output";
defparam \VGA_BLUE_O[2]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .output_power_up = "low";
defparam \VGA_BLUE_O[2]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[3]~I (
	.datain(\VGA_unit|oVGA_B [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[3]));
// synopsys translate_off
defparam \VGA_BLUE_O[3]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .input_power_up = "low";
defparam \VGA_BLUE_O[3]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[3]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[3]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[3]~I .operation_mode = "output";
defparam \VGA_BLUE_O[3]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .output_power_up = "low";
defparam \VGA_BLUE_O[3]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[4]~I (
	.datain(\VGA_unit|oVGA_B [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[4]));
// synopsys translate_off
defparam \VGA_BLUE_O[4]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .input_power_up = "low";
defparam \VGA_BLUE_O[4]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[4]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[4]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[4]~I .operation_mode = "output";
defparam \VGA_BLUE_O[4]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .output_power_up = "low";
defparam \VGA_BLUE_O[4]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[5]~I (
	.datain(\VGA_unit|oVGA_B [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[5]));
// synopsys translate_off
defparam \VGA_BLUE_O[5]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .input_power_up = "low";
defparam \VGA_BLUE_O[5]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[5]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[5]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[5]~I .operation_mode = "output";
defparam \VGA_BLUE_O[5]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .output_power_up = "low";
defparam \VGA_BLUE_O[5]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[6]~I (
	.datain(\VGA_unit|oVGA_B [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[6]));
// synopsys translate_off
defparam \VGA_BLUE_O[6]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .input_power_up = "low";
defparam \VGA_BLUE_O[6]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[6]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[6]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[6]~I .operation_mode = "output";
defparam \VGA_BLUE_O[6]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .output_power_up = "low";
defparam \VGA_BLUE_O[6]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[7]~I (
	.datain(\VGA_unit|oVGA_B [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[7]));
// synopsys translate_off
defparam \VGA_BLUE_O[7]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .input_power_up = "low";
defparam \VGA_BLUE_O[7]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[7]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[7]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[7]~I .operation_mode = "output";
defparam \VGA_BLUE_O[7]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .output_power_up = "low";
defparam \VGA_BLUE_O[7]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[8]~I (
	.datain(\VGA_unit|oVGA_B [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[8]));
// synopsys translate_off
defparam \VGA_BLUE_O[8]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .input_power_up = "low";
defparam \VGA_BLUE_O[8]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[8]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[8]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[8]~I .operation_mode = "output";
defparam \VGA_BLUE_O[8]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .output_power_up = "low";
defparam \VGA_BLUE_O[8]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[9]~I (
	.datain(\VGA_unit|oVGA_B [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[9]));
// synopsys translate_off
defparam \VGA_BLUE_O[9]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .input_power_up = "low";
defparam \VGA_BLUE_O[9]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[9]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[9]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[9]~I .operation_mode = "output";
defparam \VGA_BLUE_O[9]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .output_power_up = "low";
defparam \VGA_BLUE_O[9]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[0]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[0]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[0]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[0]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[1]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[1]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[1]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[1]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[2]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[2]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[2]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[2]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[3]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[3]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[3]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[3]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[4]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[4]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[4]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[4]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[5]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[5]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[5]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[5]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[6]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[6]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[6]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[6]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[7]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[7]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[7]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[7]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[8]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[8]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[8]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[8]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[9]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[9]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[9]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[9]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[10]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[10]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[10]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[10]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[11]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[11]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[11]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[11]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[12]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[12]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[12]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[12]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[13]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[13]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[13]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[13]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[14]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[14]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[14]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[14]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[15]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[15]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[15]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[15]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[16]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[16]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[16]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[16]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[17]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[17]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[17]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[17]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_UB_N_O~I (
	.datain(\SRAM_unit|SRAM_LB_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N_O));
// synopsys translate_off
defparam \SRAM_UB_N_O~I .input_async_reset = "none";
defparam \SRAM_UB_N_O~I .input_power_up = "low";
defparam \SRAM_UB_N_O~I .input_register_mode = "none";
defparam \SRAM_UB_N_O~I .input_sync_reset = "none";
defparam \SRAM_UB_N_O~I .oe_async_reset = "none";
defparam \SRAM_UB_N_O~I .oe_power_up = "low";
defparam \SRAM_UB_N_O~I .oe_register_mode = "none";
defparam \SRAM_UB_N_O~I .oe_sync_reset = "none";
defparam \SRAM_UB_N_O~I .operation_mode = "output";
defparam \SRAM_UB_N_O~I .output_async_reset = "none";
defparam \SRAM_UB_N_O~I .output_power_up = "low";
defparam \SRAM_UB_N_O~I .output_register_mode = "none";
defparam \SRAM_UB_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_LB_N_O~I (
	.datain(\SRAM_unit|SRAM_LB_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N_O));
// synopsys translate_off
defparam \SRAM_LB_N_O~I .input_async_reset = "none";
defparam \SRAM_LB_N_O~I .input_power_up = "low";
defparam \SRAM_LB_N_O~I .input_register_mode = "none";
defparam \SRAM_LB_N_O~I .input_sync_reset = "none";
defparam \SRAM_LB_N_O~I .oe_async_reset = "none";
defparam \SRAM_LB_N_O~I .oe_power_up = "low";
defparam \SRAM_LB_N_O~I .oe_register_mode = "none";
defparam \SRAM_LB_N_O~I .oe_sync_reset = "none";
defparam \SRAM_LB_N_O~I .operation_mode = "output";
defparam \SRAM_LB_N_O~I .output_async_reset = "none";
defparam \SRAM_LB_N_O~I .output_power_up = "low";
defparam \SRAM_LB_N_O~I .output_register_mode = "none";
defparam \SRAM_LB_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_WE_N_O~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N_O));
// synopsys translate_off
defparam \SRAM_WE_N_O~I .input_async_reset = "none";
defparam \SRAM_WE_N_O~I .input_power_up = "low";
defparam \SRAM_WE_N_O~I .input_register_mode = "none";
defparam \SRAM_WE_N_O~I .input_sync_reset = "none";
defparam \SRAM_WE_N_O~I .oe_async_reset = "none";
defparam \SRAM_WE_N_O~I .oe_power_up = "low";
defparam \SRAM_WE_N_O~I .oe_register_mode = "none";
defparam \SRAM_WE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_WE_N_O~I .operation_mode = "output";
defparam \SRAM_WE_N_O~I .output_async_reset = "none";
defparam \SRAM_WE_N_O~I .output_power_up = "low";
defparam \SRAM_WE_N_O~I .output_register_mode = "none";
defparam \SRAM_WE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_CE_N_O~I (
	.datain(!\SRAM_unit|SRAM_CE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N_O));
// synopsys translate_off
defparam \SRAM_CE_N_O~I .input_async_reset = "none";
defparam \SRAM_CE_N_O~I .input_power_up = "low";
defparam \SRAM_CE_N_O~I .input_register_mode = "none";
defparam \SRAM_CE_N_O~I .input_sync_reset = "none";
defparam \SRAM_CE_N_O~I .oe_async_reset = "none";
defparam \SRAM_CE_N_O~I .oe_power_up = "low";
defparam \SRAM_CE_N_O~I .oe_register_mode = "none";
defparam \SRAM_CE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_CE_N_O~I .operation_mode = "output";
defparam \SRAM_CE_N_O~I .output_async_reset = "none";
defparam \SRAM_CE_N_O~I .output_power_up = "low";
defparam \SRAM_CE_N_O~I .output_register_mode = "none";
defparam \SRAM_CE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_OE_N_O~I (
	.datain(!\SRAM_unit|SRAM_CE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N_O));
// synopsys translate_off
defparam \SRAM_OE_N_O~I .input_async_reset = "none";
defparam \SRAM_OE_N_O~I .input_power_up = "low";
defparam \SRAM_OE_N_O~I .input_register_mode = "none";
defparam \SRAM_OE_N_O~I .input_sync_reset = "none";
defparam \SRAM_OE_N_O~I .oe_async_reset = "none";
defparam \SRAM_OE_N_O~I .oe_power_up = "low";
defparam \SRAM_OE_N_O~I .oe_register_mode = "none";
defparam \SRAM_OE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_OE_N_O~I .operation_mode = "output";
defparam \SRAM_OE_N_O~I .output_async_reset = "none";
defparam \SRAM_OE_N_O~I .output_power_up = "low";
defparam \SRAM_OE_N_O~I .output_register_mode = "none";
defparam \SRAM_OE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
