library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity rfDemo is
	port(
		CLK_50 : in std_logic;
		
		memory_mem_a             : out   std_logic_vector(14 downto 0);
		memory_mem_ba            : out   std_logic_vector(2 downto 0);
		memory_mem_ck            : out   std_logic;
		memory_mem_ck_n          : out   std_logic;
		memory_mem_cke           : out   std_logic;
		memory_mem_cs_n          : out   std_logic;
		memory_mem_ras_n         : out   std_logic;
		memory_mem_cas_n         : out   std_logic;
		memory_mem_we_n          : out   std_logic;
		memory_mem_reset_n       : out   std_logic;
		memory_mem_dq            : inout std_logic_vector(31 downto 0);
		memory_mem_dqs           : inout std_logic_vector(3 downto 0);
		memory_mem_dqs_n         : inout std_logic_vector(3 downto 0);
		memory_mem_odt           : out   std_logic;
		memory_mem_dm            : out   std_logic_vector(3 downto 0);
		memory_oct_rzqin         : in    std_logic;
		reset_reset_n            : in    std_logic;
		
		TXD : out std_logic_vector(11 downto 0);
		TXEN : out std_logic;
		TXIQSEL : out std_logic;
		TXCLK : in std_logic
	);
end rfDemo;