
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic22' (Linux_x86_64 version 3.10.0-1160.95.1.el7.x86_64) on Sun Oct 15 15:17:52 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/data_preprocess'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_data_preprocess 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/data_preprocess/proj_data_preprocess'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/data_preprocess/proj_data_preprocess/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files linear.cpp -cflags -I/users/student/mr111/jhchen22/Vitis_Libraries/vision/L1/include/ -std=c++0x -I/users/student/mr111/jhchen22/OpenCV/source/opencv/install/include/opencv4/ 
INFO: [HLS 200-10] Adding design file 'linear.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data_preprocess.cpp -cflags -I/users/student/mr111/jhchen22/Vitis_Libraries/vision/L1/include/ -std=c++0x -I/users/student/mr111/jhchen22/OpenCV/source/opencv/install/include/opencv4/ 
INFO: [HLS 200-10] Adding test bench file 'data_preprocess.cpp' to the project
INFO: [HLS 200-1510] Running: add_files linear_parameters.txt 
INFO: [HLS 200-10] Adding design file 'linear_parameters.txt' to the project
INFO: [HLS 200-1510] Running: add_files ILSVRC2012_val_00047654.JPEG 
INFO: [HLS 200-10] Adding design file 'ILSVRC2012_val_00047654.JPEG' to the project
INFO: [HLS 200-1510] Running: set_top linear 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/data_preprocess/proj_data_preprocess/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/data_preprocess/proj_data_preprocess/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 50 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -L/users/student/mr111/jhchen22/OpenCV/source/opencv/install/lib64/ -lopencv_core -lopencv_imgcodecs -lopencv_imgproc -lopencv_dnn -argv  ILSVRC2012_val_00047654.JPEG 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../data_preprocess.cpp in debug mode
   Compiling ../../../../linear.cpp in debug mode
   Generating csim.exe
Origin image: 500 375 3
Croped image: 224 224 3
Image Preprocess result: 
-1.12471 -1.08985 -1.14213 -1.17699 -1.12471 -1.07242 -1.0027 -1.07242
-1.05499 -1.02013 -1.07242 -1.12471 -1.03756 -0.985272 -0.950414 -1.02013
-1.03756 -0.985272 -0.985272 -1.02013 -0.985272 -1.0027 -1.02013 -1.03756
-1.05499 -0.950414 -0.950414 -0.967843 -1.02013 -1.03756 -1.07242 -1.07242
-1.08985 -0.985272 -1.0027 -1.0027 -1.07242 -1.08985 -1.07242 -1.05499
-1.08985 -1.03756 -1.08985 -1.07242 -1.10728 -1.10728 -1.07242 -1.05499
-1.03756 -1.03756 -1.0027 -1.0027 -1.08985 -1.05499 -1.03756 -1.02013
-1.0027 -1.02013 -1.0027 -0.985272 -1.05499 -1.03756 -1.02013 -1.0027

HOST-INFO: loading norm.norm.weight value...
HOST-INFO: loading norm.norm.bias value...
HOST-INFO: loading head.weight value...
HOST-INFO: loading head.bias value...

Linear result: 
-0.789721 0.38872 0.407852 -0.0586682 -0.471347 -0.413131 -0.393396 0.28662 -0.0951742 0.0338863

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.45 seconds. CPU system time: 0.79 seconds. Elapsed time: 5.7 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9.42 seconds. Total CPU system time: 1.55 seconds. Total elapsed time: 11.03 seconds; peak allocated memory: 776.172 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Oct 15 15:18:03 2023...
