# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MemoryIP.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" \
"../../../../MemoryIP.srcs/sources_1/new/RAM_B_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
