Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Sun Jun  1 21:45:36 2025
| Host             : Torchet running 64-bit major release  (build 9200)
| Command          : report_power -file scalp_user_design_power_routed.rpt -pb scalp_user_design_power_summary_routed.pb -rpx scalp_user_design_power_routed.rpx
| Design           : scalp_user_design
| Device           : xc7z015clg485-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.822        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.695        |
| Device Static (W)        | 0.127        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 76.6         |
| Junction Temperature (C) | 33.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.043 |        9 |       --- |             --- |
| Slice Logic              |     0.008 |    15766 |       --- |             --- |
|   LUT as Logic           |     0.007 |     4938 |     46200 |           10.69 |
|   Register               |    <0.001 |     7536 |     92400 |            8.16 |
|   CARRY4                 |    <0.001 |      197 |     11550 |            1.71 |
|   LUT as Shift Register  |    <0.001 |      411 |     14400 |            2.85 |
|   LUT as Distributed RAM |    <0.001 |       24 |     14400 |            0.17 |
|   F7/F8 Muxes            |    <0.001 |       70 |     46200 |            0.15 |
|   Others                 |     0.000 |     1222 |       --- |             --- |
| Signals                  |     0.015 |    11932 |       --- |             --- |
| Block RAM                |     0.013 |     66.5 |        95 |           70.00 |
| MMCM                     |     0.226 |        2 |         3 |           66.67 |
| DSPs                     |     0.012 |       14 |       160 |            8.75 |
| I/O                      |     0.160 |       30 |       150 |           20.00 |
| PS7                      |     1.219 |        1 |       --- |             --- |
| Static Power             |     0.127 |          |           |                 |
| Total                    |     1.822 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.103 |       0.092 |      0.012 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.137 |       0.126 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.064 |       0.063 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.740 |       0.719 |      0.021 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.311 |       0.309 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                   | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125_scalp_zynqps_sys_clock_0                                                           | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0                                                     |             8.0 |
| clk_fpga_0                                                                                 | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                    |             8.0 |
| clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                   | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 |             4.1 |
| clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                    | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  |            20.8 |
| clkfbout_scalp_zynqps_sys_clock_0                                                          | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkfbout_scalp_zynqps_sys_clock_0                                                    |             8.0 |
| clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                   | PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 |            48.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                        |            33.0 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| scalp_user_design                |     1.695 |
|   PLxB.HdmixB.TxxI               |     0.159 |
|     Vga2HdmiConvertxB.Vga2HdmixI |     0.158 |
|   PLxB.ImGenxB.MandelCalc        |     0.018 |
|     A2mB2_Mult                   |     0.003 |
|     AB_Mult                      |     0.002 |
|     ZIM                          |     0.001 |
|     ZIM2                         |     0.002 |
|     ZIM_N1                       |     0.001 |
|     ZNORM2                       |     0.001 |
|     ZRE                          |     0.001 |
|     ZRE2                         |     0.001 |
|     ZRE_N1                       |     0.001 |
|   PLxB.ImGenxB.Mem1              |     0.008 |
|     U0                           |     0.008 |
|       inst_blk_mem_gen           |     0.008 |
|   PLxB.ScalpClpxNumRegsxI        |     0.001 |
|   PLxB.ScalpFirmwareIDxI         |     0.001 |
|   PSxB.ZynqxI                    |     1.468 |
|     PlatformxB.ScalpZynqPSxI     |     1.468 |
|       axi_iic_ioext              |     0.003 |
|       processing_system7_0       |     1.220 |
|       ps7_0_axi_periph           |     0.007 |
|       sys_clock                  |     0.108 |
|       system_ila_0               |     0.008 |
|       vga_hdmi_clk_rst_sys_0     |     0.121 |
|   dbg_hub                        |     0.004 |
|     inst                         |     0.004 |
|       BSCANID.u_xsdbm_id         |     0.004 |
|   u_ila_0                        |     0.021 |
|     inst                         |     0.021 |
|       ila_core_inst              |     0.021 |
|   u_ila_1                        |     0.010 |
|     inst                         |     0.010 |
|       ila_core_inst              |     0.010 |
+----------------------------------+-----------+


