{
  "module_name": "decl.h",
  "hash_id": "3bd73b201e274fd931013014d50398a42c031c21fc64275b3cf43c1bf09d2f49",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/marvell/mwifiex/decl.h",
  "human_readable_source": " \n \n\n#ifndef _MWIFIEX_DECL_H_\n#define _MWIFIEX_DECL_H_\n\n#undef pr_fmt\n#define pr_fmt(fmt)\tKBUILD_MODNAME \": \" fmt\n\n#include <linux/wait.h>\n#include <linux/timer.h>\n#include <linux/ieee80211.h>\n#include <uapi/linux/if_arp.h>\n#include <net/cfg80211.h>\n\n#define MWIFIEX_BSS_COEX_COUNT\t     2\n#define MWIFIEX_MAX_BSS_NUM         (3)\n\n#define MWIFIEX_DMA_ALIGN_SZ\t    64\n#define MWIFIEX_RX_HEADROOM\t    64\n#define MAX_TXPD_SZ\t\t    32\n#define INTF_HDR_ALIGN\t\t     4\n\n#define MWIFIEX_MIN_DATA_HEADER_LEN (MWIFIEX_DMA_ALIGN_SZ + INTF_HDR_ALIGN + \\\n\t\t\t\t     MAX_TXPD_SZ)\n#define MWIFIEX_MGMT_FRAME_HEADER_SIZE\t8\t \n\n#define MWIFIEX_MAX_TX_BASTREAM_SUPPORTED\t2\n#define MWIFIEX_MAX_RX_BASTREAM_SUPPORTED\t16\n#define MWIFIEX_MAX_TDLS_PEER_SUPPORTED 8\n\n#define MWIFIEX_STA_AMPDU_DEF_TXWINSIZE        64\n#define MWIFIEX_STA_AMPDU_DEF_RXWINSIZE        64\n#define MWIFIEX_STA_COEX_AMPDU_DEF_RXWINSIZE   16\n\n#define MWIFIEX_UAP_AMPDU_DEF_TXWINSIZE        32\n\n#define MWIFIEX_UAP_COEX_AMPDU_DEF_RXWINSIZE   16\n\n#define MWIFIEX_UAP_AMPDU_DEF_RXWINSIZE        16\n#define MWIFIEX_11AC_STA_AMPDU_DEF_TXWINSIZE   64\n#define MWIFIEX_11AC_STA_AMPDU_DEF_RXWINSIZE   64\n#define MWIFIEX_11AC_UAP_AMPDU_DEF_TXWINSIZE   64\n#define MWIFIEX_11AC_UAP_AMPDU_DEF_RXWINSIZE   64\n\n#define MWIFIEX_DEFAULT_BLOCK_ACK_TIMEOUT  0xffff\n\n#define MWIFIEX_RATE_BITMAP_MCS0   32\n\n#define MWIFIEX_RX_DATA_BUF_SIZE     (4 * 1024)\n#define MWIFIEX_RX_CMD_BUF_SIZE\t     (2 * 1024)\n\n#define MAX_BEACON_PERIOD                  (4000)\n#define MIN_BEACON_PERIOD                  (50)\n#define MAX_DTIM_PERIOD                    (100)\n#define MIN_DTIM_PERIOD                    (1)\n\n#define MWIFIEX_RTS_MIN_VALUE              (0)\n#define MWIFIEX_RTS_MAX_VALUE              (2347)\n#define MWIFIEX_FRAG_MIN_VALUE             (256)\n#define MWIFIEX_FRAG_MAX_VALUE             (2346)\n#define MWIFIEX_WMM_VERSION                0x01\n#define MWIFIEX_WMM_SUBTYPE                0x01\n\n#define MWIFIEX_RETRY_LIMIT                14\n#define MWIFIEX_SDIO_BLOCK_SIZE            256\n\n#define MWIFIEX_BUF_FLAG_REQUEUED_PKT      BIT(0)\n#define MWIFIEX_BUF_FLAG_BRIDGED_PKT\t   BIT(1)\n#define MWIFIEX_BUF_FLAG_TDLS_PKT\t   BIT(2)\n#define MWIFIEX_BUF_FLAG_EAPOL_TX_STATUS   BIT(3)\n#define MWIFIEX_BUF_FLAG_ACTION_TX_STATUS  BIT(4)\n#define MWIFIEX_BUF_FLAG_AGGR_PKT          BIT(5)\n\n#define MWIFIEX_BRIDGED_PKTS_THR_HIGH      1024\n#define MWIFIEX_BRIDGED_PKTS_THR_LOW        128\n\n#define MWIFIEX_TDLS_DISABLE_LINK             0x00\n#define MWIFIEX_TDLS_ENABLE_LINK              0x01\n#define MWIFIEX_TDLS_CREATE_LINK              0x02\n#define MWIFIEX_TDLS_CONFIG_LINK              0x03\n\n#define MWIFIEX_TDLS_RSSI_HIGH\t\t50\n#define MWIFIEX_TDLS_RSSI_LOW\t\t55\n#define MWIFIEX_TDLS_MAX_FAIL_COUNT      4\n#define MWIFIEX_AUTO_TDLS_IDLE_TIME     10\n\n \n#define MWIFIEX_RATE_INDEX_MCS0 12\n \n#define MWIFIEX_BW20_MCS_NUM 15\n\n \n#define MWIFIEX_RATE_INDEX_OFDM0   4\n\n#define MWIFIEX_MAX_STA_NUM\t\t3\n#define MWIFIEX_MAX_UAP_NUM\t\t3\n#define MWIFIEX_MAX_P2P_NUM\t\t3\n\n#define MWIFIEX_A_BAND_START_FREQ\t5000\n\n \n#define SDIO_MAX_AGGR_BUF_SIZE\t\t(256 * 255)\n#define BLOCK_NUMBER_OFFSET\t\t15\n#define SDIO_HEADER_OFFSET\t\t28\n\n#define MWIFIEX_SIZE_4K 0x4000\n\nenum mwifiex_bss_type {\n\tMWIFIEX_BSS_TYPE_STA = 0,\n\tMWIFIEX_BSS_TYPE_UAP = 1,\n\tMWIFIEX_BSS_TYPE_P2P = 2,\n\tMWIFIEX_BSS_TYPE_ANY = 0xff,\n};\n\nenum mwifiex_bss_role {\n\tMWIFIEX_BSS_ROLE_STA = 0,\n\tMWIFIEX_BSS_ROLE_UAP = 1,\n\tMWIFIEX_BSS_ROLE_ANY = 0xff,\n};\n\nenum mwifiex_tdls_status {\n\tTDLS_NOT_SETUP = 0,\n\tTDLS_SETUP_INPROGRESS,\n\tTDLS_SETUP_COMPLETE,\n\tTDLS_SETUP_FAILURE,\n\tTDLS_LINK_TEARDOWN,\n\tTDLS_CHAN_SWITCHING,\n\tTDLS_IN_BASE_CHAN,\n\tTDLS_IN_OFF_CHAN,\n};\n\nenum mwifiex_tdls_error_code {\n\tTDLS_ERR_NO_ERROR = 0,\n\tTDLS_ERR_INTERNAL_ERROR,\n\tTDLS_ERR_MAX_LINKS_EST,\n\tTDLS_ERR_LINK_EXISTS,\n\tTDLS_ERR_LINK_NONEXISTENT,\n\tTDLS_ERR_PEER_STA_UNREACHABLE = 25,\n};\n\n#define BSS_ROLE_BIT_MASK    BIT(0)\n\n#define GET_BSS_ROLE(priv)   ((priv)->bss_role & BSS_ROLE_BIT_MASK)\n\nenum mwifiex_data_frame_type {\n\tMWIFIEX_DATA_FRAME_TYPE_ETH_II = 0,\n\tMWIFIEX_DATA_FRAME_TYPE_802_11,\n};\n\nstruct mwifiex_fw_image {\n\tu8 *helper_buf;\n\tu32 helper_len;\n\tu8 *fw_buf;\n\tu32 fw_len;\n};\n\nstruct mwifiex_802_11_ssid {\n\tu32 ssid_len;\n\tu8 ssid[IEEE80211_MAX_SSID_LEN];\n};\n\nstruct mwifiex_wait_queue {\n\twait_queue_head_t wait;\n\tint status;\n};\n\nstruct mwifiex_rxinfo {\n\tstruct sk_buff *parent;\n\tu8 bss_num;\n\tu8 bss_type;\n\tu8 use_count;\n\tu8 buf_type;\n};\n\nstruct mwifiex_txinfo {\n\tu8 flags;\n\tu8 bss_num;\n\tu8 bss_type;\n\tu8 aggr_num;\n\tu32 pkt_len;\n\tu8 ack_frame_id;\n\tu64 cookie;\n};\n\nenum mwifiex_wmm_ac_e {\n\tWMM_AC_BK,\n\tWMM_AC_BE,\n\tWMM_AC_VI,\n\tWMM_AC_VO\n} __packed;\n\nstruct ieee_types_wmm_ac_parameters {\n\tu8 aci_aifsn_bitmap;\n\tu8 ecw_bitmap;\n\t__le16 tx_op_limit;\n} __packed;\n\nstruct mwifiex_types_wmm_info {\n\tu8 oui[4];\n\tu8 subtype;\n\tu8 version;\n\tu8 qos_info;\n\tu8 reserved;\n\tstruct ieee_types_wmm_ac_parameters ac_params[IEEE80211_NUM_ACS];\n} __packed;\n\nstruct mwifiex_arp_eth_header {\n\tstruct arphdr hdr;\n\tu8 ar_sha[ETH_ALEN];\n\tu8 ar_sip[4];\n\tu8 ar_tha[ETH_ALEN];\n\tu8 ar_tip[4];\n} __packed;\n\nstruct mwifiex_chan_stats {\n\tu8 chan_num;\n\tu8 bandcfg;\n\tu8 flags;\n\ts8 noise;\n\tu16 total_bss;\n\tu16 cca_scan_dur;\n\tu16 cca_busy_dur;\n} __packed;\n\n#define MWIFIEX_HIST_MAX_SAMPLES\t1048576\n#define MWIFIEX_MAX_RX_RATES\t\t     44\n#define MWIFIEX_MAX_AC_RX_RATES\t\t     74\n#define MWIFIEX_MAX_SNR\t\t\t    256\n#define MWIFIEX_MAX_NOISE_FLR\t\t    256\n#define MWIFIEX_MAX_SIG_STRENGTH\t    256\n\nstruct mwifiex_histogram_data {\n\tatomic_t rx_rate[MWIFIEX_MAX_AC_RX_RATES];\n\tatomic_t snr[MWIFIEX_MAX_SNR];\n\tatomic_t noise_flr[MWIFIEX_MAX_NOISE_FLR];\n\tatomic_t sig_str[MWIFIEX_MAX_SIG_STRENGTH];\n\tatomic_t num_samples;\n};\n\nstruct mwifiex_iface_comb {\n\tu8 sta_intf;\n\tu8 uap_intf;\n\tu8 p2p_intf;\n};\n\nstruct mwifiex_radar_params {\n\tstruct cfg80211_chan_def *chandef;\n\tu32 cac_time_ms;\n} __packed;\n\nstruct mwifiex_11h_intf_state {\n\tbool is_11h_enabled;\n\tbool is_11h_active;\n} __packed;\n\n#define MWIFIEX_FW_DUMP_IDX\t\t0xff\n#define MWIFIEX_FW_DUMP_MAX_MEMSIZE     0x160000\n#define MWIFIEX_DRV_INFO_IDX\t\t20\n#define FW_DUMP_MAX_NAME_LEN\t\t8\n#define FW_DUMP_HOST_READY      0xEE\n#define FW_DUMP_DONE\t\t\t0xFF\n#define FW_DUMP_READ_DONE\t\t0xFE\n\nstruct memory_type_mapping {\n\tu8 mem_name[FW_DUMP_MAX_NAME_LEN];\n\tu8 *mem_ptr;\n\tu32 mem_size;\n\tu8 done_flag;\n};\n\nenum rdwr_status {\n\tRDWR_STATUS_SUCCESS = 0,\n\tRDWR_STATUS_FAILURE = 1,\n\tRDWR_STATUS_DONE = 2\n};\n\nenum mwifiex_chan_width {\n\tCHAN_BW_20MHZ = 0,\n\tCHAN_BW_10MHZ,\n\tCHAN_BW_40MHZ,\n\tCHAN_BW_80MHZ,\n\tCHAN_BW_8080MHZ,\n\tCHAN_BW_160MHZ,\n\tCHAN_BW_5MHZ,\n};\n\nenum mwifiex_chan_offset {\n\tSEC_CHAN_NONE = 0,\n\tSEC_CHAN_ABOVE = 1,\n\tSEC_CHAN_5MHZ = 2,\n\tSEC_CHAN_BELOW = 3\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}