# Master Interface for Test Pattern Generator IP

This is an AXI4-Lite Master interface to drive AXI4-Lite accessible registers of the Test Pattern Generator IP.  <br /><br />
Modify the state machine accordingly to change the values of the registers.
