Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Jan 14 22:24:01 2019
| Host             : LAPTOP-N0SGJDBA running 64-bit major release  (build 9200)
| Command          : report_power -file camera_top_module_power_routed.rpt -pb camera_top_module_power_summary_routed.pb -rpx camera_top_module_power_routed.rpx
| Design           : camera_top_module
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 17.943 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 16.773                           |
| Device Static (W)        | 1.170                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     1.719 |     1924 |       --- |             --- |
|   LUT as Logic          |     1.561 |      597 |     53200 |            1.12 |
|   Register              |     0.063 |      340 |    106400 |            0.32 |
|   CARRY4                |     0.038 |       18 |     13300 |            0.14 |
|   F7/F8 Muxes           |     0.027 |       82 |     53200 |            0.15 |
|   BUFG                  |     0.023 |        4 |        32 |           12.50 |
|   LUT as Shift Register |     0.006 |      573 |     17400 |            3.29 |
|   Others                |     0.000 |      247 |       --- |             --- |
| Signals                 |     5.298 |     1256 |       --- |             --- |
| Block RAM               |     0.143 |       75 |       140 |           53.57 |
| MMCM                    |     3.450 |        1 |         4 |           25.00 |
| I/O                     |     6.164 |       31 |       200 |           15.50 |
| Static Power            |     1.170 |          |           |                 |
| Total                   |    17.943 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.574 |       7.231 |      0.343 |
| Vccaux    |       1.800 |     2.219 |       2.119 |      0.100 |
| Vcco33    |       3.300 |     1.733 |       1.732 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.123 |       0.012 |      0.111 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| camera_top_module                              |    16.773 |
|   camera_top_module                            |    10.431 |
|     bm                                         |     1.146 |
|       U0                                       |     1.146 |
|         inst_blk_mem_gen                       |     1.146 |
|           gnbram.gnativebmg.native_blk_mem_gen |     1.146 |
|             valid.cstr                         |     1.146 |
|               has_mux_b.B                      |     0.298 |
|               ramloop[17].ram.r                |     0.047 |
|                 prim_noinit.ram                |     0.047 |
|               ramloop[18].ram.r                |     0.019 |
|                 prim_noinit.ram                |     0.019 |
|               ramloop[19].ram.r                |     0.018 |
|                 prim_noinit.ram                |     0.018 |
|               ramloop[20].ram.r                |     0.011 |
|                 prim_noinit.ram                |     0.011 |
|               ramloop[21].ram.r                |     0.017 |
|                 prim_noinit.ram                |     0.017 |
|               ramloop[22].ram.r                |     0.010 |
|                 prim_noinit.ram                |     0.010 |
|               ramloop[23].ram.r                |     0.010 |
|                 prim_noinit.ram                |     0.010 |
|               ramloop[24].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[25].ram.r                |     0.017 |
|                 prim_noinit.ram                |     0.017 |
|               ramloop[26].ram.r                |     0.010 |
|                 prim_noinit.ram                |     0.010 |
|               ramloop[27].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[28].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[29].ram.r                |     0.011 |
|                 prim_noinit.ram                |     0.011 |
|               ramloop[30].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[31].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[32].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[33].ram.r                |     0.015 |
|                 prim_noinit.ram                |     0.015 |
|               ramloop[34].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[35].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[36].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[37].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[38].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[39].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[40].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[41].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[42].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[43].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[44].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[45].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[46].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[47].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[48].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[49].ram.r                |     0.016 |
|                 prim_noinit.ram                |     0.016 |
|               ramloop[50].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[51].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[52].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[53].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[54].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[55].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[56].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[57].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[58].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[59].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[60].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[61].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[62].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[63].ram.r                |     0.005 |
|                 prim_noinit.ram                |     0.005 |
|               ramloop[64].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[65].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[66].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[67].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[68].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[69].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[6].ram.r                 |     0.078 |
|                 prim_noinit.ram                |     0.078 |
|               ramloop[70].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[71].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[72].ram.r                |     0.005 |
|                 prim_noinit.ram                |     0.005 |
|               ramloop[73].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[74].ram.r                |     0.014 |
|                 prim_noinit.ram                |     0.014 |
|               ramloop[75].ram.r                |     0.005 |
|                 prim_noinit.ram                |     0.005 |
|               ramloop[76].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[77].ram.r                |     0.013 |
|                 prim_noinit.ram                |     0.013 |
|               ramloop[78].ram.r                |     0.009 |
|                 prim_noinit.ram                |     0.009 |
|               ramloop[79].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[7].ram.r                 |     0.029 |
|                 prim_noinit.ram                |     0.029 |
|               ramloop[80].ram.r                |     0.007 |
|                 prim_noinit.ram                |     0.007 |
|               ramloop[81].ram.r                |     0.015 |
|                 prim_noinit.ram                |     0.015 |
|               ramloop[82].ram.r                |     0.011 |
|                 prim_noinit.ram                |     0.011 |
|               ramloop[83].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[84].ram.r                |     0.021 |
|                 prim_noinit.ram                |     0.021 |
|               ramloop[85].ram.r                |     0.008 |
|                 prim_noinit.ram                |     0.008 |
|               ramloop[86].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[87].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[88].ram.r                |     0.006 |
|                 prim_noinit.ram                |     0.006 |
|               ramloop[89].ram.r                |     0.020 |
|                 prim_noinit.ram                |     0.020 |
|               ramloop[8].ram.r                 |     0.021 |
|                 prim_noinit.ram                |     0.021 |
|               ramloop[90].ram.r                |     0.012 |
|                 prim_noinit.ram                |     0.012 |
|               ramloop[91].ram.r                |     0.013 |
|                 prim_noinit.ram                |     0.013 |
|               ramloop[9].ram.r                 |     0.011 |
|                 prim_noinit.ram                |     0.011 |
|     btn_db                                     |     0.079 |
|     camera_controller                          |     0.381 |
|       i2c                                      |     0.311 |
|       rg                                       |     0.035 |
|     capture                                    |     1.251 |
|     clock_divider                              |     3.600 |
|     rgb2hls_1                                  |     0.511 |
|     sobel_bitwise_1                            |     2.973 |
|     vga1                                       |     0.490 |
+------------------------------------------------+-----------+


