<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OUR_PROCESSOR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_module.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Top_module.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_module.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_module_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_module_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top_module_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_module_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="accumulator.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="accumulator.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="accumulator.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="demux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="demux.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instruction_reg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="instruction_reg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="instruction_reg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instruction_reg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="register16.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="register16.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register16.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register16.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="register16.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="register16.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="register16_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="register16_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="register16_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="register_16.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="register_16.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="register_16.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="register_16.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="register_16.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="register_16.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_16.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_16.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="register_16.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="register_16.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="register_16_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="register_16_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="register_16_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="register_16_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="register_16_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="register_16_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sel_addr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sel_addr.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sel_addr.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1498056807" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1498056807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498123181" xil_pn:in_ck="-511653906698559354" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1498123181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SM.v"/>
      <outfile xil_pn:name="Top_module.v"/>
      <outfile xil_pn:name="accumulator.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="demux.v"/>
      <outfile xil_pn:name="instruction_reg.v"/>
      <outfile xil_pn:name="register16.v"/>
      <outfile xil_pn:name="sel_addr.v"/>
    </transform>
    <transform xil_pn:end_ts="1498122685" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="415371408441818255" xil_pn:start_ts="1498122685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498122685" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="624050057971143245" xil_pn:start_ts="1498122685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498056807" xil_pn:in_ck="2624324694208676001" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6790842694643345982" xil_pn:start_ts="1498056807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory.v"/>
    </transform>
    <transform xil_pn:end_ts="1498123190" xil_pn:in_ck="-511653906698559354" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1498123190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SM.v"/>
      <outfile xil_pn:name="Top_module.v"/>
      <outfile xil_pn:name="accumulator.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="demux.v"/>
      <outfile xil_pn:name="instruction_reg.v"/>
      <outfile xil_pn:name="register16.v"/>
      <outfile xil_pn:name="sel_addr.v"/>
    </transform>
    <transform xil_pn:end_ts="1498123197" xil_pn:in_ck="943909731037873523" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5506129140927406179" xil_pn:start_ts="1498123190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_module_beh.prj"/>
      <outfile xil_pn:name="Top_module_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1498123197" xil_pn:in_ck="7785879000757195207" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8094131162265999264" xil_pn:start_ts="1498123197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_module_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1496079036" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1496079036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497976848" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="880074485982417421" xil_pn:start_ts="1497976848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497984134" xil_pn:in_ck="2624324694208676001" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6790842694643345982" xil_pn:start_ts="1497984134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory.v"/>
    </transform>
    <transform xil_pn:end_ts="1496079036" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1496079036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497976848" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="415371408441818255" xil_pn:start_ts="1497976848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496079036" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1496079036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497976848" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1579801536706605512" xil_pn:start_ts="1497976848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1498058740" xil_pn:in_ck="-1585995005471023578" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2190031431778811469" xil_pn:start_ts="1498058731">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1497984143" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766505089163808954" xil_pn:start_ts="1497984143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496112707" xil_pn:in_ck="-3470954051776944751" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3997449902830027058" xil_pn:start_ts="1496112702">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1496112711" xil_pn:in_ck="-3470954051776944750" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1496112707">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
