// Seed: 2881537179
module module_0;
  id_1(
      1'd0
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always
    if (1)
      if (1) id_2 <= 1'b0;
      else begin : LABEL_0
        begin : LABEL_0
          id_2 = 1'b0;
        end
      end
    else id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  always $display(id_5);
  wire id_6, id_7;
  module_0 modCall_1 ();
endmodule
