#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov  3 15:26:16 2021
# Process ID: 9540
# Current directory: C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6720 C:\Users\Administrator\Desktop\CJ-Verilog-Experiments\lab1\decoder_38\decoder_38.xpr
# Log file: C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38/vivado.log
# Journal file: C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38/decoder_38.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/decoder_38' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files -norecurse C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38_origin_sources/decoder_38.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38_origin_sources/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
import_files C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38_origin_sources/decoder_38.v
import_files -fileset sim_1 C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38_origin_sources/testbench.v
