INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/Exemplo_function_verilog/Exemplo_function_verilog.srcs/sources_1/new/function_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module function_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/Exemplo_function_verilog/Exemplo_function_verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
