enum arm_features {<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_VFP,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_AUXCR,&nbsp; /* ARM1026 Auxiliary control register.&nbsp; */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_XSCALE, /* Intel XScale extensions.&nbsp; */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_IWMMXT, /* Intel iwMMXt extension.&nbsp; */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V6,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V6K,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V7,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_THUMB2,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_MPU,&nbsp;&nbsp;&nbsp; /* Only has Memory Protection Unit, not full MMU.&nbsp; */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_VFP3,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_VFP_FP16,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_NEON,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_THUMB_DIV, /* divide supported in Thumb encoding */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_M, /* Microcontroller profile.&nbsp; */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_OMAPCP, /* OMAP specific CP15 ops handling.&nbsp; */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_THUMB2EE,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V7MP,&nbsp;&nbsp;&nbsp; /* v7 Multiprocessing Extensions */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V4T,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V5,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_STRONGARM,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_VAPA, /* cp15 VA to PA lookups */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_ARM_DIV, /* divide supported in ARM encoding */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_VFP4, /* VFPv4 (implies that NEON is v2) */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_GENERIC_TIMER,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_MVFR, /* Media and VFP Feature Registers 0 and 1 */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_DUMMY_C15_REGS, /* RAZ/WI all of cp15 crn=15 */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_CACHE_TEST_CLEAN, /* 926/1026 style test-and-clean ops */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_CACHE_DIRTY_REG, /* 1136/1176 cache dirty status register */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_CACHE_BLOCK_OPS, /* v6 optional cache block operations */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_MPIDR, /* has cp15 MPIDR */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_PXN, /* has Privileged Execute Never bit */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_LPAE, /* has Large Physical Address Extension */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V8,<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_AARCH64, /* supports 64 bit mode */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V8_AES, /* implements AES part of v8 Crypto Extensions */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_CBAR, /* has cp15 CBAR */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_CRC, /* ARMv8 CRC instructions */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_CBAR_RO, /* has cp15 CBAR and it is read-only */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_EL2, /* has EL2 Virtualization support */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_EL3, /* has EL3 Secure monitor support */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V8_SHA1, /* implements SHA1 part of v8 Crypto Extensions */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V8_SHA256, /* implements SHA256 part of v8 Crypto Extensions */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_V8_PMULL, /* implements PMULL part of v8 Crypto Extensions */<BR>&nbsp;&nbsp;&nbsp; ARM_FEATURE_THUMB_DSP, /* DSP insns supported in the Thumb encodings */<BR>};</P>
<P>static inline int arm_feature(CPUARMState *env, int feature)<BR>{<BR>&nbsp;&nbsp;&nbsp; return (env-&gt;features &amp; (1ULL &lt;&lt; feature)) != 0;<BR>}