{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616045708128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616045708128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 16:35:08 2021 " "Processing started: Thu Mar 18 16:35:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616045708128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045708128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyAdder -c MyAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyAdder -c MyAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045708128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616045708608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616045708608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file mysevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySevenSegmentDisplay " "Found entity 1: MySevenSegmentDisplay" {  } { { "MySevenSegmentDisplay.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MySevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616045716437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045716437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myripplecarryadder.v 1 1 " "Found 1 design units, including 1 entities, in source file myripplecarryadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyRippleCarryAdder " "Found entity 1: MyRippleCarryAdder" {  } { { "MyRippleCarryAdder.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyRippleCarryAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616045716437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045716437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_myfulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file test_myfulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_MyFullAdder " "Found entity 1: test_MyFullAdder" {  } { { "test_MyFullAdder.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/test_MyFullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616045716457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045716457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_myhalfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file test_myhalfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_MyHalfAdder " "Found entity 1: test_MyHalfAdder" {  } { { "test_MyHalfAdder.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/test_MyHalfAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616045716472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045716472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadder.v 2 2 " "Found 2 design units, including 2 entities, in source file myadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyHalfAdder " "Found entity 1: MyHalfAdder" {  } { { "MyAdder.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616045716472 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyFullAdder " "Found entity 2: MyFullAdder" {  } { { "MyAdder.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyAdder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616045716472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045716472 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "NyRippleCarryAdder.v " "Can't analyze file -- file NyRippleCarryAdder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616045716488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "result Result MyDE1Board.v(20) " "Verilog HDL Declaration information at MyDE1Board.v(20): object \"result\" differs only in case from object \"Result\" in the same scope" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616045716488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "carry_out Carry_out MyDE1Board.v(21) " "Verilog HDL Declaration information at MyDE1Board.v(21): object \"carry_out\" differs only in case from object \"Carry_out\" in the same scope" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616045716488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myde1board.v 1 1 " "Found 1 design units, including 1 entities, in source file myde1board.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDE1Board " "Found entity 1: MyDE1Board" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616045716488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045716488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyDE1Board " "Elaborating entity \"MyDE1Board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616045716535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyRippleCarryAdder MyRippleCarryAdder:the_adder " "Elaborating entity \"MyRippleCarryAdder\" for hierarchy \"MyRippleCarryAdder:the_adder\"" {  } { { "MyDE1Board.v" "the_adder" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616045716535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyHalfAdder MyRippleCarryAdder:the_adder\|MyHalfAdder:LSB " "Elaborating entity \"MyHalfAdder\" for hierarchy \"MyRippleCarryAdder:the_adder\|MyHalfAdder:LSB\"" {  } { { "MyRippleCarryAdder.v" "LSB" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyRippleCarryAdder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616045716535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyFullAdder MyRippleCarryAdder:the_adder\|MyFullAdder:TSB " "Elaborating entity \"MyFullAdder\" for hierarchy \"MyRippleCarryAdder:the_adder\|MyFullAdder:TSB\"" {  } { { "MyRippleCarryAdder.v" "TSB" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyRippleCarryAdder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616045716550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySevenSegmentDisplay MySevenSegmentDisplay:num_1 " "Elaborating entity \"MySevenSegmentDisplay\" for hierarchy \"MySevenSegmentDisplay:num_1\"" {  } { { "MyDE1Board.v" "num_1" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616045716550 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616045716894 "|MyDE1Board|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616045716894 "|MyDE1Board|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616045716894 "|MyDE1Board|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616045716894 "|MyDE1Board|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616045716894 "|MyDE1Board|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616045716894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616045716958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/output_files/MyAdder.map.smsg " "Generated suppressed messages file C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/output_files/MyAdder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045717139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616045717248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616045717248 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616045717280 "|MyDE1Board|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MyDE1Board.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS2/MyAdder/MyDE1Board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616045717280 "|MyDE1Board|SW[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616045717280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616045717280 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616045717280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616045717280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616045717280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616045717295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 16:35:17 2021 " "Processing ended: Thu Mar 18 16:35:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616045717295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616045717295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616045717295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616045717295 ""}
