# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
# Design: 3:21 PM, Thursday, July 7, 2022
# Design: Opening design "F:\CA\Project\CA_Project\ca_project\Page Table\Page Table.adf"
# Design: Design "Page Table" has been set as active.
