{"Source Block": ["oh/elink/hdl/etx_protocol.v@49:59@HdlIdDef", "   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n   \n   \n   \n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@48:58", "\n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n   \n   \n"], ["oh/elink/hdl/etx_protocol.v@47:57", "   wire \t tx_wr_wait_sync;\n\n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n   \n"], ["oh/elink/hdl/etx_protocol.v@51:61", "   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n   \n   \n   \n   //packet to emesh bundle\n   packet2emesh p2m (\n"], ["oh/elink/hdl/etx_protocol.v@50:60", "   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n   \n   \n   \n   //packet to emesh bundle\n"], ["oh/elink/hdl/etx_protocol.v@42:52", "   reg           tx_access;\n   reg [PW-1:0]  tx_packet; \n   reg \t\t tx_burst;\n\n   wire\t\t tx_rd_wait_sync;\n   wire \t tx_wr_wait_sync;\n\n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n"], ["oh/elink/hdl/etx_protocol.v@46:56", "   wire\t\t tx_rd_wait_sync;\n   wire \t tx_wr_wait_sync;\n\n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n"], ["oh/elink/hdl/etx_protocol.v@45:55", "\n   wire\t\t tx_rd_wait_sync;\n   wire \t tx_wr_wait_sync;\n\n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n"], ["oh/elink/hdl/etx_protocol.v@44:54", "   reg \t\t tx_burst;\n\n   wire\t\t tx_rd_wait_sync;\n   wire \t tx_wr_wait_sync;\n\n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n"]], "Diff Content": {"Delete": [[54, "   wire [AW-1:0] etx_srcaddr;\n"]], "Add": [[54, "   wire \t last_write;\n"], [54, "   wire [1:0] \t last_datamode;\n"], [54, "   wire [3:0]\t last_ctrlmode;\n"], [54, "   wire [AW-1:0] last_dstaddr;   \n"]]}}