Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto adb727b40aad41a0ab0ab754f8a84533 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder4to16_behav xil_defaultlib.decoder4to16 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavorial of entity xil_defaultlib.decoder2to4 [decoder2to4_default]
Compiling architecture behavorial of entity xil_defaultlib.decoder4to16
Built simulation snapshot decoder4to16_behav
