 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 09:41:37 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          770
Number of nets:                          2714
Number of cells:                         1905
Number of combinational cells:           1550
Number of sequential cells:               317
Number of macros/black boxes:               0
Number of buf/inv:                        378
Number of references:                      16

Combinational area:              15655.993665
Buf/Inv area:                     2169.834812
Noncombinational area:            7953.315226
Macro/Black Box area:                0.000000
Net Interconnect area:          679983.403381

Total cell area:                 23609.308891
Total area:                     703592.712272

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------------------------------------------
SYS_TOP                           23609.3089    100.0     24.7107     0.0000  0.0000  SYS_TOP
U0_ALU                             6826.0367     28.9   1296.7234   440.0858  0.0000  ALU_16_bit
U0_ALU/add_48                       231.8099      1.0    231.8099     0.0000  0.0000  ALU_16_bit_DW01_add_0
U0_ALU/div_60                      2442.8292     10.3   2442.8292     0.0000  0.0000  ALU_16_bit_DW_div_uns_0
U0_ALU/mult_56                     2151.0076      9.1   1908.6074     0.0000  0.0000  ALU_16_bit_DW02_mult_0
U0_ALU/mult_56/FS_1                 242.4002      1.0    242.4002     0.0000  0.0000  ALU_16_bit_DW01_add_1
U0_ALU/sub_52                       263.5808      1.1    263.5808     0.0000  0.0000  ALU_16_bit_DW01_sub_0
U0_CLKDIV_MUX                       182.3885      0.8    182.3885     0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          25.8874      0.1      9.4136    16.4738  0.0000  CLK_GATE
U0_ClkDiv                          1193.1738      5.1    824.8667   261.2274  0.0000  CLK_DIV_0
U0_ClkDiv/add_56                    107.0797      0.5    107.0797     0.0000  0.0000  CLK_DIV_0_DW01_inc_0
U0_PULSE_GEN                         57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN
U0_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
U0_RegFile                         3788.9740     16.0   1745.0461  2043.9279  0.0000  Register_File_8_x_16
U0_SYS_CTRL                        1248.4787      5.3    896.6454   351.8333  0.0000  SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4
U0_UART                            4411.4483     18.7      7.0602     0.0000  0.0000  UART
U0_UART/u_rx                       3165.3230     13.4      8.2369     0.0000  0.0000  UART_RX
U0_UART/u_rx/u_RX_FSM               691.8996      2.9    587.1733   104.7263  0.0000  RX_FSM
U0_UART/u_rx/u_data_sampling        768.3851      3.3    663.6588   104.7263  0.0000  data_sampling
U0_UART/u_rx/u_deserializer         742.4977      3.1    318.8857   423.6120  0.0000  deserializer
U0_UART/u_rx/u_edge_bit_counter     703.6666      3.0    440.0858   263.5808  0.0000  edge_bit_counter
U0_UART/u_rx/u_parity_check         156.5011      0.7    104.7263    51.7748  0.0000  parity_check
U0_UART/u_rx/u_stop_check            62.3651      0.3     10.5903    51.7748  0.0000  stop_check
U0_UART/u_rx/u_strt_check            31.7709      0.1      5.8835    25.8874  0.0000  strt_check
U0_UART/u_tx                       1239.0651      5.2     10.5903     0.0000  0.0000  UART_TX
U0_UART/u_tx/u_TX_FSM               220.0429      0.9    105.9030   114.1399  0.0000  TX_FSM
U0_UART/u_tx/u_mux                   51.7748      0.2     24.7107    27.0641  0.0000  mux
U0_UART/u_tx/u_parity_calc          450.6761      1.9    217.6895   232.9866  0.0000  parity_calc
U0_UART/u_tx/u_serializer           505.9810      2.1    210.6293   295.3517  0.0000  serializer
U0_UART_FIFO                       4145.5141     17.6     14.1204     0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3
U0_UART_FIFO/u_FIFO_MEM_CNTRL      3002.9384     12.7   1346.1448  1656.7936  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3
U0_UART_FIFO/u_FIFO_RD              405.9615      1.7    180.0351   225.9264  0.0000  FIFO_RD_WIDTH3
U0_UART_FIFO/u_FIFO_WR              291.8216      1.2    172.9749   118.8467  0.0000  FIFO_WR_WIDTH3
U0_UART_FIFO/u_rd_DF_SYNC           215.3361      0.9      8.2369   207.0992  0.0000  FIFO_DF_SYNC_WIDTH3_1
U0_UART_FIFO/u_wr_DF_SYNC           215.3361      0.9      8.2369   207.0992  0.0000  FIFO_DF_SYNC_WIDTH3_0
U0_ref_sync                         413.0217      1.7    101.1962   311.8255  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8
U1_ClkDiv                          1188.4670      5.0    820.1599   261.2274  0.0000  CLK_DIV_1
U1_ClkDiv/add_56                    107.0797      0.5    107.0797     0.0000  0.0000  CLK_DIV_1_DW01_inc_0
U1_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------------------------------------------
Total                                                  15655.9937  7953.3152  0.0000

1
