git clone --depth 1 --no-tags https://github.com/Sameekshapu/new_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/697155128
git clone --depth 1 --no-tags https://github.com/florescuv/APB-Verification-Project.git f:/verilog_sva_gh_scraper/data/full_repos/696830698
git clone --depth 1 --no-tags https://github.com/chihuahuadog/chasingLEDFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/699947405
git clone --depth 1 --no-tags https://github.com/anbirn/counter_pwm.git f:/verilog_sva_gh_scraper/data/full_repos/699867325
git clone --depth 1 --no-tags https://github.com/mohamd-khaled/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/695697643
git clone --depth 1 --no-tags https://github.com/yuxxinchen/ECE295.git f:/verilog_sva_gh_scraper/data/full_repos/694368491
git clone --depth 1 --no-tags https://github.com/CroosJJSE/Matrix_Vector_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/697103024
git clone --depth 1 --no-tags https://github.com/chetha123/SV_Constraints.git f:/verilog_sva_gh_scraper/data/full_repos/695158551
git clone --depth 1 --no-tags https://github.com/AlanMarin20/ArquitecturaComputadoresI.git f:/verilog_sva_gh_scraper/data/full_repos/692195375
git clone --depth 1 --no-tags https://github.com/PrabashwaraBBWijesekara/Single_Cycle_RISCV_32I_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/694516286
git clone --depth 1 --no-tags https://github.com/Soujanyasalonkar/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/693503077
git clone --depth 1 --no-tags https://github.com/yogiVLSI04/30DaysofBasicCodesforVLSI.git f:/verilog_sva_gh_scraper/data/full_repos/693065994
git clone --depth 1 --no-tags https://github.com/isidorjkaplan/ece496.git f:/verilog_sva_gh_scraper/data/full_repos/694190352
git clone --depth 1 --no-tags https://github.com/Shuregg/miet-interfaces.git f:/verilog_sva_gh_scraper/data/full_repos/696951851
git clone --depth 1 --no-tags https://github.com/Yoavyu/Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/696891311
git clone --depth 1 --no-tags https://github.com/apinise/505_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/690804390
git clone --depth 1 --no-tags https://github.com/npraja-mic/REGISTER-4BIT-2023.git f:/verilog_sva_gh_scraper/data/full_repos/686279868
git clone --depth 1 --no-tags https://github.com/Jvlachos/FPGA-VGA-Maze.git f:/verilog_sva_gh_scraper/data/full_repos/699814263
git clone --depth 1 --no-tags https://github.com/ax0080/JTAG.git f:/verilog_sva_gh_scraper/data/full_repos/693412064
git clone --depth 1 --no-tags https://github.com/BrunoHoffmann15/trab-ga-arquitetura-sistemas-digitais.git f:/verilog_sva_gh_scraper/data/full_repos/693401808
git clone --depth 1 --no-tags https://github.com/projectDV/APB_TB.git f:/verilog_sva_gh_scraper/data/full_repos/693750216
git clone --depth 1 --no-tags https://github.com/KeefeAA/SIT329-Advanced-Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/698469358
git clone --depth 1 --no-tags https://github.com/LukeAbers/nand-to-tetris.git f:/verilog_sva_gh_scraper/data/full_repos/699082566
git clone --depth 1 --no-tags https://github.com/Pinigelbard/Fifo.git f:/verilog_sva_gh_scraper/data/full_repos/689640179
git clone --depth 1 --no-tags https://github.com/Karthik16701/UVM_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/691880021
git clone --depth 1 --no-tags https://github.com/OlegPM/NET_SIM.git f:/verilog_sva_gh_scraper/data/full_repos/694785260
git clone --depth 1 --no-tags https://github.com/jsagoe1/FPGA-projects.git f:/verilog_sva_gh_scraper/data/full_repos/695678954
git clone --depth 1 --no-tags https://github.com/HartnettMatt/PersonalProjects.git f:/verilog_sva_gh_scraper/data/full_repos/689771665
git clone --depth 1 --no-tags https://github.com/AstroPix/astep-fw.git f:/verilog_sva_gh_scraper/data/full_repos/697868831
git clone --depth 1 --no-tags https://github.com/01sharanshetty/FIFO_UVM_SINGLE_FINAL.git f:/verilog_sva_gh_scraper/data/full_repos/692978995
git clone --depth 1 --no-tags https://github.com/Prasthuthi/UVM_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/693497188
git clone --depth 1 --no-tags https://github.com/SunBenqian/cordic_sin_cos.git f:/verilog_sva_gh_scraper/data/full_repos/693029299
git clone --depth 1 --no-tags https://github.com/Mandax78/uvm3.git f:/verilog_sva_gh_scraper/data/full_repos/693038703
git clone --depth 1 --no-tags https://github.com/wendersoncandido/Arquitetura_de_Computadores.git f:/verilog_sva_gh_scraper/data/full_repos/695707704
git clone --depth 1 --no-tags https://github.com/ashisharyan675/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/694329077
git clone --depth 1 --no-tags https://github.com/marwan-ramzi/uvm_seq_det.git f:/verilog_sva_gh_scraper/data/full_repos/699838835
git clone --depth 1 --no-tags https://github.com/vvkcode/Systemverilog_sync_fifo_tb.git f:/verilog_sva_gh_scraper/data/full_repos/696597404
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/UVM-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/691521401
git clone --depth 1 --no-tags https://github.com/SergioRiosC/Tarea-2-Taller.git f:/verilog_sva_gh_scraper/data/full_repos/699051429
git clone --depth 1 --no-tags https://github.com/world-champion/apb.git f:/verilog_sva_gh_scraper/data/full_repos/698876471
git clone --depth 1 --no-tags https://github.com/kaivalyaeAnilP/APB-Master-UVM-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/699937852
git clone --depth 1 --no-tags https://github.com/DavidWei2022/CMPE140-Lab3-LabDaddies.git f:/verilog_sva_gh_scraper/data/full_repos/693311482
git clone --depth 1 --no-tags https://github.com/tliam1/SSP.git f:/verilog_sva_gh_scraper/data/full_repos/685807833
git clone --depth 1 --no-tags https://github.com/retar-kamuy/axi.git f:/verilog_sva_gh_scraper/data/full_repos/689520425
git clone --depth 1 --no-tags https://github.com/anbvcan/Vehicle_Control.git f:/verilog_sva_gh_scraper/data/full_repos/689844860
git clone --depth 1 --no-tags https://github.com/nguyencanhtrung/sv-axis.git f:/verilog_sva_gh_scraper/data/full_repos/690335481
git clone --depth 1 --no-tags https://github.com/leobilha/arquitetura-e-organizacao-de-computadores-II-unisinos.git f:/verilog_sva_gh_scraper/data/full_repos/686071999
git clone --depth 1 --no-tags https://github.com/RAHUL-1881/VLSI_Grind.git f:/verilog_sva_gh_scraper/data/full_repos/688077526
git clone --depth 1 --no-tags https://github.com/marciahernandez1/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/693872716
git clone --depth 1 --no-tags https://github.com/curoles/mig-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/696058854
git clone --depth 1 --no-tags https://github.com/singh-rozer/reg_file.git f:/verilog_sva_gh_scraper/data/full_repos/698699488
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/696048127
git clone --depth 1 --no-tags https://github.com/RahimullahShaik/isha_NOC.git f:/verilog_sva_gh_scraper/data/full_repos/689792913
git clone --depth 1 --no-tags https://github.com/JarlMS/Dual-RISCV-core-for-glitch-protection.git f:/verilog_sva_gh_scraper/data/full_repos/687995191
git clone --depth 1 --no-tags https://github.com/gyurco/MiST-SiDi-templates.git f:/verilog_sva_gh_scraper/data/full_repos/695485473
git clone --depth 1 --no-tags https://github.com/juanserrano-sg/systemverilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/689217009
git clone --depth 1 --no-tags https://github.com/Mayank410/6.1p.git f:/verilog_sva_gh_scraper/data/full_repos/687259102
git clone --depth 1 --no-tags https://github.com/Nikhilaraghuram/SV_basic.git f:/verilog_sva_gh_scraper/data/full_repos/687318339
git clone --depth 1 --no-tags https://github.com/EbnerLautaro/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/688132587
git clone --depth 1 --no-tags https://github.com/wolfenstein11x/FPGA_random_num_gen.git f:/verilog_sva_gh_scraper/data/full_repos/687660016
git clone --depth 1 --no-tags https://github.com/TriptiChanda/Bitcoin-Hashing-SHA256.git f:/verilog_sva_gh_scraper/data/full_repos/686434528
git clone --depth 1 --no-tags https://github.com/baymax06in19/ibex_pulpissimo.git f:/verilog_sva_gh_scraper/data/full_repos/685492656
git clone --depth 1 --no-tags https://github.com/mitri-afk/multicycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/685679043
git clone --depth 1 --no-tags https://github.com/Fall-2023-Classes/lab-2-square-wave-generator.git f:/verilog_sva_gh_scraper/data/full_repos/691247619
git clone --depth 1 --no-tags https://github.com/JessilBijou/Security_Ceckmate.git f:/verilog_sva_gh_scraper/data/full_repos/692104381
git clone --depth 1 --no-tags https://github.com/USTC-System-Courses/CECS-pipeline-BRAM.git f:/verilog_sva_gh_scraper/data/full_repos/687837654
git clone --depth 1 --no-tags https://github.com/stkrknds/UART-SV.git f:/verilog_sva_gh_scraper/data/full_repos/693882161
git clone --depth 1 --no-tags https://github.com/RathodLP/Constraints.git f:/verilog_sva_gh_scraper/data/full_repos/695149699
git clone --depth 1 --no-tags https://github.com/lisaelsi/DAIS.git f:/verilog_sva_gh_scraper/data/full_repos/699180503
git clone --depth 1 --no-tags https://github.com/poojarynikitha/fifo_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/691630867
git clone --depth 1 --no-tags https://github.com/suhan0123/SYN_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/691525744
git clone --depth 1 --no-tags https://github.com/01sharanshetty/FINAL_UVM_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/693056259
git clone --depth 1 --no-tags https://github.com/Mandax78/uvm_trianing.git f:/verilog_sva_gh_scraper/data/full_repos/693021354
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/BrLite.git f:/verilog_sva_gh_scraper/data/full_repos/694859774
git clone --depth 1 --no-tags https://github.com/BrendanBov/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/692975622
git clone --depth 1 --no-tags https://github.com/Jeremy185/Verificacion_bus_de_datos.git f:/verilog_sva_gh_scraper/data/full_repos/695660504
git clone --depth 1 --no-tags https://github.com/Sloechka/UVM4DV.git f:/verilog_sva_gh_scraper/data/full_repos/695970469
git clone --depth 1 --no-tags https://github.com/Shreesh-Kulkarni/rv32F-tlv-sv.git f:/verilog_sva_gh_scraper/data/full_repos/700021632
git clone --depth 1 --no-tags https://github.com/amlan-acharya/Bus-Protocols.git f:/verilog_sva_gh_scraper/data/full_repos/687105533
git clone --depth 1 --no-tags https://github.com/PachonIsaac/Procesador-Monociclo.git f:/verilog_sva_gh_scraper/data/full_repos/699572847
git clone --depth 1 --no-tags https://github.com/annascao/FPGA-mini-games.git f:/verilog_sva_gh_scraper/data/full_repos/694826637
git clone --depth 1 --no-tags https://github.com/tomhaber/rvcpu.git f:/verilog_sva_gh_scraper/data/full_repos/695122518
git clone --depth 1 --no-tags https://github.com/elizabethkooiman/Kooiman_SoC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/697961737
git clone --depth 1 --no-tags https://github.com/vkaralewich/ee322-labs.git f:/verilog_sva_gh_scraper/data/full_repos/696302989
git clone --depth 1 --no-tags https://github.com/Bhoomi-sravanthi/Fullsub_using_halfsub.git f:/verilog_sva_gh_scraper/data/full_repos/686804892
git clone --depth 1 --no-tags https://github.com/Buzz-coding-217/ML-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/687026580
git clone --depth 1 --no-tags https://github.com/Tech-mohankrishna/Layered-Testbench-arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/686537920
git clone --depth 1 --no-tags https://github.com/npraja-mic/JK-FF-2023.git f:/verilog_sva_gh_scraper/data/full_repos/686279265
git clone --depth 1 --no-tags https://github.com/Hansa2000/processor_design.git f:/verilog_sva_gh_scraper/data/full_repos/687879420
git clone --depth 1 --no-tags https://github.com/axyrai/suhan_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/693520112
git clone --depth 1 --no-tags https://github.com/Rohithgarde/SYN_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/693588915
git clone --depth 1 --no-tags https://github.com/AlexRock000/test.git f:/verilog_sva_gh_scraper/data/full_repos/694153750
git clone --depth 1 --no-tags https://github.com/janah-2/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/692965910
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/fifo-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/693987764
git clone --depth 1 --no-tags https://github.com/aconsiglio03/trafficlight.git f:/verilog_sva_gh_scraper/data/full_repos/689102400
git clone --depth 1 --no-tags https://github.com/Roki523/Traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/689140349
git clone --depth 1 --no-tags https://github.com/Prabhat1308/PUF_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/686292442
git clone --depth 1 --no-tags https://github.com/BalintPaulAndrei/APB-for-Verification-IP.git f:/verilog_sva_gh_scraper/data/full_repos/697305911
git clone --depth 1 --no-tags https://github.com/romnram67/Fall-2023-Classes-lab-4-ROM-based-temp-sensor.git f:/verilog_sva_gh_scraper/data/full_repos/699091779
git clone --depth 1 --no-tags https://github.com/Sameekshapu/EX_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/694476773
