{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 08:46:19 2014 " "Info: Processing started: Thu Feb 27 08:46:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sys -c sys " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sys -c sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "sys EP2C20F484C8 " "Info: Selected device EP2C20F484C8 for design \"sys\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll_1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_1\|altpll:altpll_component\|_clk0 25 16 0 0 " "Info: Implementing clock multiplication of 25, clock division of 16, and phase shift of 0 degrees (0 ps) for pll:pll_1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_1\|altpll:altpll_component\|_clk1 25 32 0 0 " "Info: Implementing clock multiplication of 25, clock division of 32, and phase shift of 0 degrees (0 ps) for pll:pll_1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C8 " "Info: Device EP2C35F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Info: Device EP2C50F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91n/INIT_DONE~ V19 " "Info: Pin ~LVDS91n/INIT_DONE~ is reserved at location V19" {  } { { "c:/applications/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/applications/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS91n/INIT_DONE~ } } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91n/INIT_DONE~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/applications/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/applications/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/applications/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "c:/applications/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/applications/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2) " "Info: Automatically promoted node pll:pll_1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2) " "Info: Automatically promoted node pll:pll_1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "32.041 ns memory register " "Info: Estimated most critical path is memory to register delay of 32.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a14~porta_address_reg11 1 MEM M4K_X41_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y13; Fanout = 1; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a14~porta_address_reg11'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a14~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 314 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|q_a\[14\] 2 MEM M4K_X41_Y13 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y13; Fanout = 2; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|q_a\[14\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a14~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[14] } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.370 ns) 6.296 ns cpu:cpu_1\|code\[14\]~102 3 COMB LAB_X32_Y11 1 " "Info: 3: + IC(2.165 ns) + CELL(0.370 ns) = 6.296 ns; Loc. = LAB_X32_Y11; Fanout = 1; COMB Node = 'cpu:cpu_1\|code\[14\]~102'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[14] cpu:cpu_1|code[14]~102 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.206 ns) 8.617 ns cpu:cpu_1\|code\[14\]~103 4 COMB LAB_X24_Y12 46 " "Info: 4: + IC(2.115 ns) + CELL(0.206 ns) = 8.617 ns; Loc. = LAB_X24_Y12; Fanout = 46; COMB Node = 'cpu:cpu_1\|code\[14\]~103'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { cpu:cpu_1|code[14]~102 cpu:cpu_1|code[14]~103 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.202 ns) 10.110 ns cpu:cpu_1\|Equal4~64 5 COMB LAB_X27_Y12 5 " "Info: 5: + IC(1.291 ns) + CELL(0.202 ns) = 10.110 ns; Loc. = LAB_X27_Y12; Fanout = 5; COMB Node = 'cpu:cpu_1\|Equal4~64'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { cpu:cpu_1|code[14]~103 cpu:cpu_1|Equal4~64 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.624 ns) 11.625 ns cpu:cpu_1\|s_alu_op2\[0\]~5503 6 COMB LAB_X23_Y12 8 " "Info: 6: + IC(0.891 ns) + CELL(0.624 ns) = 11.625 ns; Loc. = LAB_X23_Y12; Fanout = 8; COMB Node = 'cpu:cpu_1\|s_alu_op2\[0\]~5503'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { cpu:cpu_1|Equal4~64 cpu:cpu_1|s_alu_op2[0]~5503 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.651 ns) 13.150 ns cpu:cpu_1\|s_alu_op2\[4\]~5539 7 COMB LAB_X23_Y11 1 " "Info: 7: + IC(0.874 ns) + CELL(0.651 ns) = 13.150 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'cpu:cpu_1\|s_alu_op2\[4\]~5539'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { cpu:cpu_1|s_alu_op2[0]~5503 cpu:cpu_1|s_alu_op2[4]~5539 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.651 ns) 14.675 ns cpu:cpu_1\|s_alu_op2\[4\]~5541 8 COMB LAB_X23_Y10 8 " "Info: 8: + IC(0.874 ns) + CELL(0.651 ns) = 14.675 ns; Loc. = LAB_X23_Y10; Fanout = 8; COMB Node = 'cpu:cpu_1\|s_alu_op2\[4\]~5541'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { cpu:cpu_1|s_alu_op2[4]~5539 cpu:cpu_1|s_alu_op2[4]~5541 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.651 ns) 16.987 ns cpu:cpu_1\|alu_op2\[4\]~4490 9 COMB LAB_X29_Y13 9 " "Info: 9: + IC(1.661 ns) + CELL(0.651 ns) = 16.987 ns; Loc. = LAB_X29_Y13; Fanout = 9; COMB Node = 'cpu:cpu_1\|alu_op2\[4\]~4490'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { cpu:cpu_1|s_alu_op2[4]~5541 cpu:cpu_1|alu_op2[4]~4490 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.621 ns) 18.910 ns cpu:cpu_1\|Add40~220 10 COMB LAB_X29_Y11 2 " "Info: 10: + IC(1.302 ns) + CELL(0.621 ns) = 18.910 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~220'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { cpu:cpu_1|alu_op2[4]~4490 cpu:cpu_1|Add40~220 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.416 ns cpu:cpu_1\|Add40~221 11 COMB LAB_X29_Y11 5 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 19.416 ns; Loc. = LAB_X29_Y11; Fanout = 5; COMB Node = 'cpu:cpu_1\|Add40~221'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpu:cpu_1|Add40~220 cpu:cpu_1|Add40~221 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 20.922 ns cpu:cpu_1\|Add32~1124 12 COMB LAB_X30_Y11 2 " "Info: 12: + IC(0.885 ns) + CELL(0.621 ns) = 20.922 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1124'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { cpu:cpu_1|Add40~221 cpu:cpu_1|Add32~1124 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.008 ns cpu:cpu_1\|Add32~1126 13 COMB LAB_X30_Y11 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 21.008 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1126'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1124 cpu:cpu_1|Add32~1126 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.094 ns cpu:cpu_1\|Add32~1128 14 COMB LAB_X30_Y11 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 21.094 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1128'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1126 cpu:cpu_1|Add32~1128 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 21.287 ns cpu:cpu_1\|Add32~1130 15 COMB LAB_X30_Y10 2 " "Info: 15: + IC(0.107 ns) + CELL(0.086 ns) = 21.287 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1130'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { cpu:cpu_1|Add32~1128 cpu:cpu_1|Add32~1130 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.373 ns cpu:cpu_1\|Add32~1132 16 COMB LAB_X30_Y10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 21.373 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1132'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1130 cpu:cpu_1|Add32~1132 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.459 ns cpu:cpu_1\|Add32~1134 17 COMB LAB_X30_Y10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 21.459 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1134'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1132 cpu:cpu_1|Add32~1134 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.545 ns cpu:cpu_1\|Add32~1139 18 COMB LAB_X30_Y10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 21.545 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1139'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1134 cpu:cpu_1|Add32~1139 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.631 ns cpu:cpu_1\|Add32~1142 19 COMB LAB_X30_Y10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 21.631 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1142'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1139 cpu:cpu_1|Add32~1142 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.717 ns cpu:cpu_1\|Add32~1144 20 COMB LAB_X30_Y10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 21.717 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1144'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1142 cpu:cpu_1|Add32~1144 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.803 ns cpu:cpu_1\|Add32~1146 21 COMB LAB_X30_Y10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 21.803 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1146'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1144 cpu:cpu_1|Add32~1146 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.309 ns cpu:cpu_1\|Add32~1147 22 COMB LAB_X30_Y10 3 " "Info: 22: + IC(0.000 ns) + CELL(0.506 ns) = 22.309 ns; Loc. = LAB_X30_Y10; Fanout = 3; COMB Node = 'cpu:cpu_1\|Add32~1147'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpu:cpu_1|Add32~1146 cpu:cpu_1|Add32~1147 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.624 ns) 24.217 ns cpu:cpu_1\|v_alu_out~3381 23 COMB LAB_X27_Y11 1 " "Info: 23: + IC(1.284 ns) + CELL(0.624 ns) = 24.217 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'cpu:cpu_1\|v_alu_out~3381'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { cpu:cpu_1|Add32~1147 cpu:cpu_1|v_alu_out~3381 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.206 ns) 25.752 ns cpu:cpu_1\|v_alu_out~3382 24 COMB LAB_X27_Y13 2 " "Info: 24: + IC(1.329 ns) + CELL(0.206 ns) = 25.752 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'cpu:cpu_1\|v_alu_out~3382'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { cpu:cpu_1|v_alu_out~3381 cpu:cpu_1|v_alu_out~3382 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 26.563 ns cpu:cpu_1\|v_alu_out~3383 25 COMB LAB_X27_Y13 2 " "Info: 25: + IC(0.605 ns) + CELL(0.206 ns) = 26.563 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'cpu:cpu_1\|v_alu_out~3383'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_1|v_alu_out~3382 cpu:cpu_1|v_alu_out~3383 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.206 ns) 28.481 ns cpu:cpu_1\|\\alu:v_alu_out\[15\]~625 26 COMB LAB_X30_Y11 3 " "Info: 26: + IC(1.712 ns) + CELL(0.206 ns) = 28.481 ns; Loc. = LAB_X30_Y11; Fanout = 3; COMB Node = 'cpu:cpu_1\|\\alu:v_alu_out\[15\]~625'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { cpu:cpu_1|v_alu_out~3383 cpu:cpu_1|\alu:v_alu_out[15]~625 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 29.292 ns led:led_1\|s_led\[7\]~135 27 COMB LAB_X30_Y11 15 " "Info: 27: + IC(0.187 ns) + CELL(0.624 ns) = 29.292 ns; Loc. = LAB_X30_Y11; Fanout = 15; COMB Node = 'led:led_1\|s_led\[7\]~135'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_1|\alu:v_alu_out[15]~625 led:led_1|s_led[7]~135 } "NODE_NAME" } } { "../src/led.vhd" "" { Text "D:/projects/cpu/fpga/src/led.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.460 ns) 32.041 ns cpu:cpu_1\|r\[8\]\[7\] 28 REG LAB_X24_Y18 6 " "Info: 28: + IC(2.289 ns) + CELL(0.460 ns) = 32.041 ns; Loc. = LAB_X24_Y18; Fanout = 6; REG Node = 'cpu:cpu_1\|r\[8\]\[7\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { led:led_1|s_led[7]~135 cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.470 ns ( 38.92 % ) " "Info: Total cell delay = 12.470 ns ( 38.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.571 ns ( 61.08 % ) " "Info: Total interconnect delay = 19.571 ns ( 61.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "32.041 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a14~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[14] cpu:cpu_1|code[14]~102 cpu:cpu_1|code[14]~103 cpu:cpu_1|Equal4~64 cpu:cpu_1|s_alu_op2[0]~5503 cpu:cpu_1|s_alu_op2[4]~5539 cpu:cpu_1|s_alu_op2[4]~5541 cpu:cpu_1|alu_op2[4]~4490 cpu:cpu_1|Add40~220 cpu:cpu_1|Add40~221 cpu:cpu_1|Add32~1124 cpu:cpu_1|Add32~1126 cpu:cpu_1|Add32~1128 cpu:cpu_1|Add32~1130 cpu:cpu_1|Add32~1132 cpu:cpu_1|Add32~1134 cpu:cpu_1|Add32~1139 cpu:cpu_1|Add32~1142 cpu:cpu_1|Add32~1144 cpu:cpu_1|Add32~1146 cpu:cpu_1|Add32~1147 cpu:cpu_1|v_alu_out~3381 cpu:cpu_1|v_alu_out~3382 cpu:cpu_1|v_alu_out~3383 cpu:cpu_1|\alu:v_alu_out[15]~625 led:led_1|s_led[7]~135 cpu:cpu_1|r[8][7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X25_Y0 X37_Y13 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Warning: Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red 0 " "Info: Pin \"vga_red\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green 0 " "Info: Pin \"vga_green\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue 0 " "Info: Pin \"vga_blue\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 08:46:49 2014 " "Info: Processing ended: Thu Feb 27 08:46:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
