

================================================================
== Vitis HLS Report for 'ecc_decoder'
================================================================
* Date:           Tue Dec  7 19:09:17 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ecc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      120|      120|  1.200 us|  1.200 us|  121|  121|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1   |       10|       10|         2|          -|          -|     5|        no|
        |- VITIS_LOOP_76_4   |       96|       96|        12|          -|          -|     8|        no|
        | + VITIS_LOOP_79_5  |       10|       10|         2|          -|          -|     5|        no|
        |- VITIS_LOOP_98_6   |        8|        8|         1|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    230|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      24|      2|    0|
|Multiplexer      |        -|    -|       -|    166|    -|
|Register         |        -|    -|      86|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     110|    398|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |pattern_U     |pattern     |        0|   8|   1|    0|     5|    8|     1|           40|
    |temp_bit_V_U  |temp_bit_V  |        0|  16|   1|    0|     5|    8|     1|           40|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |            |        0|  24|   2|    0|    10|   16|     2|           80|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_265_p2      |         +|   0|  0|  11|           3|           1|
    |i_8_fu_953_p2           |         +|   0|  0|  13|           4|           1|
    |i_9_fu_823_p2           |         +|   0|  0|  13|           4|           1|
    |j_1_fu_864_p2           |         +|   0|  0|  11|           3|           1|
    |sum_flip_V_1_fu_979_p2  |         +|   0|  0|  13|           4|           4|
    |and_ln819_fu_880_p2     |       and|   0|  0|   5|           5|           5|
    |p_Repl2_s_fu_920_p2     |       and|   0|  0|   2|           1|           1|
    |temp_bit_V_d0           |       and|   0|  0|   8|           8|           8|
    |valid                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1053_fu_999_p2   |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln38_fu_259_p2     |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln76_fu_817_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln79_fu_858_p2     |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln98_fu_947_p2     |      icmp|   0|  0|   9|           4|           5|
    |p_Result_4_fu_885_p2    |      icmp|   0|  0|   9|           5|           1|
    |shl_ln819_fu_874_p2     |       shl|   0|  0|  11|           1|           5|
    |output_r                |       xor|   0|  0|   8|           8|           8|
    |ret_3_fu_805_p2         |       xor|   0|  0|   5|           5|           5|
    |xor_ln83_1_fu_914_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln83_fu_909_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_10_fu_396_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_11_fu_410_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_12_fu_544_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_13_fu_556_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_14_fu_428_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_15_fu_442_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_16_fu_456_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_17_fu_470_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_18_fu_484_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_19_fu_569_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_1_fu_330_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_20_fu_581_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_21_fu_599_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_22_fu_613_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_23_fu_627_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_24_fu_641_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_25_fu_655_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_26_fu_669_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_27_fu_683_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_28_fu_701_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_29_fu_715_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_2_fu_336_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_30_fu_729_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_31_fu_743_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_32_fu_757_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_33_fu_771_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_34_fu_785_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_3_fu_514_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_4_fu_520_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_5_fu_526_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_6_fu_532_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_7_fu_354_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_8_fu_368_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_9_fu_382_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_fu_324_p2     |       xor|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 230|         111|          97|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  59|         11|    1|         11|
    |flip_V_fu_114        |   9|          2|    8|         16|
    |i_1_fu_110           |   9|          2|    4|          8|
    |i_2_fu_122           |   9|          2|    4|          8|
    |i_fu_102             |   9|          2|    3|          6|
    |j_reg_229            |   9|          2|    3|          6|
    |pattern_address0     |  14|          3|    3|          9|
    |sum_flip_V_fu_118    |   9|          2|    4|          8|
    |temp_bit_V_address0  |  25|          5|    3|         15|
    |temp_bit_V_address1  |  14|          3|    3|          9|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 166|         34|   36|         96|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  10|   0|   10|          0|
    |flip_V_fu_114           |   8|   0|    8|          0|
    |i_1_cast_cast_reg_1135  |   3|   0|    8|          5|
    |i_1_fu_110              |   4|   0|    4|          0|
    |i_2_fu_122              |   4|   0|    4|          0|
    |i_9_reg_1130            |   4|   0|    4|          0|
    |i_fu_102                |   3|   0|    3|          0|
    |j_1_reg_1158            |   3|   0|    3|          0|
    |j_reg_229               |   3|   0|    3|          0|
    |p_Result_4_reg_1163     |   1|   0|    1|          0|
    |p_Val2_1_reg_1085       |   8|   0|    8|          0|
    |p_Val2_2_reg_1096       |   8|   0|    8|          0|
    |p_Val2_s_reg_1062       |   8|   0|    8|          0|
    |ret_3_reg_1117          |   5|   0|    5|          0|
    |sum_flip_V_fu_118       |   4|   0|    4|          0|
    |xor_ln844_11_reg_1091   |   1|   0|    1|          0|
    |xor_ln844_18_reg_1102   |   1|   0|    1|          0|
    |xor_ln844_2_reg_1070    |   1|   0|    1|          0|
    |zext_ln38_reg_1030      |   3|   0|   64|         61|
    |zext_ln76_reg_1122      |   4|   0|   32|         28|
    +------------------------+----+----+-----+-----------+
    |Total                   |  86|   0|  180|         94|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|data_in          |   in|    8|     ap_none|       data_in|        scalar|
|ecc_in           |   in|    5|     ap_none|        ecc_in|        scalar|
|output_r         |  out|    8|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
|valid            |  out|    1|      ap_vld|         valid|       pointer|
|valid_ap_vld     |  out|    1|      ap_vld|         valid|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

