$date
	Thu Oct 11 16:05:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkms_flipfloptb $end
$var wire 1 ! clk2 $end
$var wire 1 " j2 $end
$var wire 1 # k2 $end
$var wire 1 $ q $end
$var wire 1 % q_bar $end
$var reg 1 & clk $end
$var reg 1 ' j $end
$var reg 1 ( k $end
$scope module inst $end
$var wire 1 ) clk $end
$var wire 1 * j $end
$var wire 1 + k $end
$var reg 1 , q $end
$var reg 1 - q_bar $end
$var reg 1 . tq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
0+
0*
0)
0(
0'
0&
x%
x$
0#
0"
0!
$end
#10
1&
1)
1!
#20
0&
0)
0!
#30
1&
1)
1!
#40
0&
0)
0!
#50
1&
1)
1!
#60
0.
0&
0)
0!
1(
1+
1#
#70
1-
1%
0,
0$
1&
1)
1!
#80
0&
0)
0!
#90
1&
1)
1!
#100
1.
0&
0)
0!
0(
0+
0#
1'
1*
1"
#110
0-
0%
1,
1$
1&
1)
1!
#120
0.
0&
0)
0!
1(
1+
1#
#130
1-
1%
0,
0$
1&
1)
1!
#140
1.
0&
0)
0!
#150
0-
0%
1,
1$
1&
1)
1!
#160
0&
0)
0!
0(
0+
0#
#165
0'
0*
0"
#170
1&
1)
1!
#180
0&
0)
0!
#185
1'
1*
1"
#190
1&
1)
1!
#200
0&
0)
0!
#210
1&
1)
1!
#220
0&
0)
0!
#230
1&
1)
1!
#240
0&
0)
0!
#250
1&
1)
1!
#260
0&
0)
0!
#270
1&
1)
1!
#280
0&
0)
0!
#285
