==20714== Cachegrind, a cache and branch-prediction profiler
==20714== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20714== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20714== Command: ./srr-large
==20714== 
--20714-- warning: L3 cache found, using its data for the LL simulation.
--20714-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20714-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==20714== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20714== (see section Limitations in user manual)
==20714== NOTE: further instances of this message will not be shown
==20714== 
==20714== I   refs:      919,217,731,559
==20714== I1  misses:              1,560
==20714== LLi misses:              1,557
==20714== I1  miss rate:            0.00%
==20714== LLi miss rate:            0.00%
==20714== 
==20714== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20714== D1  misses:        174,893,478  (    169,416,489 rd   +       5,476,989 wr)
==20714== LLd misses:          8,407,940  (      7,705,346 rd   +         702,594 wr)
==20714== D1  miss rate:             0.0% (            0.1%     +             0.0%  )
==20714== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20714== 
==20714== LL refs:           174,895,038  (    169,418,049 rd   +       5,476,989 wr)
==20714== LL misses:           8,409,497  (      7,706,903 rd   +         702,594 wr)
==20714== LL miss rate:              0.0% (            0.0%     +             0.0%  )
