$date
	Sat Apr 22 02:54:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Shift4_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " areset $end
$var reg 1 # clk $end
$var reg 4 $ data [3:0] $end
$var reg 1 % ena $end
$var reg 1 & load $end
$scope module Shift4_dut $end
$var wire 1 " areset $end
$var wire 1 # clk $end
$var wire 4 ' data [3:0] $end
$var wire 1 % ena $end
$var wire 1 & load $end
$var wire 4 ( q [3:0] $end
$var reg 4 ) q_drain [3:0] $end
$scope begin _FSM $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 )
b1111 (
b1111 '
1&
0%
b1111 $
1#
0"
b1111 !
$end
#5
0#
#10
1#
bx $
bx '
0&
#15
0#
#20
b111 !
b111 (
b111 )
1#
1%
#25
0#
#30
b11 !
b11 (
b11 )
1#
#35
0#
#40
1#
0%
#45
0#
#50
1#
#55
0#
#60
1#
#65
0#
#70
1#
#75
0#
#80
1#
#85
0#
#90
1#
#95
b0 !
b0 (
b0 )
0#
1"
#100
1#
#105
0#
#110
1#
0"
#115
0#
#120
1#
#125
0#
#130
1#
#135
0#
#140
1#
#145
0#
#150
1#
#155
0#
#160
1#
