#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 28 10:07:14 2023
# Process ID: 9956
# Current directory: E:/desk/code/verilog/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15924 E:\desk\code\verilog\project_2\project_2.xpr
# Log file: E:/desk/code/verilog/project_2/vivado.log
# Journal file: E:/desk/code/verilog/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/desk/code/verilog/project_2/project_2.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/desk/code/verilog/project_2/irom.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs blk_mem_gen_1_synth_1 -jobs 8
wait_on_run blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory E:/desk/code/verilog/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/project_2/project_2.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_1 e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
close_project
open_project E:/desk/code/verilog/lab1/lab1.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/desk/code/verilog/lab1/lab1.runs/impl_1/alu_test_top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab1/lab1.runs/impl_1/alu_test_top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab1/lab1.runs/impl_1/alu_test_top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
