<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog::Netlist::Cell - Instantiated cell within a Verilog Netlist</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libverilog-perl">libverilog-perl_3.482-2_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       Verilog::Netlist::Cell - Instantiated cell within a Verilog Netlist

</pre><h4><b>SYNOPSIS</b></h4><pre>
         use Verilog::Netlist;

         ...
         my $cell = $module-&gt;find_cell('cellname');
         print $cell-&gt;name;

</pre><h4><b>DESCRIPTION</b></h4><pre>
       A Verilog::Netlist::Cell object is created by Verilog::Netlist for every instantiation in the current
       module.

</pre><h4><b>ACCESSORS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;comment
           Returns   any   comments   following   the   definition.    keep_comments=&gt;1   must   be   passed  to
           Verilog::Netlist::new for comments to be retained.

       $self-&gt;delete
           Delete the cell from the module it's under.

       $self-&gt;gateprim
           True if the cell is a gate primitive instantiation (buf/cmos/etc), but not a UDP.

       $self-&gt;module
           Pointer to the module the cell is in.

       $self-&gt;name
           The instantiation name of the cell.

       $self-&gt;netlist
           Reference to the Verilog::Netlist the cell is under.

       $self-&gt;pins
           List of Verilog::Netlist::Pin connections for the cell.

       $self-&gt;pins_sorted
           List of name sorted Verilog::Netlist::Pin connections for the cell.

       $self-&gt;range
           The range for the cell (e.g. "[1:0]") or false (i.e. undef or "") if not ranged.

       $self-&gt;submod
           Reference to the Verilog::Netlist::Module the cell instantiates.  Only  valid  after  the  design  is
           linked.

       $self-&gt;submodname
           The module name the cell instantiates (under the cell).

</pre><h4><b>MEMBER</b> <b>FUNCTIONS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;lint
           Checks the cell for errors.  Normally called by Verilog::Netlist::lint.

       $self-&gt;new_pin
           Creates a new Verilog::Netlist::Pin connection for this cell.

       $self-&gt;pins_sorted
           Returns all Verilog::Netlist::Pin connections for this cell.

       $self-&gt;dump
           Prints debugging information for this cell.

</pre><h4><b>DISTRIBUTION</b></h4><pre>
       Verilog-Perl is part of the &lt;https://www.veripool.org/&gt; free Verilog EDA software tool suite.  The latest
       version is available from CPAN and from &lt;https://www.veripool.org/verilog-perl&gt;.

       Copyright  2000-2024  by  Wilson  Snyder.   This package is free software; you can redistribute it and/or
       modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl  Artistic
       License Version 2.0.

</pre><h4><b>AUTHORS</b></h4><pre>
       Wilson Snyder &lt;<a href="mailto:wsnyder@wsnyder.org">wsnyder@wsnyder.org</a>&gt;

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist

perl v5.40.1                                       2025-04-20                                 <u>Netlist::<a href="../man3pm/Cell.3pm.html">Cell</a></u>(3pm)
</pre>
 </div>
</div></section>
</div>
</body>
</html>