vendor_name = ModelSim
source_file = 1, C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab0/Modelsim/reg32.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab0/Modelsim/db/Reg32.cbx.xml
design_name = reg32
instance = comp, \q[0]~output\, q[0]~output, reg32, 1
instance = comp, \q[1]~output\, q[1]~output, reg32, 1
instance = comp, \q[2]~output\, q[2]~output, reg32, 1
instance = comp, \q[3]~output\, q[3]~output, reg32, 1
instance = comp, \q[4]~output\, q[4]~output, reg32, 1
instance = comp, \q[5]~output\, q[5]~output, reg32, 1
instance = comp, \q[6]~output\, q[6]~output, reg32, 1
instance = comp, \q[7]~output\, q[7]~output, reg32, 1
instance = comp, \q[8]~output\, q[8]~output, reg32, 1
instance = comp, \q[9]~output\, q[9]~output, reg32, 1
instance = comp, \q[10]~output\, q[10]~output, reg32, 1
instance = comp, \q[11]~output\, q[11]~output, reg32, 1
instance = comp, \q[12]~output\, q[12]~output, reg32, 1
instance = comp, \q[13]~output\, q[13]~output, reg32, 1
instance = comp, \q[14]~output\, q[14]~output, reg32, 1
instance = comp, \q[15]~output\, q[15]~output, reg32, 1
instance = comp, \q[16]~output\, q[16]~output, reg32, 1
instance = comp, \q[17]~output\, q[17]~output, reg32, 1
instance = comp, \q[18]~output\, q[18]~output, reg32, 1
instance = comp, \q[19]~output\, q[19]~output, reg32, 1
instance = comp, \q[20]~output\, q[20]~output, reg32, 1
instance = comp, \q[21]~output\, q[21]~output, reg32, 1
instance = comp, \q[22]~output\, q[22]~output, reg32, 1
instance = comp, \q[23]~output\, q[23]~output, reg32, 1
instance = comp, \q[24]~output\, q[24]~output, reg32, 1
instance = comp, \q[25]~output\, q[25]~output, reg32, 1
instance = comp, \q[26]~output\, q[26]~output, reg32, 1
instance = comp, \q[27]~output\, q[27]~output, reg32, 1
instance = comp, \q[28]~output\, q[28]~output, reg32, 1
instance = comp, \q[29]~output\, q[29]~output, reg32, 1
instance = comp, \q[30]~output\, q[30]~output, reg32, 1
instance = comp, \q[31]~output\, q[31]~output, reg32, 1
instance = comp, \clk~input\, clk~input, reg32, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, reg32, 1
instance = comp, \d[0]~input\, d[0]~input, reg32, 1
instance = comp, \q[0]~reg0feeder\, q[0]~reg0feeder, reg32, 1
instance = comp, \clr~input\, clr~input, reg32, 1
instance = comp, \clr~inputclkctrl\, clr~inputclkctrl, reg32, 1
instance = comp, \wr~input\, wr~input, reg32, 1
instance = comp, \q[0]~reg0\, q[0]~reg0, reg32, 1
instance = comp, \d[1]~input\, d[1]~input, reg32, 1
instance = comp, \q[1]~reg0feeder\, q[1]~reg0feeder, reg32, 1
instance = comp, \q[1]~reg0\, q[1]~reg0, reg32, 1
instance = comp, \d[2]~input\, d[2]~input, reg32, 1
instance = comp, \q[2]~reg0feeder\, q[2]~reg0feeder, reg32, 1
instance = comp, \q[2]~reg0\, q[2]~reg0, reg32, 1
instance = comp, \d[3]~input\, d[3]~input, reg32, 1
instance = comp, \q[3]~reg0\, q[3]~reg0, reg32, 1
instance = comp, \d[4]~input\, d[4]~input, reg32, 1
instance = comp, \q[4]~reg0feeder\, q[4]~reg0feeder, reg32, 1
instance = comp, \q[4]~reg0\, q[4]~reg0, reg32, 1
instance = comp, \d[5]~input\, d[5]~input, reg32, 1
instance = comp, \q[5]~reg0feeder\, q[5]~reg0feeder, reg32, 1
instance = comp, \q[5]~reg0\, q[5]~reg0, reg32, 1
instance = comp, \d[6]~input\, d[6]~input, reg32, 1
instance = comp, \q[6]~reg0\, q[6]~reg0, reg32, 1
instance = comp, \d[7]~input\, d[7]~input, reg32, 1
instance = comp, \q[7]~reg0feeder\, q[7]~reg0feeder, reg32, 1
instance = comp, \q[7]~reg0\, q[7]~reg0, reg32, 1
instance = comp, \d[8]~input\, d[8]~input, reg32, 1
instance = comp, \q[8]~reg0feeder\, q[8]~reg0feeder, reg32, 1
instance = comp, \q[8]~reg0\, q[8]~reg0, reg32, 1
instance = comp, \d[9]~input\, d[9]~input, reg32, 1
instance = comp, \q[9]~reg0feeder\, q[9]~reg0feeder, reg32, 1
instance = comp, \q[9]~reg0\, q[9]~reg0, reg32, 1
instance = comp, \d[10]~input\, d[10]~input, reg32, 1
instance = comp, \q[10]~reg0feeder\, q[10]~reg0feeder, reg32, 1
instance = comp, \q[10]~reg0\, q[10]~reg0, reg32, 1
instance = comp, \d[11]~input\, d[11]~input, reg32, 1
instance = comp, \q[11]~reg0\, q[11]~reg0, reg32, 1
instance = comp, \d[12]~input\, d[12]~input, reg32, 1
instance = comp, \q[12]~reg0feeder\, q[12]~reg0feeder, reg32, 1
instance = comp, \q[12]~reg0\, q[12]~reg0, reg32, 1
instance = comp, \d[13]~input\, d[13]~input, reg32, 1
instance = comp, \q[13]~reg0\, q[13]~reg0, reg32, 1
instance = comp, \d[14]~input\, d[14]~input, reg32, 1
instance = comp, \q[14]~reg0feeder\, q[14]~reg0feeder, reg32, 1
instance = comp, \q[14]~reg0\, q[14]~reg0, reg32, 1
instance = comp, \d[15]~input\, d[15]~input, reg32, 1
instance = comp, \q[15]~reg0feeder\, q[15]~reg0feeder, reg32, 1
instance = comp, \q[15]~reg0\, q[15]~reg0, reg32, 1
instance = comp, \d[16]~input\, d[16]~input, reg32, 1
instance = comp, \q[16]~reg0\, q[16]~reg0, reg32, 1
instance = comp, \d[17]~input\, d[17]~input, reg32, 1
instance = comp, \q[17]~reg0feeder\, q[17]~reg0feeder, reg32, 1
instance = comp, \q[17]~reg0\, q[17]~reg0, reg32, 1
instance = comp, \d[18]~input\, d[18]~input, reg32, 1
instance = comp, \q[18]~reg0\, q[18]~reg0, reg32, 1
instance = comp, \d[19]~input\, d[19]~input, reg32, 1
instance = comp, \q[19]~reg0feeder\, q[19]~reg0feeder, reg32, 1
instance = comp, \q[19]~reg0\, q[19]~reg0, reg32, 1
instance = comp, \d[20]~input\, d[20]~input, reg32, 1
instance = comp, \q[20]~reg0\, q[20]~reg0, reg32, 1
instance = comp, \d[21]~input\, d[21]~input, reg32, 1
instance = comp, \q[21]~reg0feeder\, q[21]~reg0feeder, reg32, 1
instance = comp, \q[21]~reg0\, q[21]~reg0, reg32, 1
instance = comp, \d[22]~input\, d[22]~input, reg32, 1
instance = comp, \q[22]~reg0feeder\, q[22]~reg0feeder, reg32, 1
instance = comp, \q[22]~reg0\, q[22]~reg0, reg32, 1
instance = comp, \d[23]~input\, d[23]~input, reg32, 1
instance = comp, \q[23]~reg0feeder\, q[23]~reg0feeder, reg32, 1
instance = comp, \q[23]~reg0\, q[23]~reg0, reg32, 1
instance = comp, \d[24]~input\, d[24]~input, reg32, 1
instance = comp, \q[24]~reg0feeder\, q[24]~reg0feeder, reg32, 1
instance = comp, \q[24]~reg0\, q[24]~reg0, reg32, 1
instance = comp, \d[25]~input\, d[25]~input, reg32, 1
instance = comp, \q[25]~reg0feeder\, q[25]~reg0feeder, reg32, 1
instance = comp, \q[25]~reg0\, q[25]~reg0, reg32, 1
instance = comp, \d[26]~input\, d[26]~input, reg32, 1
instance = comp, \q[26]~reg0feeder\, q[26]~reg0feeder, reg32, 1
instance = comp, \q[26]~reg0\, q[26]~reg0, reg32, 1
instance = comp, \d[27]~input\, d[27]~input, reg32, 1
instance = comp, \q[27]~reg0feeder\, q[27]~reg0feeder, reg32, 1
instance = comp, \q[27]~reg0\, q[27]~reg0, reg32, 1
instance = comp, \d[28]~input\, d[28]~input, reg32, 1
instance = comp, \q[28]~reg0\, q[28]~reg0, reg32, 1
instance = comp, \d[29]~input\, d[29]~input, reg32, 1
instance = comp, \q[29]~reg0\, q[29]~reg0, reg32, 1
instance = comp, \d[30]~input\, d[30]~input, reg32, 1
instance = comp, \q[30]~reg0feeder\, q[30]~reg0feeder, reg32, 1
instance = comp, \q[30]~reg0\, q[30]~reg0, reg32, 1
instance = comp, \d[31]~input\, d[31]~input, reg32, 1
instance = comp, \q[31]~reg0\, q[31]~reg0, reg32, 1
