AMD_CG_SUPPORT_HDP_DS,VAR_0
AMD_CG_SUPPORT_HDP_LS,VAR_1
AMD_CG_SUPPORT_HDP_MGCG,VAR_2
AMD_CG_SUPPORT_HDP_SD,VAR_3
HDP,VAR_4
HDP_CLK_CNTL__DBUS_CLK_SOFT_OVERRIDE_MASK,VAR_5
HDP_CLK_CNTL__DYN_CLK_SOFT_OVERRIDE_MASK,VAR_6
HDP_CLK_CNTL__HDP_REG_CLK_SOFT_OVERRIDE_MASK,VAR_7
HDP_CLK_CNTL__IPH_MEM_CLK_SOFT_OVERRIDE_MASK,VAR_8
HDP_CLK_CNTL__RC_MEM_CLK_SOFT_OVERRIDE_MASK,VAR_9
HDP_CLK_CNTL__XDP_REG_CLK_SOFT_OVERRIDE_MASK,VAR_10
HDP_MEM_POWER_CTRL__IPH_MEM_POWER_DS_EN_MASK,VAR_11
HDP_MEM_POWER_CTRL__IPH_MEM_POWER_LS_EN_MASK,VAR_12
HDP_MEM_POWER_CTRL__IPH_MEM_POWER_SD_EN_MASK,VAR_13
RREG32_SOC15,FUNC_0
amdgpu_sriov_vf,FUNC_1
mmHDP_CLK_CNTL,VAR_14
mmHDP_MEM_POWER_CTRL,VAR_15
stub1,FUNC_2
nv_common_get_clockgating_state,FUNC_3
handle,VAR_16
flags,VAR_17
adev,VAR_18
tmp,VAR_19
