# 29-36刷题

## 29信号发生器

[信号发生器_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/39f6766689cc448e928a0921d1d1f858?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230625221948681](https://ayu-990121-1302263000.cos.ap-nanjing.myqcloud.com/makedown/20230625221948.png)





## 30数据串转并电路

[数据串转并电路_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/6134dc3c8d0741d08eb522542913583d?tpId=302&tqId=5000602&ru=%2Fpractice%2Fd8394a6d31754e73ace8c394e9465e2a&qru=%2Fta%2Fverilog-advanced%2Fquestion-ranking&sourceUrl=%2Fexam%2Fcompany)

![image-20230629152541856](https://image-1302263000.cos.ap-nanjing.myqcloud.com/img/image-20230629152541856.png)



```verilog
`timescale 1ns/1ns

module s_to_p(
	input 				clk 		,   
	input 				rst_n		,
	input				valid_a		,
	input	 			data_a		,
 
 	output	reg 		ready_a		,
 	output	reg			valid_b		,
	output  reg [5:0] 	data_b
);

wire add_cnt;
wire end_cnt;
reg [2:0] cnt;
reg [5:0] tmp;                    
always @(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        cnt <= 0;
    end
    else if(add_cnt)begin
        if(end_cnt)
            cnt <= 0;
        else
            cnt <= cnt + 1;
    end
end
                    
assign add_cnt = valid_a;  
assign end_cnt = add_cnt && cnt== 5; 

always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        ready_a <= 0;
    end
    else begin
        ready_a <= 1;
    end
end

always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        tmp <= 0;
    end
    else if(valid_a) begin
        tmp <= {data_a,tmp[5:1]};
    end
    else begin
        tmp <= tmp;
    end
end

always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        data_b <= 0;
    end
    else if (end_cnt) begin
        data_b <= {data_a,tmp[5:1]};
    end
    else begin
        data_b <= data_b;
    end
end

always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        valid_b <= 0;
    end
    else if (end_cnt) begin
        valid_b <= 1;
    end
    else begin
        valid_b <= 0;
    end
end

endmodule
```



## 31数据累加输出

[数据累加输出_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/956fa4fa03e4441d85262dc1ec46a3bd?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230629154806257](https://image-1302263000.cos.ap-nanjing.myqcloud.com/img/image-20230629154806257.png)

```verilog
`timescale 1ns/1ns

module valid_ready(
	input 				clk 		,   
	input 				rst_n		,
	input		[7:0]	data_in		,
	input				valid_a		,
	input	 			ready_b		,
 
 	output		 		ready_a		,
 	output	reg			valid_b		,
	output  reg [9:0] 	data_out
);

wire add_cnt;
wire end_cnt;
reg [2:0] cnt;
					
always @(posedge clk or negedge rst_n)begin
	if(!rst_n)begin
		cnt <= 0;
	end
	else if(add_cnt)begin
		if(end_cnt)
			cnt <= 0;
		else
			cnt <= cnt + 1;
	end
end
					
assign add_cnt = valid_a & ready_a ;  
assign end_cnt = add_cnt && cnt== 3 ; 

assign ready_a = ~valid_b | ready_b;

always  @(posedge clk or negedge rst_n)begin
	if(rst_n==1'b0)begin
		valid_b <= 0;
	end
	else if(end_cnt )begin
		valid_b <= 1;
	end
	else if(add_cnt)begin
		valid_b <= 0;
	end	
end

always  @(posedge clk or negedge rst_n)begin
	if(rst_n==1'b0)begin
		data_out <= 0;
	end
	else if(add_cnt)begin
		if (cnt == 0) begin
			data_out <= data_in;
		end
		else begin
			data_out <= data_out + data_in;
		end
	end
end

endmodule
```



## 32非整数倍数据位宽转换24to128

[非整数倍数据位宽转换24to128_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/6312169e30a645bba5d832c7313c64cc?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230709002652045](https://image-1302263000.cos.ap-nanjing.myqcloud.com/typora/image-20230709002652045.png)

```verilog
`timescale 1ns/1ns

module width_24to128(
	input 				clk 		,   
	input 				rst_n		,
	input				valid_in	,
	input	[23:0]		data_in		,
 
 	output	reg			valid_out	,
	output  reg [127:0]	data_out
);
    reg [3:0]   cnt;
    reg [127:0] data_lock;
    
    always@(posedge clk or negedge rst_n) begin
        if(~rst_n)
            cnt <= 0;
        else
            cnt <= ~valid_in? cnt:cnt+1;
    end
    
    always@(posedge clk or negedge rst_n) begin
        if(~rst_n)
            valid_out <= 0;
        else
            valid_out <= (cnt==5 || cnt==10 || cnt==15)&&valid_in;
    end
    
    always@(posedge clk or negedge rst_n) begin
        if(~rst_n)
            data_lock <= 0;
        else
            data_lock <= valid_in? {data_lock[103:0], data_in}: data_lock;
    end
    
    always@(posedge clk or negedge rst_n) begin
        if(~rst_n)
            data_out <= 0;
        else if(cnt==5)
            data_out <= valid_in? {data_lock[119:0], data_in[23:16]}: data_out;
        else if(cnt==10)
            data_out <= valid_in? {data_lock[111:0], data_in[23: 8]}: data_out;
        else if(cnt==15)
            data_out <= valid_in? {data_lock[103:0], data_in[23: 0]}: data_out;
        else
            data_out <= data_out;
    end
endmodule

```

## 33非整数倍数据位宽转换8to12

[非整数倍数据位宽转换8to12_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/11dfedff55fd4c24b7f696bed86190b1?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230709002715901](https://image-1302263000.cos.ap-nanjing.myqcloud.com/typora/image-20230709002715901.png)

```verilog
`timescale 1ns/1ns

module width_8to12(
	input 				   clk 		,   
	input 			      rst_n		,
	input				      valid_in	,
	input	[7:0]			   data_in	,
 
 	output  reg			   valid_out,
	output  reg [11:0]   data_out
);

reg[11:0] tmp;
wire add_cnt;
wire end_cnt;
reg [2:0] cnt;
                    
always @(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        cnt <= 0;
    end
    else if(add_cnt)begin
        if(end_cnt)
            cnt <= 0;
        else
            cnt <= cnt + 1;
    end
end
                    
assign add_cnt = valid_in;  
assign end_cnt = add_cnt && cnt== 2; 

always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        tmp <= 0;
    end
    else begin
        tmp <= {tmp[3:0],data_in};
    end
end

always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        valid_out <= 0;
    end
    else if((cnt == 2 || cnt == 1)&&valid_in)begin
        valid_out <= 1;
    end
    else begin
        valid_out <= 0;
    end
end

always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        data_out <= 0;
    end
    else if (cnt == 1 && valid_in) begin
        data_out <= {tmp[7:0],data_in[7:4]};
    end
    else if (cnt == 2 && valid_in) begin
        data_out <= {tmp[3:0],data_in};
    end
end

endmodule
```

## 34**整数倍数据位宽转换8to16**

[整数倍数据位宽转换8to16_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/f1fb03cb0baf46ada2969806114bce5e?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230709002855928](https://image-1302263000.cos.ap-nanjing.myqcloud.com/typora/image-20230709002855928.png)



```verilog
`timescale 1ns/1ns

module width_8to16(
	input 				   clk 		,   
	input 				   rst_n		,
	input				      valid_in	,
	input	   [7:0]		   data_in	,
 
 	output	reg			valid_out,
	output   reg [15:0]	data_out
);

wire add_cnt;
wire end_cnt;
reg [1:0] cnt;
                    
always @(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        cnt <= 0;
    end
    else if(add_cnt)begin
        if(end_cnt)
            cnt <= 0;
        else
            cnt <= cnt + 1;
    end
end
                    
assign add_cnt = valid_in;  
assign end_cnt = add_cnt && cnt== 1; 

always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        valid_out <= 0;
    end
    else if(end_cnt)begin
        valid_out <= 1;
    end
    else begin
        valid_out <= 0;
    end
end

reg [15:0] tmp;
always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        tmp <= 0;
    end
    else begin
        tmp <= {tmp[7:0],data_in};
    end
end

always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        data_out <= 0;
    end
    else if(end_cnt)begin
        data_out <= {tmp[7:0],data_in};
    end
end
endmodule
```



## 35**状态机-非重叠的序列检测**

[状态机-非重叠的序列检测_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/2e35c5c0798249aaa2e1044dbaf218f2?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230709002928076](https://image-1302263000.cos.ap-nanjing.myqcloud.com/typora/image-20230709002928076.png)

```verilog
`timescale 1ns/1ns

module sequence_test1(
	input wire clk  ,
	input wire rst  ,
	input wire data ,
	output reg flag
);
//*************code***********//

parameter IDLE = 3'd0;
parameter S1 = 3'd1;
parameter S2 = 3'd2;
parameter S3 = 3'd3;
parameter S4 = 3'd4;
parameter S5 = 3'd5;

reg [2:0] state_c;
reg [2:0] state_n;
wire idl2s1_start;
wire s12s2_start;
wire s22s3_start;
wire s32s4_start;
wire s42s5_start;                    
//第一段：同步时序always模块，格式化描述次态寄存器迁移到现态寄存器(不需更改）
always@(posedge clk or negedge rst)begin
    if(!rst)begin
        state_c <= IDLE;
    end
    else begin
        state_c <= state_n;
    end
end
                    
//第二段：组合逻辑always模块，描述状态转移条件判断
always@(*)begin
    case(state_c)
        IDLE:begin
            if(idl2s1_start)begin
                state_n = S1;
            end
            else begin
                state_n = state_c;
            end
        end
        S1:begin
            if(s12s2_start)begin
                state_n = S2;
            end
            else begin
                state_n = IDLE;
            end
        end
        S2:begin
            if(s22s3_start)begin
                state_n = S3;
            end
            else begin
                state_n = IDLE;
            end
        end
        S3:begin
            if(s32s4_start)begin
                state_n = S4;
            end
            else begin
                state_n = IDLE;
            end
        end
        S4:begin
            if(s42s5_start)begin
                state_n = S5;
            end
            else begin
                state_n = IDLE;
            end
        end
        default:begin
            state_n = IDLE;
        end
    endcase
end
                    
//第三段：设计转移条件
assign idl2s1_start  = state_c==IDLE && data == 1;
assign s12s2_start = state_c==S1    && data == 0 ;
assign s22s3_start  = state_c==S2    && data == 1;
assign s32s4_start  = state_c==S3    && data == 1;
assign s42s5_start  = state_c==S4    && data == 1;                   

//第四段：同步时序always模块，格式化描述寄存器输出（可有多个输出）
always  @(posedge clk or negedge rst)begin
    if(!rst)begin
        flag <=1'b0;      //初始化
    end
    else if(s42s5_start)begin
        flag <= 1'b1;
    end
    else begin
        flag <= 1'b0;
    end
end

//*************code***********//
endmodule
```



## 36**状态机-重叠序列检测**

[状态机-重叠序列检测_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/10be91c03f5a412cb26f67dbd24020a9?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230709002951140](https://image-1302263000.cos.ap-nanjing.myqcloud.com/typora/image-20230709002951140.png)

```verilog
`timescale 1ns/1ns

module sequence_test2(
	input wire clk  ,
	input wire rst  ,
	input wire data ,
	output reg flag
);
//*************code***********//

parameter IDLE = 3'd0;
parameter S1 = 3'd1;
parameter S2 = 3'd2;
parameter S3 = 3'd3;
parameter S4 = 3'd4;
reg [2:0] state_c;
reg [2:0] state_n;
wire idl2s1_start;
wire s12s2_start;
wire s22s3_start;
wire s32s4_start;
wire s42s2_start;

//第一段：同步时序always模块，格式化描述次态寄存器迁移到现态寄存器(不需更改）
always@(posedge clk or negedge rst)begin
    if(!rst)begin
        state_c <= IDLE;
    end
    else begin
        state_c <= state_n;
    end
end
                    
//第二段：组合逻辑always模块，描述状态转移条件判断
always@(*)begin
    case(state_c)
        IDLE:begin
            if(idl2s1_start)begin
                state_n = S1;
            end
            else begin
                state_n = state_c;
            end
        end
        S1:begin
            if(s12s2_start)begin
                state_n = S2;
            end
            else begin
                state_n = state_c;
            end
        end
        S2:begin
            if(s22s3_start)begin
                state_n = S3;
            end
            else begin
                state_n = IDLE;
            end
        end
        S3:begin
            if(s32s4_start)begin
                state_n = S4;
            end
            else begin
                state_n = S2;
            end
        end
        S4:begin
            if(s42s2_start)begin
                state_n = S2;
            end
            else begin
                state_n = S1;
            end
        end
        default:begin
            state_n = IDLE;
        end
    endcase
end
                    
//第三段：设计转移条件
assign idl2s1_start  = state_c==IDLE &&  data == 1;
assign s12s2_start = state_c==S1    &&  data == 0;
assign s22s3_start  = state_c==S2    &&  data == 1;
assign s32s4_start  = state_c==S3    &&  data == 1;                  
assign s42s2_start  = state_c==S4    &&  data == 0;  
//第四段：同步时序always模块，格式化描述寄存器输出（可有多个输出）
always  @(posedge clk or negedge rst)begin
    if(!rst)begin
        flag <=1'b0;      //初始化
    end
    else if(state_c==S4)begin
        flag <= 1'b1;
    end
    else begin
        flag <= 1'b0;
    end
end

//*************code***********//
endmodule
```

