01:54:22 INFO  : Launching XSCT server: xsct -n  -interactive /home/rouholla/myData/zynq_projects/Vitis_Projects/temp_xsdb_launch_script.tcl
01:54:31 INFO  : XSCT server has started successfully.
01:54:31 INFO  : plnx-install-location is set to ''
01:54:31 INFO  : Successfully done setting XSCT server connection channel  
01:54:35 INFO  : Registering command handlers for Vitis TCF services
01:54:36 INFO  : Successfully done setting workspace for the tool. 
01:54:36 INFO  : Successfully done query RDI_DATADIR 
09:17:45 ERROR : (XSDB Server)Terminated

18:32:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/rouholla/myData/zynq_projects/Vitis_Projects/temp_xsdb_launch_script.tcl
18:32:24 INFO  : Registering command handlers for Vitis TCF services
18:32:24 INFO  : XSCT server has started successfully.
18:32:24 INFO  : Successfully done setting XSCT server connection channel  
18:32:28 INFO  : plnx-install-location is set to ''
18:32:28 INFO  : Successfully done setting workspace for the tool. 
18:32:28 INFO  : Successfully done query RDI_DATADIR 
18:36:41 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform_vitis/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
18:36:42 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform_vitis/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
18:36:42 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform_vitis/psu_cortexa53_0/standalone_domain/bsp/system.mss"
21:02:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/rouholla/myData/zynq_projects/Vitis_Projects/temp_xsdb_launch_script.tcl
21:02:58 INFO  : XSCT server has started successfully.
21:03:05 INFO  : Registering command handlers for Vitis TCF services
21:03:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform_vitis/hw/soc_wrapper.xsa is already opened

21:03:13 INFO  : Successfully done setting XSCT server connection channel  
21:03:13 INFO  : plnx-install-location is set to ''
21:03:13 INFO  : Successfully done query RDI_DATADIR 
21:03:13 INFO  : Successfully done setting workspace for the tool. 
21:03:15 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform_vitis/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
21:03:16 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform_vitis/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
21:03:16 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform_vitis/psu_cortexa53_0/standalone_domain/bsp/system.mss"
21:22:14 INFO  : Removed '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform_vitis/export/ultra96_platform_vitis' from custom platform repositories.
21:24:58 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
21:24:59 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
21:24:59 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss"
21:32:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
21:32:57 INFO  : (SwPlaform) Successfully done setParamInSpec 
21:32:59 INFO  : (SwPlatform) Successfully done update_mss 
21:33:00 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/psu_cortexa53_0/standalone_domain/bsp/system.mss"
21:33:20 INFO  : (SwPlaform) Successfully done setParamInSpec 
21:33:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
21:33:26 INFO  : (SwPlatform) Successfully done update_mss 
21:33:27 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
21:33:46 INFO  : (SwPlaform) Successfully done setParamInSpec 
21:33:52 INFO  : (SwPlaform) Successfully done setParamInSpec 
21:33:55 INFO  : (SwPlatform) Successfully done update_mss 
21:33:55 INFO  : Successfully done sdx_reload_mss "/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
21:37:32 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
21:37:39 INFO  : Updating application flags with new BSP settings...
21:37:40 INFO  : Successfully updated application flags for project csitx_mipi_project.
21:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:40:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:33 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/boot/fsbl.elf'
21:40:33 INFO  : Jtag cable 'Platform Cable USB 000018639d1901' is selected.
21:40:33 INFO  : 'jtag frequency' command is executed.
21:40:33 INFO  : Sourcing of '/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:40:33 INFO  : Context for 'APU' is selected.
21:40:34 INFO  : System reset is completed.
21:40:37 INFO  : 'after 3000' command is executed.
21:40:37 INFO  : Context for 'APU' is selected.
21:40:37 INFO  : Cleared APU and A53 resets
21:40:37 INFO  : Context for 'RPU' is selected.
21:40:38 INFO  : Cleared RPU and R5 resets
21:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 000018639d1901" && level==0} -index 0' command is executed.
21:40:50 INFO  : FPGA configured successfully with bitstream "/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream/soc_wrapper.bit"
21:40:50 INFO  : Context for 'APU' is selected.
21:40:50 INFO  : Hardware design information is loaded from '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/hw/soc_wrapper.xsa'.
21:40:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:50 INFO  : Context for 'APU' is selected.
21:40:50 INFO  : Boot mode is read from the target.
21:40:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:40:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:40:55 INFO  : The application '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:40:55 INFO  : 'set bp_40_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:40:55 INFO  : 'con -block -timeout 60' command is executed.
21:40:55 INFO  : 'bpremove $bp_40_55_fsbl_bp' command is executed.
21:40:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:40:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:40:57 INFO  : The application '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/Debug/csitx_mipi_project.elf' is downloaded to processor 'psu_cortexa53_0'.
21:40:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 000018639d1901" && level==0} -index 0
fpga -file /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream/soc_wrapper.bit -no-revision-check
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/hw/soc_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/boot/fsbl.elf
set bp_40_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/Debug/csitx_mipi_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:40:58 INFO  : 'con' command is executed.
21:40:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:40:58 INFO  : Launch script is exported to file '/home/rouholla/myData/zynq_projects/Vitis_Projects/.sdk/launch_scripts/single_application_debug/debugger_csitx_mipi_project-default.tcl'
21:44:03 INFO  : Disconnected from the channel tcfchan#2.
21:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:04 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/boot/fsbl.elf'
21:44:04 INFO  : Jtag cable 'Platform Cable USB 000018639d1901' is selected.
21:44:04 INFO  : 'jtag frequency' command is executed.
21:44:04 INFO  : Sourcing of '/home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:44:04 INFO  : Context for 'APU' is selected.
21:44:05 INFO  : System reset is completed.
21:44:08 INFO  : 'after 3000' command is executed.
21:44:08 INFO  : Context for 'APU' is selected.
21:44:08 INFO  : Cleared APU and A53 resets
21:44:08 INFO  : Context for 'RPU' is selected.
21:44:08 INFO  : Cleared RPU and R5 resets
21:44:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 000018639d1901" && level==0} -index 0' command is executed.
21:44:21 INFO  : FPGA configured successfully with bitstream "/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream/soc_wrapper.bit"
21:44:21 INFO  : Context for 'APU' is selected.
21:44:21 INFO  : Hardware design information is loaded from '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/hw/soc_wrapper.xsa'.
21:44:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:21 INFO  : Context for 'APU' is selected.
21:44:21 INFO  : Boot mode is read from the target.
21:44:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:44:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:44:25 INFO  : The application '/home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:44:25 INFO  : 'set bp_44_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:44:26 INFO  : 'con -block -timeout 60' command is executed.
21:44:26 INFO  : 'bpremove $bp_44_25_fsbl_bp' command is executed.
21:44:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:44:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:44:29 INFO  : The application '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/Debug/csitx_mipi_project.elf' is downloaded to processor 'psu_cortexa53_0'.
21:44:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rouholla/myData/apps_install_path/xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 000018639d1901" && level==0} -index 0
fpga -file /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream/soc_wrapper.bit -no-revision-check
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/hw/soc_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/rouholla/myData/zynq_projects/Vitis_Projects/mipi_csi_tx_test/export/mipi_csi_tx_test/sw/mipi_csi_tx_test/boot/fsbl.elf
set bp_44_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/Debug/csitx_mipi_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:29 INFO  : Launch script is exported to file '/home/rouholla/myData/zynq_projects/Vitis_Projects/.sdk/launch_scripts/single_application_debug/debugger_csitx_mipi_project-default.tcl'
21:55:08 INFO  : Generated template bif file for csitx_mipi_project_system
21:55:15 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin
21:55:17 INFO  : Bootgen command execution is done.
21:59:44 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
21:59:55 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
21:59:57 INFO  : Bootgen command execution is done.
22:56:59 INFO  : Hardware specification for platform project 'mipi_csi_tx_test' is updated.
22:57:54 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
22:57:57 INFO  : Bootgen command execution is done.
00:01:02 INFO  : Disconnected from the channel tcfchan#3.
13:07:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/rouholla/myData/zynq_projects/Vitis_Projects/temp_xsdb_launch_script.tcl
13:07:45 INFO  : Registering command handlers for Vitis TCF services
13:07:47 INFO  : XSCT server has started successfully.
13:07:47 INFO  : plnx-install-location is set to ''
13:07:47 INFO  : Successfully done setting XSCT server connection channel  
13:07:50 INFO  : Successfully done setting workspace for the tool. 
13:07:50 INFO  : Successfully done query RDI_DATADIR 
13:08:55 INFO  : Hardware specification for platform project 'mipi_csi_tx_test' is updated.
14:22:02 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
14:22:05 INFO  : Bootgen command execution is done.
16:03:18 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
16:03:34 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
16:03:37 INFO  : Bootgen command execution is done.
16:34:47 INFO  : Hardware specification for platform project 'mipi_csi_tx_test' is updated.
16:35:23 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
16:35:26 INFO  : Bootgen command execution is done.
16:35:43 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
16:35:44 INFO  : Bootgen command execution is done.
21:52:14 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
21:53:10 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
21:53:13 INFO  : Bootgen command execution is done.
21:56:05 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
21:56:07 INFO  : The hardware specfication used by project 'csitx_mipi_project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:56:07 INFO  : The file '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream/soc_wrapper.bit' stored in project is removed.
21:56:07 INFO  : The updated bitstream files are copied from platform to folder '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream' in project 'csitx_mipi_project'.
21:56:07 INFO  : The file '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/psinit/psu_init.tcl' stored in project is removed.
21:56:08 INFO  : The updated ps init files are copied from platform to folder '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/psinit' in project 'csitx_mipi_project'.
21:56:25 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
21:56:27 INFO  : Bootgen command execution is done.
22:14:39 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
22:14:56 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
22:14:58 INFO  : Bootgen command execution is done.
23:20:12 INFO  : Hardware specification for platform project 'mipi_csi_tx_test' is updated.
23:23:30 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
23:23:40 INFO  : The hardware specfication used by project 'csitx_mipi_project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:23:40 INFO  : The file '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream/soc_wrapper.bit' stored in project is removed.
23:23:40 INFO  : The updated bitstream files are copied from platform to folder '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream' in project 'csitx_mipi_project'.
23:23:40 INFO  : The file '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/psinit/psu_init.tcl' stored in project is removed.
23:23:41 INFO  : The updated ps init files are copied from platform to folder '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/psinit' in project 'csitx_mipi_project'.
23:25:29 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
23:25:31 INFO  : Bootgen command execution is done.
23:27:48 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
23:28:06 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
23:28:07 INFO  : Bootgen command execution is done.
00:49:58 INFO  : Launching XSCT server: xsct -n  -interactive /home/rouholla/myData/zynq_projects/Vitis_Projects/temp_xsdb_launch_script.tcl
00:50:02 INFO  : Registering command handlers for Vitis TCF services
00:50:03 INFO  : XSCT server has started successfully.
00:50:03 INFO  : Successfully done setting XSCT server connection channel  
00:50:03 INFO  : plnx-install-location is set to ''
00:50:06 INFO  : Successfully done setting workspace for the tool. 
00:50:06 INFO  : Successfully done query RDI_DATADIR 
00:52:34 INFO  : Hardware specification for platform project 'mipi_csi_tx_test' is updated.
00:54:28 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
00:54:39 INFO  : The hardware specfication used by project 'csitx_mipi_project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:54:39 INFO  : The file '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream/soc_wrapper.bit' stored in project is removed.
00:54:39 INFO  : The updated bitstream files are copied from platform to folder '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream' in project 'csitx_mipi_project'.
00:54:39 INFO  : The file '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/psinit/psu_init.tcl' stored in project is removed.
00:54:40 INFO  : The updated ps init files are copied from platform to folder '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/psinit' in project 'csitx_mipi_project'.
00:56:03 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
00:56:05 INFO  : Bootgen command execution is done.
01:01:18 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
01:05:43 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
01:06:26 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
01:06:28 INFO  : Bootgen command execution is done.
01:09:49 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
01:10:38 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
01:10:40 INFO  : Bootgen command execution is done.
01:46:50 INFO  : Launching XSCT server: xsct -n  -interactive /home/rouholla/myData/zynq_projects/Vitis_Projects/temp_xsdb_launch_script.tcl
01:46:56 INFO  : XSCT server has started successfully.
01:46:56 INFO  : Successfully done setting XSCT server connection channel  
01:46:56 INFO  : plnx-install-location is set to ''
01:46:56 INFO  : Successfully done setting workspace for the tool. 
01:46:57 INFO  : Registering command handlers for Vitis TCF services
01:47:02 INFO  : Successfully done query RDI_DATADIR 
01:47:54 INFO  : Hardware specification for platform project 'mipi_csi_tx_test' is updated.
01:48:06 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
01:48:18 INFO  : The hardware specfication used by project 'csitx_mipi_project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:48:18 INFO  : The file '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream/soc_wrapper.bit' stored in project is removed.
01:48:18 INFO  : The updated bitstream files are copied from platform to folder '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/bitstream' in project 'csitx_mipi_project'.
01:48:18 INFO  : The file '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/psinit/psu_init.tcl' stored in project is removed.
01:48:20 INFO  : The updated ps init files are copied from platform to folder '/home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project/_ide/psinit' in project 'csitx_mipi_project'.
01:49:43 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
01:50:14 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
01:50:16 INFO  : Bootgen command execution is done.
02:10:59 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
02:12:39 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
02:12:41 INFO  : Bootgen command execution is done.
02:13:40 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
02:13:42 INFO  : Bootgen command execution is done.
02:15:24 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
02:15:40 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
02:15:41 INFO  : Bootgen command execution is done.
02:17:09 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
02:19:49 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
02:20:41 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
02:20:42 INFO  : Bootgen command execution is done.
02:21:12 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
02:21:13 INFO  : Bootgen command execution is done.
02:22:52 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
02:23:53 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
02:23:55 INFO  : Bootgen command execution is done.
02:25:53 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
02:26:12 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
02:26:14 INFO  : Bootgen command execution is done.
02:28:36 INFO  : Checking for BSP changes to sync application flags for project 'csitx_mipi_project'...
02:28:57 INFO  : Invoking Bootgen: bootgen -image csitx_mipi_project_system.bif -arch zynqmp -o /home/rouholla/myData/zynq_projects/Vitis_Projects/csitx_mipi_project_system/_ide/bootimage/BOOT.bin -w on
02:28:59 INFO  : Bootgen command execution is done.
04:01:49 ERROR : (XSDB Server)Terminated

22:03:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/rouholla/myData/zynq_projects/Vitis_Projects/temp_xsdb_launch_script.tcl
22:03:09 INFO  : XSCT server has started successfully.
22:03:09 INFO  : plnx-install-location is set to ''
22:03:09 INFO  : Successfully done setting XSCT server connection channel  
22:03:09 INFO  : Successfully done setting workspace for the tool. 
22:03:10 INFO  : Registering command handlers for Vitis TCF services
22:03:12 INFO  : Successfully done query RDI_DATADIR 
