Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/programowanie/xilinx_projects/project_SW/timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "E:/programowanie/xilinx_projects/project_SW/comparator.vhd" in Library work.
Architecture behavioral of Entity comparator is up to date.
Compiling vhdl file "E:/programowanie/xilinx_projects/project_SW/UART_TX.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "E:/programowanie/xilinx_projects/project_SW/UART_RX.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "E:/programowanie/xilinx_projects/project_SW/arm_steering.vhd" in Library work.
Architecture behavioral of Entity arm_steering is up to date.
Compiling vhdl file "E:/programowanie/xilinx_projects/project_SW/display_driver.vhd" in Library work.
Architecture behavioral of Entity display_driver is up to date.
Compiling vhdl file "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd" in Library work.
Architecture behavioral of Entity pwm_module is up to date.
Compiling vhdl file "E:/programowanie/xilinx_projects/project_SW/top_level.vhd" in Library work.
Entity <top_level> compiled.
Entity <top_level> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_level> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART_TX> in library <work> (architecture <behavioral>) with generics.
	CLKS_PER_BIT = 1290

Analyzing hierarchy for entity <UART_RX> in library <work> (architecture <behavioral>) with generics.
	CLKS_PER_BIT = 1290

Analyzing hierarchy for entity <arm_steering> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_driver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pwm_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <timer> in library <work> (architecture <behavioral>) with generics.
	BIT_LENGTH = 18

Analyzing hierarchy for entity <comparator> in library <work> (architecture <behavioral>) with generics.
	BIT_LENGTH = 18


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_level> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "E:/programowanie/xilinx_projects/project_SW/top_level.vhd" line 191: Unconnected output port 'd_state' of component 'arm_steering'.
Entity <top_level> analyzed. Unit <top_level> generated.

Analyzing generic Entity <UART_TX> in library <work> (Architecture <behavioral>).
	CLKS_PER_BIT = 1290
Entity <UART_TX> analyzed. Unit <UART_TX> generated.

Analyzing generic Entity <UART_RX> in library <work> (Architecture <behavioral>).
	CLKS_PER_BIT = 1290
Entity <UART_RX> analyzed. Unit <UART_RX> generated.

Analyzing Entity <arm_steering> in library <work> (Architecture <behavioral>).
Entity <arm_steering> analyzed. Unit <arm_steering> generated.

Analyzing Entity <display_driver> in library <work> (Architecture <behavioral>).
Entity <display_driver> analyzed. Unit <display_driver> generated.

Analyzing Entity <pwm_module> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd" line 91: Unconnected output port 'eq' of component 'comparator'.
WARNING:Xst:753 - "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd" line 91: Unconnected output port 'gt' of component 'comparator'.
WARNING:Xst:753 - "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd" line 99: Unconnected output port 'eq' of component 'comparator'.
WARNING:Xst:753 - "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd" line 99: Unconnected output port 'gt' of component 'comparator'.
WARNING:Xst:753 - "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd" line 107: Unconnected output port 'eq' of component 'comparator'.
WARNING:Xst:753 - "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd" line 107: Unconnected output port 'gt' of component 'comparator'.
WARNING:Xst:753 - "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd" line 115: Unconnected output port 'eq' of component 'comparator'.
WARNING:Xst:753 - "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd" line 115: Unconnected output port 'gt' of component 'comparator'.
Entity <pwm_module> analyzed. Unit <pwm_module> generated.

Analyzing generic Entity <timer> in library <work> (Architecture <behavioral>).
	BIT_LENGTH = 18
Entity <timer> analyzed. Unit <timer> generated.

Analyzing generic Entity <comparator> in library <work> (Architecture <behavioral>).
	BIT_LENGTH = 18
Entity <comparator> analyzed. Unit <comparator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART_TX>.
    Related source file is "E:/programowanie/xilinx_projects/project_SW/UART_TX.vhd".
    Found finite state machine <FSM_0> for signal <trans_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | trans_state$not0000       (positive)           |
    | Power Up State     | statestart                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit up counter for signal <counter>.
    Found 11-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 94.
    Found 3-bit up counter for signal <curr_bit_index>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <trans_done>.
    Found 1-bit register for signal <trans_en>.
    Found 3-bit comparator less for signal <trans_state$cmp_lt0000> created at line 104.
    Found 11-bit comparator less for signal <trans_state$cmp_lt0001> created at line 94.
    Found 1-bit register for signal <tx_buffer>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <UART_TX> synthesized.


Synthesizing Unit <UART_RX>.
    Related source file is "E:/programowanie/xilinx_projects/project_SW/UART_RX.vhd".
    Found 11-bit up counter for signal <counter>.
    Found 32-bit up counter for signal <curr_bit_index>.
    Found 8-bit register for signal <data_buffer>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <new_data_flag>.
    Found 11-bit comparator greatequal for signal <new_data_flag$cmp_ge0000> created at line 89.
    Found 1-bit register for signal <trans_en>.
    Found 11-bit comparator less for signal <trans_en$cmp_lt0000> created at line 89.
    Found 1-bit register for signal <trans_state<0>>.
    Found 32-bit comparator less for signal <trans_state_0$cmp_lt0000> created at line 98.
    Summary:
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <UART_RX> synthesized.


Synthesizing Unit <arm_steering>.
    Related source file is "E:/programowanie/xilinx_projects/project_SW/arm_steering.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | sadr                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <wr_out>.
    Found 1-bit register for signal <data_read>.
    Found 2-bit register for signal <adr_reg>.
    Found 12-bit register for signal <data_reg>.
    Found 1-bit register for signal <prev_new_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
Unit <arm_steering> synthesized.


Synthesizing Unit <display_driver>.
    Related source file is "E:/programowanie/xilinx_projects/project_SW/display_driver.vhd".
    Found 32x8-bit ROM for signal <inv_segment>.
    Found 4x3-bit ROM for signal <enable>.
    Found 5-bit 4-to-1 multiplexer for signal <current_seg>.
    Found 2-bit up counter for signal <seg_num>.
    Found 14-bit up counter for signal <timer_counter>.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred   5 Multiplexer(s).
Unit <display_driver> synthesized.


Synthesizing Unit <timer>.
    Related source file is "E:/programowanie/xilinx_projects/project_SW/timer.vhd".
    Found 18-bit up counter for signal <timer_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <timer> synthesized.


Synthesizing Unit <comparator>.
    Related source file is "E:/programowanie/xilinx_projects/project_SW/comparator.vhd".
    Found 18-bit comparator equal for signal <eq$cmp_eq0000> created at line 41.
    Found 18-bit comparator greater for signal <gt$cmp_gt0000> created at line 42.
    Found 18-bit comparator less for signal <ls$cmp_lt0000> created at line 40.
    Summary:
	inferred   3 Comparator(s).
Unit <comparator> synthesized.


Synthesizing Unit <pwm_module>.
    Related source file is "E:/programowanie/xilinx_projects/project_SW/pwm_module.vhd".
    Found 18-bit adder for signal <w_pwm>.
    Found 12-bit register for signal <w_reg>.
    Found 18-bit adder for signal <x_pwm>.
    Found 12-bit register for signal <x_reg>.
    Found 18-bit adder for signal <y_pwm>.
    Found 12-bit register for signal <y_reg>.
    Found 18-bit adder for signal <z_pwm>.
    Found 12-bit register for signal <z_reg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <pwm_module> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "E:/programowanie/xilinx_projects/project_SW/top_level.vhd".
WARNING:Xst:646 - Signal <uart_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <led_reg>.
    Found 1-bit register for signal <prev_state>.
    Found 1-bit register for signal <uart_start>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <top_level> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x8-bit ROM                                          : 1
 4x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 18-bit adder                                          : 4
# Counters                                             : 7
 11-bit up counter                                     : 2
 14-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 39
 1-bit register                                        : 31
 12-bit register                                       : 4
 2-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 18
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 2
 18-bit comparator equal                               : 4
 18-bit comparator greater                             : 4
 18-bit comparator less                                : 4
 3-bit comparator less                                 : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_arm_steering/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 sadr  | 00
 sd1   | 01
 sd2   | 11
 swr   | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <tx/trans_state/FSM> on signal <trans_state[1:4]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 statestart   | 0001
 statedata    | 0010
 statestop    | 0100
 statecleanup | 1000
--------------------------
INFO:Xst:2261 - The FF/Latch <prev_new_data> in Unit <Inst_arm_steering> is equivalent to the following FF/Latch, which will be removed : <data_read> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 32x8-bit ROM                                          : 1
 4x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 18-bit adder                                          : 4
# Counters                                             : 7
 11-bit up counter                                     : 2
 14-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 105
 Flip-Flops                                            : 105
# Comparators                                          : 18
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 2
 18-bit comparator equal                               : 4
 18-bit comparator greater                             : 4
 18-bit comparator less                                : 4
 3-bit comparator less                                 : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <prev_new_data> in Unit <arm_steering> is equivalent to the following FF/Latch, which will be removed : <data_read> 

Optimizing unit <top_level> ...

Optimizing unit <UART_TX> ...

Optimizing unit <UART_RX> ...

Optimizing unit <arm_steering> ...

Optimizing unit <display_driver> ...

Optimizing unit <pwm_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 28.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 201
 Flip-Flops                                            : 201

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level.ngr
Top Level Output File Name         : top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 676
#      GND                         : 1
#      INV                         : 45
#      LUT1                        : 109
#      LUT2                        : 79
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 58
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 219
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 134
# FlipFlops/Latches                : 201
#      FD                          : 3
#      FDE                         : 95
#      FDE_1                       : 8
#      FDR                         : 45
#      FDRE                        : 48
#      FDSE                        : 1
#      FDSE_1                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 1
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      199  out of    704    28%  
 Number of Slice Flip Flops:            201  out of   1408    14%  
 Number of 4 input LUTs:                314  out of   1408    22%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    108    35%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 201   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.839ns (Maximum Frequency: 171.250MHz)
   Minimum input arrival time before clock: 2.280ns
   Maximum output required time after clock: 10.707ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.839ns (frequency: 171.250MHz)
  Total number of paths / destination ports: 4876 / 446
-------------------------------------------------------------------------
Delay:               2.920ns (Levels of Logic = 1)
  Source:            tx/trans_en (FF)
  Destination:       tx/counter_10 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: tx/trans_en to tx/counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE_1:C->Q           6   0.495   0.635  tx/trans_en (tx/trans_en)
     LUT2:I1->O           11   0.562   0.793  tx/counter_or00001 (tx/counter_or0000)
     FDR:R                     0.435          tx/counter_0
    ----------------------------------------
    Total                      2.920ns (1.492ns logic, 1.428ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.280ns (Levels of Logic = 2)
  Source:            uart_rx_pin (PAD)
  Destination:       rx/trans_en (FF)
  Destination Clock: clk rising

  Data Path: uart_rx_pin to rx/trans_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.382  uart_rx_pin_IBUF (uart_rx_pin_IBUF)
     LUT4:I3->O            1   0.561   0.357  rx/trans_en_not00011 (rx/trans_en_not0001)
     FDE:CE                    0.156          rx/trans_en
    ----------------------------------------
    Total                      2.280ns (1.541ns logic, 0.739ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 659 / 23
-------------------------------------------------------------------------
Offset:              10.707ns (Levels of Logic = 18)
  Source:            Inst_pwm_module/w_reg_1 (FF)
  Destination:       header1<3> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_pwm_module/w_reg_1 to header1<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.495   0.465  Inst_pwm_module/w_reg_1 (Inst_pwm_module/w_reg_1)
     LUT1:I0->O            1   0.561   0.000  Inst_pwm_module/Madd_w_pwm_cy<3>_rt (Inst_pwm_module/Madd_w_pwm_cy<3>_rt)
     MUXCY:S->O            1   0.523   0.000  Inst_pwm_module/Madd_w_pwm_cy<3> (Inst_pwm_module/Madd_w_pwm_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/Madd_w_pwm_cy<4> (Inst_pwm_module/Madd_w_pwm_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/Madd_w_pwm_cy<5> (Inst_pwm_module/Madd_w_pwm_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/Madd_w_pwm_cy<6> (Inst_pwm_module/Madd_w_pwm_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/Madd_w_pwm_cy<7> (Inst_pwm_module/Madd_w_pwm_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/Madd_w_pwm_cy<8> (Inst_pwm_module/Madd_w_pwm_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/Madd_w_pwm_cy<9> (Inst_pwm_module/Madd_w_pwm_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/Madd_w_pwm_cy<10> (Inst_pwm_module/Madd_w_pwm_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/Madd_w_pwm_cy<11> (Inst_pwm_module/Madd_w_pwm_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/Madd_w_pwm_cy<12> (Inst_pwm_module/Madd_w_pwm_cy<12>)
     XORCY:CI->O           1   0.654   0.423  Inst_pwm_module/Madd_w_pwm_xor<13> (Inst_pwm_module/w_pwm<13>)
     LUT2:I1->O            1   0.562   0.000  Inst_pwm_module/inst_pwm_w/Mcompar_ls_cmp_lt0000_lut<11> (Inst_pwm_module/inst_pwm_w/Mcompar_ls_cmp_lt0000_lut<11>)
     MUXCY:S->O            1   0.523   0.000  Inst_pwm_module/inst_pwm_w/Mcompar_ls_cmp_lt0000_cy<11> (Inst_pwm_module/inst_pwm_w/Mcompar_ls_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Inst_pwm_module/inst_pwm_w/Mcompar_ls_cmp_lt0000_cy<12> (Inst_pwm_module/inst_pwm_w/Mcompar_ls_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.179   0.357  Inst_pwm_module/inst_pwm_w/Mcompar_ls_cmp_lt0000_cy<13> (Inst_pwm_module/inst_pwm_w/Mcompar_ls_cmp_lt0000_cy<13>)
     INV:I->O              1   0.562   0.357  Inst_pwm_module/inst_pwm_w/Mcompar_ls_cmp_lt0000_cy<13>_inv_INV_0 (header1_3_OBUF)
     OBUF:I->O                 4.396          header1_3_OBUF (header1<3>)
    ----------------------------------------
    Total                     10.707ns (9.105ns logic, 1.602ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.73 secs
 
--> 

Total memory usage is 4521832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

