<p><br/></p><p><strong>Scenario 1:</strong></p><p>Seq 1: Warm up cache in CPU0 and CPU1</p><p>Seq 2: WriteLineUnique to a snoopable address region, from CPU0 and CPU1</p><p>Seq 3: CleanInvalid from CPU0 and CPU1</p><p><br/></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/247367007/image2021-12-14_19-15-22.png?api=v2"></span></p><p><br/></p><p><strong>Observation:</strong></p><p>CleanInvalid throughput is lower than expected because mrd_response is generated from DMI <strong>after b response</strong> from the AXI target. Buffering only the amount of MRD credit. </p><p>WriteUniqueFull shows ~47% of the performance, and bottleneck is #.of buffering - buffered only 6 in this case. (MRD credit = 6)</p><p>SRAM delay: 100 cycles </p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="172" src="https://arterisip.atlassian.net/wiki/download/attachments/247367007/image2021-12-14_19-1-54.png?api=v2"></span></p><p>SRAM delay: 10 cycles, assuming early response at DRAM controller.. Still the bottleneck is MRD credit. </p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="140" src="https://arterisip.atlassian.net/wiki/download/attachments/247367007/image2021-12-15_9-27-11.png?api=v2"></span></p><p><a class="external-link" href="https://arteris-my.sharepoint.com/:x:/p/junie_um/EQpYqjIesQNDg05HTLDRL_UB1D-zU_7Z43g7esO5S924Lg?e=f6lBK5" rel="nofollow">NCore_Perf_2caiu_2dmi_test2_1.xlsx</a></p>