// Seed: 2045993585
module module_0;
  bit id_1;
  ;
  assign id_1 = -1;
  always @(*) id_1 = id_1;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    input supply1 id_5
);
  task id_7;
    begin : LABEL_0
      id_0 = -1;
    end
  endtask
  assign id_1 = (id_3);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd83,
    parameter id_6 = 32'd16
) (
    input  uwire   id_0,
    output uwire   id_1
    , id_4,
    input  supply0 _id_2
);
  assign id_4 = 1;
  logic [-1 : id_2] id_5;
  ;
  wire _id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5[id_6] = 1;
endmodule
