# Reading pref.tcl
# //  Questa Altera Starter FPGA Edition-64
# //  Version 2025.2 win64 May 31 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do blocking4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Altera Starter FPGA Edition-64 vmap 2025.2 Lib Mapping Utility 2025.05 May 31 2025
# vmap work rtl_work 
# ** Note: (vmap-220) 'c:/altera_lite_25.1std/questa_fse/win64/../modelsim.ini' is used as the ini file.
# Copying c:/altera_lite_25.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog  -work work +incdir+D:/FPGA/verilog-labs/07-blocking-4 {D:/FPGA/verilog-labs/07-blocking-4/blocking4.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 20:43:13 on Jan 18,2026
# vlog -reportprogress 300 -work work "+incdir+D:/FPGA/verilog-labs/07-blocking-4" D:/FPGA/verilog-labs/07-blocking-4/blocking4.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module blocking4
# 
# Top level modules:
# 	blocking4
# End time: 20:43:13 on Jan 18,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog  -work work +incdir+D:/FPGA/verilog-labs/07-blocking-4 {D:/FPGA/verilog-labs/07-blocking-4/testbench.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 20:43:14 on Jan 18,2026
# vlog -reportprogress 300 -work work "+incdir+D:/FPGA/verilog-labs/07-blocking-4" D:/FPGA/verilog-labs/07-blocking-4/testbench.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:43:14 on Jan 18,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# ** Note: (vsim-220) 'modelsim.ini' is used as the ini file.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:43:14 on Jan 18,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-220) 'modelsim.ini' is used as the ini file.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.blocking4(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0Data in=0, CLK=0, RST=1, Y=0000
#                   10Data in=0, CLK=1, RST=1, Y=0000
#                   20Data in=0, CLK=0, RST=1, Y=0000
#                   25Data in=0, CLK=0, RST=0, Y=0000
#                   30Data in=0, CLK=1, RST=0, Y=0000
#                   40Data in=0, CLK=0, RST=0, Y=0000
#                   50Data in=0, CLK=1, RST=0, Y=0000
#                   60Data in=0, CLK=0, RST=0, Y=0000
#                   70Data in=0, CLK=1, RST=0, Y=0000
#                   75Data in=1, CLK=1, RST=0, Y=0000
#                   80Data in=1, CLK=0, RST=0, Y=0000
#                   90Data in=1, CLK=1, RST=0, Y=1111
#                  100Data in=1, CLK=0, RST=0, Y=1111
#                  110Data in=1, CLK=1, RST=0, Y=1111
#                  120Data in=1, CLK=0, RST=0, Y=1111
#                  130Data in=1, CLK=1, RST=0, Y=1111
#                  140Data in=1, CLK=0, RST=0, Y=1111
#                  150Data in=1, CLK=1, RST=0, Y=1111
#                  160Data in=1, CLK=0, RST=0, Y=1111
#                  170Data in=1, CLK=1, RST=0, Y=1111
#                  180Data in=1, CLK=0, RST=0, Y=1111
#                  185Data in=0, CLK=0, RST=0, Y=1111
#                  190Data in=0, CLK=1, RST=0, Y=0000
#                  200Data in=0, CLK=0, RST=0, Y=0000
#                  210Data in=0, CLK=1, RST=0, Y=0000
#                  220Data in=0, CLK=0, RST=0, Y=0000
#                  230Data in=0, CLK=1, RST=0, Y=0000
#                  240Data in=0, CLK=0, RST=0, Y=0000
#                  250Data in=0, CLK=1, RST=0, Y=0000
#                  260Data in=0, CLK=0, RST=0, Y=0000
#                  270Data in=0, CLK=1, RST=0, Y=0000
#                  275Data in=1, CLK=1, RST=0, Y=0000
#                  280Data in=1, CLK=0, RST=0, Y=0000
#                  290Data in=1, CLK=1, RST=0, Y=1111
#                  300Data in=1, CLK=0, RST=0, Y=1111
#                  310Data in=1, CLK=1, RST=0, Y=1111
#                  320Data in=1, CLK=0, RST=0, Y=1111
#                  330Data in=1, CLK=1, RST=0, Y=1111
#                  340Data in=1, CLK=0, RST=0, Y=1111
# ** Note: $finish    : D:/FPGA/verilog-labs/07-blocking-4/testbench.v(37)
#    Time: 350 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/FPGA/verilog-labs/07-blocking-4/testbench.v line 37
# End time: 21:10:52 on Jan 18,2026, Elapsed time: 0:27:38
# Errors: 0, Warnings: 1
