0.7
2020.2
Nov 18 2020
09:47:47
<<<<<<< HEAD
C:/Users/bertr/digel/w6/w6.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd,1637320148,vhdl,,,,tb_rom_example,,,,,,,,
C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter4_starters/addsub.vhd,1637315721,vhdl,C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,,,addsub,,,,,,,,
C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter4_starters/mux.vhd,1637315721,vhdl,C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,,,mux,,,,,,,,
C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/bcd_counter.vhd,1637315721,vhdl,C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,,,bcd_counter,,,,,,,,
C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/reg.vhd,1637315721,vhdl,C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,,,reg,,,,,,,,
C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_control.vhd,1637315721,vhdl,C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_core_board.vhd,,,calc_control,,,,,,,,
C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_core_board.vhd,1637315721,vhdl,C:/Users/bertr/digel/w6/w6.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd,,,calc_core_board,,,,,,,,
C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,1637315721,vhdl,C:/Users/bertr/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_core_board.vhd,,,data_path,,,,,,,,
=======
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd,1637960403,vhdl,,,,tb_rom_example,,,,,,,,
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter4_starters/addsub.vhd,1635255036,vhdl,C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,,,addsub,,,,,,,,
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter4_starters/mux.vhd,1635255036,vhdl,C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,,,mux,,,,,,,,
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/bcd_counter.vhd,1635784654,vhdl,C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,,,bcd_counter,,,,,,,,
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/reg.vhd,1635784654,vhdl,C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,,,reg,,,,,,,,
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_control.vhd,1637960186,vhdl,C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_core_board.vhd,,,calc_control,,,,,,,,
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_core_board.vhd,1637235939,vhdl,C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd,,,calc_core_board,,,,,,,,
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd,1637245619,vhdl,C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_core_board.vhd,,,data_path,,,,,,,,
>>>>>>> ecae7d1a4ff4fca3063760d65812e209a657fce7
