$date
	Tue Oct 25 21:36:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module combi_ckt_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#2
1!
1$
1'
#4
1!
0$
0'
1#
1&
#6
1$
1'
#8
0!
0$
0'
0#
0&
1"
1%
#10
1!
1$
1'
#12
1!
0$
0'
1#
1&
#14
1$
1'
#16
