// Seed: 760945267
module module_0 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    output tri id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    input uwire id_8,
    output tri id_9,
    input supply1 id_10
);
  tri  id_12 = 1;
  wire id_13;
  wire id_14;
  assign id_3 = 1;
  assign id_3 = 1;
  assign id_3 = id_12;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1
    , id_25,
    output wand id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    output wand id_13,
    output supply0 id_14,
    output wor id_15,
    input wor id_16,
    output wire id_17,
    output tri id_18,
    input tri0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input supply0 id_22,
    output supply0 id_23
);
  always id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_3,
      id_15,
      id_2,
      id_12,
      id_8,
      id_22,
      id_16,
      id_23,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
