{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727561971463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727561971463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 17:19:31 2024 " "Processing started: Sat Sep 28 17:19:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727561971463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561971463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off v2t_computer -c v2t_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off v2t_computer -c v2t_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561971463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727561971771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727561971771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "verilog/clk_divider.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/5/hackcomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/5/hackcomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HackComputer " "Found entity 1: HackComputer" {  } { { "verilog/5/HackComputer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/HackComputer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/5/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/5/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "verilog/5/CPU.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/4/rom_small.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/4/rom_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_small " "Found entity 1: ROM_small" {  } { { "verilog/4/ROM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/3/register.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/3/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "verilog/3/Register.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM_small.v(22) " "Verilog HDL information at RAM_small.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/3/RAM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/RAM_small.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/3/ram_small.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/3/ram_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_small " "Found entity 1: RAM_small" {  } { { "verilog/3/RAM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/RAM_small.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/3/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/3/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "verilog/3/PC.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/inc16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/inc16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "verilog/2/Inc16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Inc16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "verilog/2/HalfAdder.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "verilog/2/FullAdder.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog/2/ALU.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "verilog/2/Add16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/or16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/or16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "verilog/1/Or16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Or16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/or8way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/or8way.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "verilog/1/Or8Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Or8Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/not16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/not16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "verilog/1/Not16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Not16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux16way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux16way.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16Way " "Found entity 1: Mux16Way" {  } { { "verilog/1/Mux16Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux16Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "verilog/1/Mux16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux8way16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux8way16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "verilog/1/Mux8Way16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux8Way16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux4way16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux4way16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "verilog/1/Mux4Way16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux4Way16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977221 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux verilog/1/Mux.v " "Entity \"Mux\" obtained from \"verilog/1/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "verilog/1/Mux.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1727561977221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "verilog/1/Mux.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/dmux8way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/dmux8way.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "verilog/1/DMux8Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux8Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/dmux4way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/dmux4way.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "verilog/1/DMux4Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux4Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMux " "Found entity 1: DMux" {  } { { "verilog/1/DMux.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/and16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/and16.v" { { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "verilog/1/And16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/And16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga/hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga/hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "verilog/VGA/hvsync_generator.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/VGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/v2t_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/v2t_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 v2t_computer " "Found entity 1: v2t_computer" {  } { { "verilog/v2t_computer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/keyboard/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/keyboard/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "verilog/Keyboard/Keyboard.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/Keyboard/Keyboard.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561977231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561977231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "v2t_computer " "Elaborating entity \"v2t_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727561977251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_i v2t_computer.v(33) " "Verilog HDL or VHDL warning at v2t_computer.v(33): object \"key_i\" assigned a value but never read" {  } { { "verilog/v2t_computer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727561977251 "|v2t_computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_u " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_u\"" {  } { { "verilog/v2t_computer.v" "keyboard_u" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard.v(67) " "Verilog HDL assignment warning at Keyboard.v(67): truncated value with size 32 to match size of target (8)" {  } { { "verilog/Keyboard/Keyboard.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/Keyboard/Keyboard.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|keyboard:keyboard_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Keyboard.v(79) " "Verilog HDL assignment warning at Keyboard.v(79): truncated value with size 32 to match size of target (12)" {  } { { "verilog/Keyboard/Keyboard.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/Keyboard/Keyboard.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|keyboard:keyboard_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Keyboard.v(93) " "Verilog HDL assignment warning at Keyboard.v(93): truncated value with size 32 to match size of target (4)" {  } { { "verilog/Keyboard/Keyboard.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/Keyboard/Keyboard.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|keyboard:keyboard_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard.v(140) " "Verilog HDL assignment warning at Keyboard.v(140): truncated value with size 32 to match size of target (8)" {  } { { "verilog/Keyboard/Keyboard.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/Keyboard/Keyboard.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|keyboard:keyboard_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard.v(142) " "Verilog HDL assignment warning at Keyboard.v(142): truncated value with size 32 to match size of target (8)" {  } { { "verilog/Keyboard/Keyboard.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/Keyboard/Keyboard.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|keyboard:keyboard_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:U_hvsync_generator " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:U_hvsync_generator\"" {  } { { "verilog/v2t_computer.v" "U_hvsync_generator" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(40) " "Verilog HDL assignment warning at hvsync_generator.v(40): truncated value with size 32 to match size of target (10)" {  } { { "verilog/VGA/hvsync_generator.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/VGA/hvsync_generator.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|hvsync_generator:U_hvsync_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(48) " "Verilog HDL assignment warning at hvsync_generator.v(48): truncated value with size 32 to match size of target (10)" {  } { { "verilog/VGA/hvsync_generator.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/VGA/hvsync_generator.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|hvsync_generator:U_hvsync_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 hvsync_generator.v(59) " "Verilog HDL assignment warning at hvsync_generator.v(59): truncated value with size 32 to match size of target (16)" {  } { { "verilog/VGA/hvsync_generator.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/VGA/hvsync_generator.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|hvsync_generator:U_hvsync_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16Way Mux16Way:Mux16Way_vga_color_select " "Elaborating entity \"Mux16Way\" for hierarchy \"Mux16Way:Mux16Way_vga_color_select\"" {  } { { "verilog/v2t_computer.v" "Mux16Way_vga_color_select" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:_clk_divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:_clk_divider\"" {  } { { "verilog/v2t_computer.v" "_clk_divider" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_divider.v(13) " "Verilog HDL assignment warning at clk_divider.v(13): truncated value with size 32 to match size of target (25)" {  } { { "verilog/clk_divider.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/clk_divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|clk_divider:_clk_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:_CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:_CPU\"" {  } { { "verilog/v2t_computer.v" "_CPU" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU.v(63) " "Verilog HDL assignment warning at CPU.v(63): truncated value with size 32 to match size of target (16)" {  } { { "verilog/5/CPU.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 "|v2t_computer|CPU:_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:_CPU\|ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:_CPU\|ALU:ALU_0\"" {  } { { "verilog/5/CPU.v" "ALU_0" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 CPU:_CPU\|ALU:ALU_0\|Mux16:_Mux16_0 " "Elaborating entity \"Mux16\" for hierarchy \"CPU:_CPU\|ALU:ALU_0\|Mux16:_Mux16_0\"" {  } { { "verilog/2/ALU.v" "_Mux16_0" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not16 CPU:_CPU\|ALU:ALU_0\|Not16:_Not16_0 " "Elaborating entity \"Not16\" for hierarchy \"CPU:_CPU\|ALU:ALU_0\|Not16:_Not16_0\"" {  } { { "verilog/2/ALU.v" "_Not16_0" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 CPU:_CPU\|ALU:ALU_0\|Add16:_Add16 " "Elaborating entity \"Add16\" for hierarchy \"CPU:_CPU\|ALU:ALU_0\|Add16:_Add16\"" {  } { { "verilog/2/ALU.v" "_Add16" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:_CPU\|ALU:ALU_0\|Add16:_Add16\|FullAdder:_FullAdder_0 " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:_CPU\|ALU:ALU_0\|Add16:_Add16\|FullAdder:_FullAdder_0\"" {  } { { "verilog/2/Add16.v" "_FullAdder_0" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Add16.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder CPU:_CPU\|ALU:ALU_0\|Add16:_Add16\|FullAdder:_FullAdder_0\|HalfAdder:_HalfAdder_A " "Elaborating entity \"HalfAdder\" for hierarchy \"CPU:_CPU\|ALU:ALU_0\|Add16:_Add16\|FullAdder:_FullAdder_0\|HalfAdder:_HalfAdder_A\"" {  } { { "verilog/2/FullAdder.v" "_HalfAdder_A" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/FullAdder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 CPU:_CPU\|ALU:ALU_0\|And16:_And16 " "Elaborating entity \"And16\" for hierarchy \"CPU:_CPU\|ALU:ALU_0\|And16:_And16\"" {  } { { "verilog/2/ALU.v" "_And16" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or8Way CPU:_CPU\|ALU:ALU_0\|Or8Way:_Or8Way_0 " "Elaborating entity \"Or8Way\" for hierarchy \"CPU:_CPU\|ALU:ALU_0\|Or8Way:_Or8Way_0\"" {  } { { "verilog/2/ALU.v" "_Or8Way_0" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_small ROM_small:_ROM_small " "Elaborating entity \"ROM_small\" for hierarchy \"ROM_small:_ROM_small\"" {  } { { "verilog/v2t_computer.v" "_ROM_small" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977292 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 ROM_small.v(7) " "Net \"memory.data_a\" at ROM_small.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/4/ROM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727561977292 "|v2t_computer|ROM_small:_ROM_small"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 ROM_small.v(7) " "Net \"memory.waddr_a\" at ROM_small.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/4/ROM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727561977292 "|v2t_computer|ROM_small:_ROM_small"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 ROM_small.v(7) " "Net \"memory.we_a\" at ROM_small.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/4/ROM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727561977292 "|v2t_computer|ROM_small:_ROM_small"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_small RAM_small:_RAM_small " "Elaborating entity \"RAM_small\" for hierarchy \"RAM_small:_RAM_small\"" {  } { { "verilog/v2t_computer.v" "_RAM_small" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561977292 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_small:_ROM_small\|memory " "RAM logic \"ROM_small:_ROM_small\|memory\" is uninferred due to inappropriate RAM size" {  } { { "verilog/4/ROM_small.v" "memory" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727561978173 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1727561978173 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727561979665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727561984833 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727561998054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/output_files/v2t_computer.map.smsg " "Generated suppressed messages file C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/output_files/v2t_computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561998145 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727561998346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727561998346 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "verilog/v2t_computer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727561998586 "|v2t_computer|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "verilog/v2t_computer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727561998586 "|v2t_computer|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "verilog/v2t_computer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727561998586 "|v2t_computer|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "verilog/v2t_computer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727561998586 "|v2t_computer|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps_clk " "No output dependent on input pin \"ps_clk\"" {  } { { "verilog/v2t_computer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727561998586 "|v2t_computer|ps_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps_data " "No output dependent on input pin \"ps_data\"" {  } { { "verilog/v2t_computer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727561998586 "|v2t_computer|ps_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727561998586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5948 " "Implemented 5948 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727561998586 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727561998586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5931 " "Implemented 5931 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727561998586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727561998586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727561998606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 17:19:58 2024 " "Processing ended: Sat Sep 28 17:19:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727561998606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727561998606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727561998606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561998606 ""}
