<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s5p64x0 › include › mach › regs-gpio.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-gpio.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s5p64x0/include/mach/regs-gpio.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009-2010 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * S5P64X0 - GPIO register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_REGS_GPIO_H</span>
<span class="cp">#define __ASM_ARCH_REGS_GPIO_H __FILE__</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>

<span class="cm">/* Base addresses for each of the banks */</span>

<span class="cp">#define S5P64X0_GPA_BASE		(S5P_VA_GPIO + 0x0000)</span>
<span class="cp">#define S5P64X0_GPB_BASE		(S5P_VA_GPIO + 0x0020)</span>
<span class="cp">#define S5P64X0_GPC_BASE		(S5P_VA_GPIO + 0x0040)</span>
<span class="cp">#define S5P64X0_GPF_BASE		(S5P_VA_GPIO + 0x00A0)</span>
<span class="cp">#define S5P64X0_GPG_BASE		(S5P_VA_GPIO + 0x00C0)</span>
<span class="cp">#define S5P64X0_GPH_BASE		(S5P_VA_GPIO + 0x00E0)</span>
<span class="cp">#define S5P64X0_GPI_BASE		(S5P_VA_GPIO + 0x0100)</span>
<span class="cp">#define S5P64X0_GPJ_BASE		(S5P_VA_GPIO + 0x0120)</span>
<span class="cp">#define S5P64X0_GPN_BASE		(S5P_VA_GPIO + 0x0830)</span>
<span class="cp">#define S5P64X0_GPP_BASE		(S5P_VA_GPIO + 0x0160)</span>
<span class="cp">#define S5P64X0_GPR_BASE		(S5P_VA_GPIO + 0x0290)</span>

<span class="cp">#define S5P6450_GPD_BASE		(S5P_VA_GPIO + 0x0060)</span>
<span class="cp">#define S5P6450_GPK_BASE		(S5P_VA_GPIO + 0x0140)</span>
<span class="cp">#define S5P6450_GPQ_BASE		(S5P_VA_GPIO + 0x0180)</span>
<span class="cp">#define S5P6450_GPS_BASE		(S5P_VA_GPIO + 0x0300)</span>

<span class="cp">#define S5P64X0_SPCON0			(S5P_VA_GPIO + 0x1A0)</span>
<span class="cp">#define S5P64X0_SPCON0_LCD_SEL_MASK	(0x3 &lt;&lt; 0)</span>
<span class="cp">#define S5P64X0_SPCON0_LCD_SEL_RGB	(0x1 &lt;&lt; 0)</span>
<span class="cp">#define S5P64X0_SPCON1			(S5P_VA_GPIO + 0x2B0)</span>

<span class="cp">#define S5P64X0_MEM0CONSLP0		(S5P_VA_GPIO + 0x1C0)</span>
<span class="cp">#define S5P64X0_MEM0CONSLP1		(S5P_VA_GPIO + 0x1C4)</span>
<span class="cp">#define S5P64X0_MEM0DRVCON		(S5P_VA_GPIO + 0x1D0)</span>
<span class="cp">#define S5P64X0_MEM1DRVCON		(S5P_VA_GPIO + 0x1D4)</span>

<span class="cp">#define S5P64X0_EINT12CON		(S5P_VA_GPIO + 0x200)</span>
<span class="cp">#define S5P64X0_EINT12FLTCON		(S5P_VA_GPIO + 0x220)</span>
<span class="cp">#define S5P64X0_EINT12MASK		(S5P_VA_GPIO + 0x240)</span>

<span class="cm">/* External interrupt control registers for group0 */</span>

<span class="cp">#define EINT0CON0_OFFSET		(0x900)</span>
<span class="cp">#define EINT0FLTCON0_OFFSET		(0x910)</span>
<span class="cp">#define EINT0FLTCON1_OFFSET		(0x914)</span>
<span class="cp">#define EINT0MASK_OFFSET		(0x920)</span>
<span class="cp">#define EINT0PEND_OFFSET		(0x924)</span>

<span class="cp">#define S5P64X0_EINT0CON0		(S5P_VA_GPIO + EINT0CON0_OFFSET)</span>
<span class="cp">#define S5P64X0_EINT0FLTCON0		(S5P_VA_GPIO + EINT0FLTCON0_OFFSET)</span>
<span class="cp">#define S5P64X0_EINT0FLTCON1		(S5P_VA_GPIO + EINT0FLTCON1_OFFSET)</span>
<span class="cp">#define S5P64X0_EINT0MASK		(S5P_VA_GPIO + EINT0MASK_OFFSET)</span>
<span class="cp">#define S5P64X0_EINT0PEND		(S5P_VA_GPIO + EINT0PEND_OFFSET)</span>

<span class="cp">#define S5P64X0_SLPEN			(S5P_VA_GPIO + 0x930)</span>
<span class="cp">#define S5P64X0_SLPEN_USE_xSLP		(1 &lt;&lt; 0)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_REGS_GPIO_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
