Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0430477cfc9845e69da23e69c6710680 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/projects/riscarchi/riscarchi.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/projects/riscarchi/riscarchi.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.riscv_core_top
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
