m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/EE552/HW/HW2_Student/question2/copy
YChannel
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 DXx4 work 16 SystemVerilogCSP 0 22 19eO3J1K5MU7Lbi>5BRj]2
DXx4 work 24 SystemVerilogCSP_sv_unit 0 22 ?Ib>[OHK9X5:iWhII2>fm3
Z2 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 LNXGm4_=J^U76_1l;U10@3
Ij6ITY9i1`RE1eR3jm`FQN3
!s105 SystemVerilogCSP_sv_unit
S1
Z3 dD:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module
Z4 w1744149506
Z5 8D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/SystemVerilogCSP.sv
Z6 FD:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/SystemVerilogCSP.sv
L0 24
Z7 OL;L;10.6e;65
Z8 !s108 1744428945.000000
!s107 D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/SystemVerilogCSP.sv|
Z9 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/SystemVerilogCSP.sv|
!i113 0
Z10 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
n@channel
vdata_bucket
R0
Z12 DXx4 work 16 SystemVerilogCSP 0 22 [bF=dZV1dQz=HH2Cgc1[e0
DXx4 work 19 data_bucket_sv_unit 0 22 `2K2n1P46P>bM?55Fl7>E3
R2
r1
!s85 0
31
!i10b 1
!s100 LkHT^`91cAbQK]fT^L`ao3
Ici6J1H]`PR[DN^Kf<28`D0
!s105 data_bucket_sv_unit
S1
R3
Z13 w1744320534
Z14 8D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/data_bucket.sv
Z15 FD:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/data_bucket.sv
L0 4
R7
R8
Z16 !s107 D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/data_bucket.sv|
Z17 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/data_bucket.sv|
!i113 0
R10
R11
Xdata_bucket_sv_unit
R0
R12
V`2K2n1P46P>bM?55Fl7>E3
r1
!s85 0
31
!i10b 1
!s100 UK]doY8EJgDXon6fhfelM2
I`2K2n1P46P>bM?55Fl7>E3
!i103 1
S1
R3
R13
R14
R15
L0 2
R7
R8
R16
R17
!i113 0
R10
R11
vdata_generator
R0
R12
DXx4 work 22 data_generator_sv_unit 0 22 DQKTBKg2z=G6[W41?M<zA2
R2
r1
!s85 0
31
!i10b 1
!s100 G`0z3Qg4<LAj>JRBoRfR73
Ikb4IolUoYSH;m31<8RHRg0
!s105 data_generator_sv_unit
S1
R3
Z18 w1744320593
Z19 8D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/data_generator.sv
Z20 FD:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/data_generator.sv
L0 4
R7
R8
Z21 !s107 D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/data_generator.sv|
Z22 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/data_generator.sv|
!i113 0
R10
R11
Xdata_generator_sv_unit
R0
R12
VDQKTBKg2z=G6[W41?M<zA2
r1
!s85 0
31
!i10b 1
!s100 B2CPC4=JO<@BeI]VVGnBY3
IDQKTBKg2z=G6[W41?M<zA2
!i103 1
S1
R3
R18
R19
R20
L0 2
R7
R8
R21
R22
!i113 0
R10
R11
vinput_ctrl
R0
R12
DXx4 work 18 input_ctrl_sv_unit 0 22 6VUW@L2hTa`oj^]NRU<O=3
R2
r1
!s85 0
31
!i10b 1
!s100 1E@oD0<zML;PK_R=6Bbe10
IC<oPdiK6;:HUINbb[m>NU0
!s105 input_ctrl_sv_unit
S1
R3
Z23 w1744428076
Z24 8D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/input_ctrl.sv
Z25 FD:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/input_ctrl.sv
L0 73
R7
R8
Z26 !s107 D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/input_ctrl.sv|
Z27 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/input_ctrl.sv|
!i113 0
R10
R11
Xinput_ctrl_sv_unit
R0
R12
V6VUW@L2hTa`oj^]NRU<O=3
r1
!s85 0
31
!i10b 1
!s100 AAiMWb:nojMedB[l3g>a21
I6VUW@L2hTa`oj^]NRU<O=3
!i103 1
S1
R3
R23
R24
R25
L0 71
R7
R8
R26
R27
!i113 0
R10
R11
vinput_ctrl_tb
R0
R12
DXx4 work 21 input_ctrl_tb_sv_unit 0 22 ]KiNUbZ09]hEWV556HQb^2
R2
r1
!s85 0
31
!i10b 1
!s100 SGmMCgA1DC9QW;;49I=4l0
IIAim0A<JNYD@d`F?FThY32
!s105 input_ctrl_tb_sv_unit
S1
R3
Z28 w1744412296
Z29 8D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/input_ctrl_tb.sv
Z30 FD:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/input_ctrl_tb.sv
L0 6
R7
R8
Z31 !s107 D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/input_ctrl_tb.sv|
Z32 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/input_ctrl_tb.sv|
!i113 0
R10
R11
Xinput_ctrl_tb_sv_unit
R0
R12
V]KiNUbZ09]hEWV556HQb^2
r1
!s85 0
31
!i10b 1
!s100 A:HD^LdB4^cE`cF@7dbJC3
I]KiNUbZ09]hEWV556HQb^2
!i103 1
S1
R3
R28
R29
R30
L0 4
R7
R8
R31
R32
!i113 0
R10
R11
XSystemVerilogCSP
R0
!s110 1744428945
!i10b 1
!s100 Sd@:S@ckz[LWGOlcJb1P`3
I19eO3J1K5MU7Lbi>5BRj]2
V19eO3J1K5MU7Lbi>5BRj]2
S1
R3
R4
R5
R6
L0 15
R7
r1
!s85 0
31
R8
Z33 !s107 D:/EE552/final_project/EE552_Final_Project/Baseline/router/EE552_NoC_tree/input_control_module/SystemVerilogCSP.sv|
R9
!i113 0
R10
R11
n@system@verilog@c@s@p
XSystemVerilogCSP_sv_unit
R0
R1
V?Ib>[OHK9X5:iWhII2>fm3
r1
!s85 0
31
!i10b 1
!s100 VFJOQ8ED]7[Gd<mA12MG23
I?Ib>[OHK9X5:iWhII2>fm3
!i103 1
S1
R3
R4
R5
R6
L0 22
R7
R8
R33
R9
!i113 0
R10
R11
n@system@verilog@c@s@p_sv_unit
