set ::env(PROJECT_NAME) sctag
set ::env(DESIGN_TOP) sctag
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/sctag/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/sctag/rtl/sctag.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
