============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Jul 14 2025  11:45:07 pm
  Module:                 Top
  Operating conditions:   PVT_1P08V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-116 ps) Setup Check with Pin Mem_MemInst_stage_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) Mem_MemInst_tagArray_reg[112][8]/CK
          Clock: (R) realClock
       Endpoint: (F) Mem_MemInst_stage_reg[0]/D
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
             Setup:-      46                  
     Required Time:=     654                  
      Launch Clock:-       0                  
         Data Path:-     770                  
             Slack:=    -116                  

#------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  Mem_MemInst_tagArray_reg[112][8]/CK -       -     R     (arrival)     25    -     0     0       0    (-,-) 
  Mem_MemInst_tagArray_reg[112][8]/Q  -       CK->Q F     DFFHQX4        1  5.5    30   134     134    (-,-) 
  g129494__7098/Y                     -       A1->Y R     AOI22X4        1  7.5   104    69     203    (-,-) 
  g129219__4733/Y                     -       A->Y  F     NAND2X8        2 11.1    78    82     285    (-,-) 
  g130150/Y                           -       B->Y  R     NOR3X8         1  7.5    72    78     363    (-,-) 
  g130148/Y                           -       B->Y  F     NAND2X8        1  5.5    51    53     416    (-,-) 
  g130146/Y                           -       A1->Y R     OAI21X4        1  7.5    74    64     480    (-,-) 
  g74/Y                               -       A->Y  F     NAND2X8        1  7.1    58    63     543    (-,-) 
  g130419/Y                           -       B->Y  R     NOR4X8         1  5.0    80    96     640    (-,-) 
  g128927__2398/Y                     -       B->Y  R     CLKAND2X6      2  7.7    29    74     714    (-,-) 
  g221/Y                              -       A1->Y F     AOI21X4        1  4.2    62    56     770    (-,-) 
  Mem_MemInst_stage_reg[0]/D          -       -     F     DFFRHQX1       1    -     -     0     770    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 2: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130795/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130788/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130791/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 5: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130798/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 6: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130802/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 7: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130803/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 8: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130800/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 9: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130790/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 10: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130796/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 11: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130797/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 12: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130794/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 13: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130789/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 14: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130337/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 15: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130321/Y                                    -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 16: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130325/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 17: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130799/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 18: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130801/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 19: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130793/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 20: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130371/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 21: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130320/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 22: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130792/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 23: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     100                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g130787/Y                                   -       B->Y  R     NOR2BX1          1  4.1   142   163     588    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     588    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 24: MET (13 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-     102                  
     Required Time:=     598                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105076__8428/Y                             -       A->Y  R     NOR2X1           1  4.1   149   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 25: MET (16 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-      99                  
     Required Time:=     601                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      16                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105086__6131/Y                              -       A->Y  R     NOR2X1           1  4.1   142   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 26: MET (16 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-      99                  
     Required Time:=     601                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      16                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                   -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                             -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105098__6417/Y                             -       A->Y  R     NOR2X1           1  4.1   140   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 27: MET (18 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     602                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      18                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105092__9315/Y                              -       A->Y  R     NOR2X1           1  4.1   137   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 28: MET (18 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     602                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      18                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105075__4319/Y                              -       A->Y  R     NOR2X1           1  4.1   137   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 29: MET (18 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     602                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      18                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105085__7098/Y                              -       A->Y  R     NOR2X1           1  4.1   137   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 30: MET (19 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     604                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      19                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105080__1617/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 31: MET (19 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     604                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      19                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105082__1705/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 32: MET (19 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     604                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      19                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105099__5477/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 33: MET (19 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     700            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     700            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     604                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=      19                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         2  6.8    94   174     174    (-,-) 
  g104580/Y                                    -       A->Y  F     INVX2            1  4.7    54    65     238    (-,-) 
  g105952__2883/Y                              -       B->Y  F     OR2X6           32 74.9   210   187     425    (-,-) 
  g105091__6161/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     585    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     585    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

