--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ee201_roller_top.twx ee201_roller_top.ncd -o
ee201_roller_top.twr ee201_roller_top.pcf

Design file:              ee201_roller_top.ncd
Physical constraint file: ee201_roller_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 836 paths analyzed, 237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.026ns.
--------------------------------------------------------------------------------

Paths for end point debouncer_L/debounce_count_24 (SLICE_X11Y43.C1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer_L/debounce_count_0 (FF)
  Destination:          debouncer_L/debounce_count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.255 - 0.264)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer_L/debounce_count_0 to debouncer_L/debounce_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AQ      Tcko                  0.391   debouncer_L/debounce_count<2>
                                                       debouncer_L/debounce_count_0
    SLICE_X10Y38.A2      net (fanout=2)        0.603   debouncer_L/debounce_count<0>
    SLICE_X10Y38.COUT    Topcya                0.379   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_lut<0>_INV_0
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y39.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y40.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y44.AMUX    Tcina                 0.202   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<24>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_xor<24>
    SLICE_X11Y43.C1      net (fanout=1)        0.608   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<24>
    SLICE_X11Y43.CLK     Tas                   0.322   debouncer_L/debounce_count<24>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<24>1
                                                       debouncer_L/debounce_count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.674ns logic, 1.308ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer_L/debounce_count_9 (FF)
  Destination:          debouncer_L/debounce_count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.255 - 0.257)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer_L/debounce_count_9 to debouncer_L/debounce_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.CQ      Tcko                  0.408   debouncer_L/debounce_count<9>
                                                       debouncer_L/debounce_count_9
    SLICE_X10Y40.B3      net (fanout=2)        0.557   debouncer_L/debounce_count<9>
    SLICE_X10Y40.COUT    Topcyb                0.380   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
                                                       debouncer_L/debounce_count<9>_rt
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y44.AMUX    Tcina                 0.202   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<24>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_xor<24>
    SLICE_X11Y43.C1      net (fanout=1)        0.608   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<24>
    SLICE_X11Y43.CLK     Tas                   0.322   debouncer_L/debounce_count<24>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<24>1
                                                       debouncer_L/debounce_count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (1.540ns logic, 1.177ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer_L/debounce_count_7 (FF)
  Destination:          debouncer_L/debounce_count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.703ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.255 - 0.257)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer_L/debounce_count_7 to debouncer_L/debounce_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.408   debouncer_L/debounce_count<9>
                                                       debouncer_L/debounce_count_7
    SLICE_X10Y39.D4      net (fanout=2)        0.504   debouncer_L/debounce_count<7>
    SLICE_X10Y39.COUT    Topcyd                0.261   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
                                                       debouncer_L/debounce_count<7>_rt
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y40.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y44.AMUX    Tcina                 0.202   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<24>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_xor<24>
    SLICE_X11Y43.C1      net (fanout=1)        0.608   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<24>
    SLICE_X11Y43.CLK     Tas                   0.322   debouncer_L/debounce_count<24>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<24>1
                                                       debouncer_L/debounce_count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.497ns logic, 1.206ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point debouncer_L/debounce_count_20 (SLICE_X11Y42.C1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer_L/debounce_count_0 (FF)
  Destination:          debouncer_L/debounce_count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.252 - 0.264)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer_L/debounce_count_0 to debouncer_L/debounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AQ      Tcko                  0.391   debouncer_L/debounce_count<2>
                                                       debouncer_L/debounce_count_0
    SLICE_X10Y38.A2      net (fanout=2)        0.603   debouncer_L/debounce_count<0>
    SLICE_X10Y38.COUT    Topcya                0.379   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_lut<0>_INV_0
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y39.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y40.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.AMUX    Tcina                 0.202   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X11Y42.C1      net (fanout=1)        0.608   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<20>
    SLICE_X11Y42.CLK     Tas                   0.322   debouncer_L/debounce_count<21>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<20>1
                                                       debouncer_L/debounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (1.598ns logic, 1.305ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer_L/debounce_count_9 (FF)
  Destination:          debouncer_L/debounce_count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.638ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.252 - 0.257)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer_L/debounce_count_9 to debouncer_L/debounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.CQ      Tcko                  0.408   debouncer_L/debounce_count<9>
                                                       debouncer_L/debounce_count_9
    SLICE_X10Y40.B3      net (fanout=2)        0.557   debouncer_L/debounce_count<9>
    SLICE_X10Y40.COUT    Topcyb                0.380   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
                                                       debouncer_L/debounce_count<9>_rt
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.AMUX    Tcina                 0.202   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X11Y42.C1      net (fanout=1)        0.608   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<20>
    SLICE_X11Y42.CLK     Tas                   0.322   debouncer_L/debounce_count<21>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<20>1
                                                       debouncer_L/debounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (1.464ns logic, 1.174ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer_L/debounce_count_7 (FF)
  Destination:          debouncer_L/debounce_count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.252 - 0.257)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer_L/debounce_count_7 to debouncer_L/debounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.408   debouncer_L/debounce_count<9>
                                                       debouncer_L/debounce_count_7
    SLICE_X10Y39.D4      net (fanout=2)        0.504   debouncer_L/debounce_count<7>
    SLICE_X10Y39.COUT    Topcyd                0.261   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
                                                       debouncer_L/debounce_count<7>_rt
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y40.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y41.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y42.COUT    Tbyp                  0.076   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y43.AMUX    Tcina                 0.202   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X11Y42.C1      net (fanout=1)        0.608   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<20>
    SLICE_X11Y42.CLK     Tas                   0.322   debouncer_L/debounce_count<21>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<20>1
                                                       debouncer_L/debounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (1.421ns logic, 1.203ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point debouncer_L/debounce_count_2 (SLICE_X11Y38.D2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer_L/debounce_count_0 (FF)
  Destination:          debouncer_L/debounce_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer_L/debounce_count_0 to debouncer_L/debounce_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AQ      Tcko                  0.391   debouncer_L/debounce_count<2>
                                                       debouncer_L/debounce_count_0
    SLICE_X10Y38.A2      net (fanout=2)        0.603   debouncer_L/debounce_count<0>
    SLICE_X10Y38.CMUX    Topac                 0.537   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_lut<0>_INV_0
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X11Y38.D2      net (fanout=1)        1.054   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<2>
    SLICE_X11Y38.CLK     Tas                   0.322   debouncer_L/debounce_count<2>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<2>1
                                                       debouncer_L/debounce_count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (1.250ns logic, 1.657ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer_L/debounce_count_1 (FF)
  Destination:          debouncer_L/debounce_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.569ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer_L/debounce_count_1 to debouncer_L/debounce_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.391   debouncer_L/debounce_count<2>
                                                       debouncer_L/debounce_count_1
    SLICE_X10Y38.B4      net (fanout=2)        0.276   debouncer_L/debounce_count<1>
    SLICE_X10Y38.CMUX    Topbc                 0.526   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
                                                       debouncer_L/debounce_count<1>_rt
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X11Y38.D2      net (fanout=1)        1.054   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<2>
    SLICE_X11Y38.CLK     Tas                   0.322   debouncer_L/debounce_count<2>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<2>1
                                                       debouncer_L/debounce_count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.239ns logic, 1.330ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer_L/debounce_count_2 (FF)
  Destination:          debouncer_L/debounce_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer_L/debounce_count_2 to debouncer_L/debounce_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.DQ      Tcko                  0.391   debouncer_L/debounce_count<2>
                                                       debouncer_L/debounce_count_2
    SLICE_X10Y38.C5      net (fanout=2)        0.359   debouncer_L/debounce_count<2>
    SLICE_X10Y38.CMUX    Topcc                 0.413   debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
                                                       debouncer_L/debounce_count<2>_rt
                                                       debouncer_L/Madd_debounce_count[24]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X11Y38.D2      net (fanout=1)        1.054   debouncer_L/debounce_count[24]_GND_3_o_add_2_OUT<2>
    SLICE_X11Y38.CLK     Tas                   0.322   debouncer_L/debounce_count<2>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<2>1
                                                       debouncer_L/debounce_count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (1.126ns logic, 1.413ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debouncer_L/debounce_count_3 (SLICE_X11Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debouncer_L/debounce_count_3 (FF)
  Destination:          debouncer_L/debounce_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debouncer_L/debounce_count_3 to debouncer_L/debounce_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y39.AQ      Tcko                  0.198   debouncer_L/debounce_count<6>
                                                       debouncer_L/debounce_count_3
    SLICE_X11Y39.A6      net (fanout=2)        0.022   debouncer_L/debounce_count<3>
    SLICE_X11Y39.CLK     Tah         (-Th)    -0.215   debouncer_L/debounce_count<6>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<3>1
                                                       debouncer_L/debounce_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point debouncer_L/debounce_count_13 (SLICE_X11Y40.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debouncer_L/debounce_count_13 (FF)
  Destination:          debouncer_L/debounce_count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debouncer_L/debounce_count_13 to debouncer_L/debounce_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y40.DQ      Tcko                  0.198   debouncer_L/debounce_count<13>
                                                       debouncer_L/debounce_count_13
    SLICE_X11Y40.D6      net (fanout=2)        0.022   debouncer_L/debounce_count<13>
    SLICE_X11Y40.CLK     Tah         (-Th)    -0.215   debouncer_L/debounce_count<13>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<13>1
                                                       debouncer_L/debounce_count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point debouncer_L/debounce_count_17 (SLICE_X11Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debouncer_L/debounce_count_17 (FF)
  Destination:          debouncer_L/debounce_count_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debouncer_L/debounce_count_17 to debouncer_L/debounce_count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.DQ      Tcko                  0.198   debouncer_L/debounce_count<17>
                                                       debouncer_L/debounce_count_17
    SLICE_X11Y41.D6      net (fanout=2)        0.022   debouncer_L/debounce_count<17>
    SLICE_X11Y41.CLK     Tah         (-Th)    -0.215   debouncer_L/debounce_count<17>
                                                       debouncer_L/state[5]_GND_3_o_select_29_OUT<17>1
                                                       debouncer_L/debounce_count_17
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debouncer_L/debounce_count<9>/CLK
  Logical resource: debouncer_L/debounce_count_7/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debouncer_L/debounce_count<9>/CLK
  Logical resource: debouncer_L/debounce_count_8/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    3.026|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 836 paths, 0 nets, and 294 connections

Design statistics:
   Minimum period:   3.026ns{1}   (Maximum frequency: 330.469MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 25 17:35:45 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 204 MB



