Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router_016.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router_016.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router_016.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router_016.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router_015.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router_015.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router_015.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router_015.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at sys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/sys_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altr_i2c_condt_det.v(164): extended using "x" or "z" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altr_i2c_condt_det.v Line: 164
Info (10281): Verilog HDL Declaration information at altr_i2c_condt_det.v(39): object "bus_idle" differs only in case from object "BUS_IDLE" in the same scope File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altr_i2c_condt_det.v Line: 39
Warning (10273): Verilog HDL warning at altr_i2c_rxshifter.v(264): extended using "x" or "z" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altr_i2c_rxshifter.v Line: 264
Warning (10273): Verilog HDL warning at altr_i2c_txshifter.v(224): extended using "x" or "z" File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/synthesis/submodules/altr_i2c_txshifter.v Line: 224
