Analysis & Synthesis report for vga_core
Wed Jun 06 17:28:03 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0|altsyncram_ic61:auto_generated
 14. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0|altsyncram_vc61:auto_generated
 15. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0|altsyncram_0d61:auto_generated
 16. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0|altsyncram_kf61:auto_generated
 17. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0|altsyncram_dc61:auto_generated
 18. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0|altsyncram_jc61:auto_generated
 19. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0|altsyncram_gc61:auto_generated
 20. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0|altsyncram_sd61:auto_generated
 21. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0|altsyncram_3c61:auto_generated
 22. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0|altsyncram_ec61:auto_generated
 23. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0|altsyncram_fc61:auto_generated
 24. Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0|altsyncram_3f61:auto_generated
 25. Parameter Settings for User Entity Instance: pll:vgapll_inst|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: vga_controller:control
 27. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0
 29. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0
 30. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0
 31. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0
 32. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0
 33. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0
 34. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0
 35. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0
 36. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0
 37. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0
 38. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0
 39. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div1
 41. altpll Parameter Settings by Entity Instance
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "vga_controller:control"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 06 17:28:03 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; vga_core                                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 292                                         ;
;     Total combinational functions  ; 280                                         ;
;     Dedicated logic registers      ; 97                                          ;
; Total registers                    ; 97                                          ;
; Total pins                         ; 87                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 196,608                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; top                ; vga_core           ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                 ; Library ;
+------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; ../matlab/roms.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v                                      ;         ;
; ../hdl/mem_control.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v                                  ;         ;
; ../hdl/det_pixel.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/det_pixel.v                                    ;         ;
; ../hdl/conv_coord.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v                                   ;         ;
; ../hdl/comb_ckt_generator.v              ; yes             ; User Verilog HDL File                                 ; C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/comb_ckt_generator.v                           ;         ;
; ../hdl/vga_controller.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/vga_controller.v                               ;         ;
; ../hdl/top.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v                                          ;         ;
; ../ip/pll.v                              ; yes             ; User Wizard-Generated File                            ; C:/Users/seangosiaco/Desktop/eec180b/lab8/ip/pll.v                                           ;         ;
; altpll.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                            ;         ;
; aglobal161.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                        ;         ;
; stratix_pll.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                       ;         ;
; stratixii_pll.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                     ;         ;
; cycloneii_pll.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;         ;
; db/pll_altpll.v                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/pll_altpll.v                          ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_ic61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_ic61.tdf                   ;         ;
; db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif ;         ;
; db/altsyncram_vc61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_vc61.tdf                   ;         ;
; db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif ;         ;
; db/altsyncram_0d61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_0d61.tdf                   ;         ;
; db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif ;         ;
; db/altsyncram_kf61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_kf61.tdf                   ;         ;
; db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif ;         ;
; db/altsyncram_dc61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_dc61.tdf                   ;         ;
; db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif ;         ;
; db/altsyncram_jc61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_jc61.tdf                   ;         ;
; db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif ;         ;
; db/altsyncram_gc61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_gc61.tdf                   ;         ;
; db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif ;         ;
; db/altsyncram_sd61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_sd61.tdf                   ;         ;
; db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif ;         ;
; db/altsyncram_3c61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_3c61.tdf                   ;         ;
; db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif ;         ;
; db/altsyncram_ec61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_ec61.tdf                   ;         ;
; db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif ;         ;
; db/altsyncram_fc61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_fc61.tdf                   ;         ;
; db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif ;         ;
; db/altsyncram_3f61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_3f61.tdf                   ;         ;
; db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif ;         ;
; lpm_divide.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                        ;         ;
; abs_divider.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                       ;         ;
; sign_div_unsign.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                   ;         ;
; db/lpm_divide_gtl.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/lpm_divide_gtl.tdf                    ;         ;
; db/sign_div_unsign_ilh.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/sign_div_unsign_ilh.tdf               ;         ;
; db/alt_u_div_ehe.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/alt_u_div_ehe.tdf                     ;         ;
; db/add_sub_t3c.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/add_sub_t3c.tdf                       ;         ;
; db/add_sub_u3c.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/add_sub_u3c.tdf                       ;         ;
; db/lpm_divide_8sl.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/lpm_divide_8sl.tdf                    ;         ;
; db/sign_div_unsign_akh.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/sign_div_unsign_akh.tdf               ;         ;
; db/alt_u_div_uee.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/alt_u_div_uee.tdf                     ;         ;
+------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 292                                                                                ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 280                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 110                                                                                ;
;     -- 3 input functions                    ; 52                                                                                 ;
;     -- <=2 input functions                  ; 118                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 213                                                                                ;
;     -- arithmetic mode                      ; 67                                                                                 ;
;                                             ;                                                                                    ;
; Total registers                             ; 97                                                                                 ;
;     -- Dedicated logic registers            ; 97                                                                                 ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 87                                                                                 ;
; Total memory bits                           ; 196608                                                                             ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 140                                                                                ;
; Total fan-out                               ; 1772                                                                               ;
; Average fan-out                             ; 2.95                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                    ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                            ; 280 (15)            ; 97 (24)                   ; 196608      ; 0          ; 0            ; 0       ; 0         ; 87   ; 0            ; 0          ; |top                                                                                                                                                   ; top                 ; work         ;
;    |comb_ckt_generator:comb_ckt|                ; 209 (0)             ; 31 (0)                    ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt                                                                                                                       ; comb_ckt_generator  ; work         ;
;       |conv_coord:conv_coord|                   ; 151 (39)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord                                                                                                 ; conv_coord          ; work         ;
;          |lpm_divide:Div0|                      ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_gtl:auto_generated|     ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div0|lpm_divide_gtl:auto_generated                                                   ; lpm_divide_gtl      ; work         ;
;                |sign_div_unsign_ilh:divider|    ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div0|lpm_divide_gtl:auto_generated|sign_div_unsign_ilh:divider                       ; sign_div_unsign_ilh ; work         ;
;                   |alt_u_div_ehe:divider|       ; 60 (60)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div0|lpm_divide_gtl:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ehe:divider ; alt_u_div_ehe       ; work         ;
;          |lpm_divide:Div1|                      ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_8sl:auto_generated|     ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div1|lpm_divide_8sl:auto_generated                                                   ; lpm_divide_8sl      ; work         ;
;                |sign_div_unsign_akh:divider|    ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                   |alt_u_div_uee:divider|       ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div1|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider ; alt_u_div_uee       ; work         ;
;       |det_pixel:det_pixel|                     ; 58 (58)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|det_pixel:det_pixel                                                                                                   ; det_pixel           ; work         ;
;       |mem_control:mem_control|                 ; 0 (0)               ; 0 (0)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control                                                                                               ; mem_control         ; work         ;
;          |rom_0b:rom_0b|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b                                                                                 ; rom_0b              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_3c61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0|altsyncram_3c61:auto_generated                             ; altsyncram_3c61     ; work         ;
;          |rom_0g:rom_0g|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g                                                                                 ; rom_0g              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_dc61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0|altsyncram_dc61:auto_generated                             ; altsyncram_dc61     ; work         ;
;          |rom_0r:rom_0r|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r                                                                                 ; rom_0r              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_ic61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0|altsyncram_ic61:auto_generated                             ; altsyncram_ic61     ; work         ;
;          |rom_1b:rom_1b|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b                                                                                 ; rom_1b              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_ec61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0|altsyncram_ec61:auto_generated                             ; altsyncram_ec61     ; work         ;
;          |rom_1g:rom_1g|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g                                                                                 ; rom_1g              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_jc61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0|altsyncram_jc61:auto_generated                             ; altsyncram_jc61     ; work         ;
;          |rom_1r:rom_1r|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r                                                                                 ; rom_1r              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_vc61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0|altsyncram_vc61:auto_generated                             ; altsyncram_vc61     ; work         ;
;          |rom_2b:rom_2b|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b                                                                                 ; rom_2b              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_fc61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0|altsyncram_fc61:auto_generated                             ; altsyncram_fc61     ; work         ;
;          |rom_2g:rom_2g|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g                                                                                 ; rom_2g              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_gc61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0|altsyncram_gc61:auto_generated                             ; altsyncram_gc61     ; work         ;
;          |rom_2r:rom_2r|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r                                                                                 ; rom_2r              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_0d61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0|altsyncram_0d61:auto_generated                             ; altsyncram_0d61     ; work         ;
;          |rom_3b:rom_3b|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b                                                                                 ; rom_3b              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_3f61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0|altsyncram_3f61:auto_generated                             ; altsyncram_3f61     ; work         ;
;          |rom_3g:rom_3g|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g                                                                                 ; rom_3g              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_sd61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0|altsyncram_sd61:auto_generated                             ; altsyncram_sd61     ; work         ;
;          |rom_3r:rom_3r|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r                                                                                 ; rom_3r              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0                                                            ; altsyncram          ; work         ;
;                |altsyncram_kf61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0|altsyncram_kf61:auto_generated                             ; altsyncram_kf61     ; work         ;
;    |pll:vgapll_inst|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:vgapll_inst                                                                                                                                   ; pll                 ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:vgapll_inst|altpll:altpll_component                                                                                                           ; altpll              ; work         ;
;          |pll_altpll:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                 ; pll_altpll          ; work         ;
;    |vga_controller:control|                     ; 56 (56)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_controller:control                                                                                                                            ; vga_controller      ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Name                                                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0|altsyncram_3c61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0|altsyncram_dc61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0|altsyncram_ic61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0|altsyncram_ec61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0|altsyncram_jc61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0|altsyncram_vc61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0|altsyncram_fc61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0|altsyncram_gc61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0|altsyncram_0d61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0|altsyncram_3f61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0|altsyncram_sd61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0|altsyncram_kf61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 4            ; --           ; --           ; 16384 ; db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |top|pll:vgapll_inst ; ../ip/pll.v     ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 97    ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 29    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                          ;
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; Register Name                                                                    ; Megafunction                                                                ; Type ;
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|mem_rtl_0 ; RAM  ;
; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|data_out[0..3] ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|vga_controller:control|row[8]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|vga_controller:control|column[5]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|vga_controller:control|h_count[7]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|VGA_R[0]~reg0                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|VGA_G[3]~reg0                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|VGA_B[0]~reg0                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|vga_controller:control|v_count[6]                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|Mux0            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|Mux1            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|comb_ckt_generator:comb_ckt|conv_coord:conv_coord|Mux3            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|comb_ckt_generator:comb_ckt|det_pixel:det_pixel|pixel_buffer_c[8] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0|altsyncram_ic61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0|altsyncram_vc61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0|altsyncram_0d61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0|altsyncram_kf61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0|altsyncram_dc61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0|altsyncram_jc61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0|altsyncram_gc61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0|altsyncram_sd61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0|altsyncram_3c61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0|altsyncram_ec61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0|altsyncram_fc61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0|altsyncram_3f61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:vgapll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------------+
; Parameter Name                ; Value                 ; Type                         ;
+-------------------------------+-----------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                      ;
; PLL_TYPE                      ; AUTO                  ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                      ;
; LOCK_HIGH                     ; 1                     ; Untyped                      ;
; LOCK_LOW                      ; 1                     ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                      ;
; SKIP_VCO                      ; OFF                   ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                      ;
; BANDWIDTH                     ; 0                     ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                      ;
; DOWN_SPREAD                   ; 0                     ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                      ;
; DPA_DIVIDER                   ; 0                     ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                      ;
; VCO_MIN                       ; 0                     ; Untyped                      ;
; VCO_MAX                       ; 0                     ; Untyped                      ;
; VCO_CENTER                    ; 0                     ; Untyped                      ;
; PFD_MIN                       ; 0                     ; Untyped                      ;
; PFD_MAX                       ; 0                     ; Untyped                      ;
; M_INITIAL                     ; 0                     ; Untyped                      ;
; M                             ; 0                     ; Untyped                      ;
; N                             ; 1                     ; Untyped                      ;
; M2                            ; 1                     ; Untyped                      ;
; N2                            ; 1                     ; Untyped                      ;
; SS                            ; 1                     ; Untyped                      ;
; C0_HIGH                       ; 0                     ; Untyped                      ;
; C1_HIGH                       ; 0                     ; Untyped                      ;
; C2_HIGH                       ; 0                     ; Untyped                      ;
; C3_HIGH                       ; 0                     ; Untyped                      ;
; C4_HIGH                       ; 0                     ; Untyped                      ;
; C5_HIGH                       ; 0                     ; Untyped                      ;
; C6_HIGH                       ; 0                     ; Untyped                      ;
; C7_HIGH                       ; 0                     ; Untyped                      ;
; C8_HIGH                       ; 0                     ; Untyped                      ;
; C9_HIGH                       ; 0                     ; Untyped                      ;
; C0_LOW                        ; 0                     ; Untyped                      ;
; C1_LOW                        ; 0                     ; Untyped                      ;
; C2_LOW                        ; 0                     ; Untyped                      ;
; C3_LOW                        ; 0                     ; Untyped                      ;
; C4_LOW                        ; 0                     ; Untyped                      ;
; C5_LOW                        ; 0                     ; Untyped                      ;
; C6_LOW                        ; 0                     ; Untyped                      ;
; C7_LOW                        ; 0                     ; Untyped                      ;
; C8_LOW                        ; 0                     ; Untyped                      ;
; C9_LOW                        ; 0                     ; Untyped                      ;
; C0_INITIAL                    ; 0                     ; Untyped                      ;
; C1_INITIAL                    ; 0                     ; Untyped                      ;
; C2_INITIAL                    ; 0                     ; Untyped                      ;
; C3_INITIAL                    ; 0                     ; Untyped                      ;
; C4_INITIAL                    ; 0                     ; Untyped                      ;
; C5_INITIAL                    ; 0                     ; Untyped                      ;
; C6_INITIAL                    ; 0                     ; Untyped                      ;
; C7_INITIAL                    ; 0                     ; Untyped                      ;
; C8_INITIAL                    ; 0                     ; Untyped                      ;
; C9_INITIAL                    ; 0                     ; Untyped                      ;
; C0_MODE                       ; BYPASS                ; Untyped                      ;
; C1_MODE                       ; BYPASS                ; Untyped                      ;
; C2_MODE                       ; BYPASS                ; Untyped                      ;
; C3_MODE                       ; BYPASS                ; Untyped                      ;
; C4_MODE                       ; BYPASS                ; Untyped                      ;
; C5_MODE                       ; BYPASS                ; Untyped                      ;
; C6_MODE                       ; BYPASS                ; Untyped                      ;
; C7_MODE                       ; BYPASS                ; Untyped                      ;
; C8_MODE                       ; BYPASS                ; Untyped                      ;
; C9_MODE                       ; BYPASS                ; Untyped                      ;
; C0_PH                         ; 0                     ; Untyped                      ;
; C1_PH                         ; 0                     ; Untyped                      ;
; C2_PH                         ; 0                     ; Untyped                      ;
; C3_PH                         ; 0                     ; Untyped                      ;
; C4_PH                         ; 0                     ; Untyped                      ;
; C5_PH                         ; 0                     ; Untyped                      ;
; C6_PH                         ; 0                     ; Untyped                      ;
; C7_PH                         ; 0                     ; Untyped                      ;
; C8_PH                         ; 0                     ; Untyped                      ;
; C9_PH                         ; 0                     ; Untyped                      ;
; L0_HIGH                       ; 1                     ; Untyped                      ;
; L1_HIGH                       ; 1                     ; Untyped                      ;
; G0_HIGH                       ; 1                     ; Untyped                      ;
; G1_HIGH                       ; 1                     ; Untyped                      ;
; G2_HIGH                       ; 1                     ; Untyped                      ;
; G3_HIGH                       ; 1                     ; Untyped                      ;
; E0_HIGH                       ; 1                     ; Untyped                      ;
; E1_HIGH                       ; 1                     ; Untyped                      ;
; E2_HIGH                       ; 1                     ; Untyped                      ;
; E3_HIGH                       ; 1                     ; Untyped                      ;
; L0_LOW                        ; 1                     ; Untyped                      ;
; L1_LOW                        ; 1                     ; Untyped                      ;
; G0_LOW                        ; 1                     ; Untyped                      ;
; G1_LOW                        ; 1                     ; Untyped                      ;
; G2_LOW                        ; 1                     ; Untyped                      ;
; G3_LOW                        ; 1                     ; Untyped                      ;
; E0_LOW                        ; 1                     ; Untyped                      ;
; E1_LOW                        ; 1                     ; Untyped                      ;
; E2_LOW                        ; 1                     ; Untyped                      ;
; E3_LOW                        ; 1                     ; Untyped                      ;
; L0_INITIAL                    ; 1                     ; Untyped                      ;
; L1_INITIAL                    ; 1                     ; Untyped                      ;
; G0_INITIAL                    ; 1                     ; Untyped                      ;
; G1_INITIAL                    ; 1                     ; Untyped                      ;
; G2_INITIAL                    ; 1                     ; Untyped                      ;
; G3_INITIAL                    ; 1                     ; Untyped                      ;
; E0_INITIAL                    ; 1                     ; Untyped                      ;
; E1_INITIAL                    ; 1                     ; Untyped                      ;
; E2_INITIAL                    ; 1                     ; Untyped                      ;
; E3_INITIAL                    ; 1                     ; Untyped                      ;
; L0_MODE                       ; BYPASS                ; Untyped                      ;
; L1_MODE                       ; BYPASS                ; Untyped                      ;
; G0_MODE                       ; BYPASS                ; Untyped                      ;
; G1_MODE                       ; BYPASS                ; Untyped                      ;
; G2_MODE                       ; BYPASS                ; Untyped                      ;
; G3_MODE                       ; BYPASS                ; Untyped                      ;
; E0_MODE                       ; BYPASS                ; Untyped                      ;
; E1_MODE                       ; BYPASS                ; Untyped                      ;
; E2_MODE                       ; BYPASS                ; Untyped                      ;
; E3_MODE                       ; BYPASS                ; Untyped                      ;
; L0_PH                         ; 0                     ; Untyped                      ;
; L1_PH                         ; 0                     ; Untyped                      ;
; G0_PH                         ; 0                     ; Untyped                      ;
; G1_PH                         ; 0                     ; Untyped                      ;
; G2_PH                         ; 0                     ; Untyped                      ;
; G3_PH                         ; 0                     ; Untyped                      ;
; E0_PH                         ; 0                     ; Untyped                      ;
; E1_PH                         ; 0                     ; Untyped                      ;
; E2_PH                         ; 0                     ; Untyped                      ;
; E3_PH                         ; 0                     ; Untyped                      ;
; M_PH                          ; 0                     ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; CLK0_COUNTER                  ; G0                    ; Untyped                      ;
; CLK1_COUNTER                  ; G0                    ; Untyped                      ;
; CLK2_COUNTER                  ; G0                    ; Untyped                      ;
; CLK3_COUNTER                  ; G0                    ; Untyped                      ;
; CLK4_COUNTER                  ; G0                    ; Untyped                      ;
; CLK5_COUNTER                  ; G0                    ; Untyped                      ;
; CLK6_COUNTER                  ; E0                    ; Untyped                      ;
; CLK7_COUNTER                  ; E1                    ; Untyped                      ;
; CLK8_COUNTER                  ; E2                    ; Untyped                      ;
; CLK9_COUNTER                  ; E3                    ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                      ;
; M_TIME_DELAY                  ; 0                     ; Untyped                      ;
; N_TIME_DELAY                  ; 0                     ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                      ;
; VCO_POST_SCALE                ; 0                     ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                      ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                      ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE               ;
+-------------------------------+-----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:control ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; h_pixels       ; 640   ; Signed Integer                             ;
; h_fp           ; 16    ; Signed Integer                             ;
; h_pulse        ; 96    ; Signed Integer                             ;
; h_bp           ; 48    ; Signed Integer                             ;
; h_pol          ; 0     ; Unsigned Binary                            ;
; v_pixels       ; 480   ; Signed Integer                             ;
; v_fp           ; 10    ; Signed Integer                             ;
; v_pulse        ; 2     ; Signed Integer                             ;
; v_bp           ; 33    ; Signed Integer                             ;
; v_pol          ; 0     ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ic61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_vc61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_0d61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_kf61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_dc61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jc61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_gc61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_sd61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_3c61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ec61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_fc61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 4                                        ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                       ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                     ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_3f61                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                  ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_gtl ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; pll:vgapll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                     ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:control"                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; column[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; row[31..9]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 97                          ;
;     ENA               ; 19                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 11                          ;
;     SLD               ; 2                           ;
;     plain             ; 55                          ;
; cycloneiii_lcell_comb ; 282                         ;
;     arith             ; 67                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 29                          ;
;     normal            ; 215                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 110                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 21.60                       ;
; Average LUT depth     ; 11.00                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Jun 06 17:26:28 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_core -c vga_core
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 12 design units, including 12 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/matlab/roms.v
    Info (12023): Found entity 1: rom_0r File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 1
    Info (12023): Found entity 2: rom_1r File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 4113
    Info (12023): Found entity 3: rom_2r File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 8225
    Info (12023): Found entity 4: rom_3r File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 12337
    Info (12023): Found entity 5: rom_0g File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 16449
    Info (12023): Found entity 6: rom_1g File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 20561
    Info (12023): Found entity 7: rom_2g File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 24673
    Info (12023): Found entity 8: rom_3g File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 28785
    Info (12023): Found entity 9: rom_0b File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 32897
    Info (12023): Found entity 10: rom_1b File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 37009
    Info (12023): Found entity 11: rom_2b File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 41121
    Info (12023): Found entity 12: rom_3b File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 45233
Info (12021): Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/mem_control.v
    Info (12023): Found entity 1: mem_control File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/det_pixel.v
    Info (12023): Found entity 1: det_pixel File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/det_pixel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/conv_coord.v
    Info (12023): Found entity 1: conv_coord File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/comb_ckt_generator.v
    Info (12023): Found entity 1: comb_ckt_generator File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/comb_ckt_generator.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/vga_controller.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/hdl/top.v
    Info (12023): Found entity 1: top File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab8/ip/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/seangosiaco/Desktop/eec180b/lab8/ip/pll.v Line: 39
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "comb_ckt_generator" for hierarchy "comb_ckt_generator:comb_ckt" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 81
Info (12128): Elaborating entity "conv_coord" for hierarchy "comb_ckt_generator:comb_ckt|conv_coord:conv_coord" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/comb_ckt_generator.v Line: 81
Warning (10230): Verilog HDL assignment warning at conv_coord.v(29): truncated value with size 32 to match size of target (10) File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 29
Warning (10230): Verilog HDL assignment warning at conv_coord.v(30): truncated value with size 32 to match size of target (9) File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 30
Warning (10230): Verilog HDL assignment warning at conv_coord.v(36): truncated value with size 32 to match size of target (10) File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 36
Warning (10230): Verilog HDL assignment warning at conv_coord.v(37): truncated value with size 32 to match size of target (9) File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 37
Warning (10230): Verilog HDL assignment warning at conv_coord.v(43): truncated value with size 32 to match size of target (10) File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 43
Warning (10230): Verilog HDL assignment warning at conv_coord.v(44): truncated value with size 32 to match size of target (9) File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 44
Info (12128): Elaborating entity "det_pixel" for hierarchy "comb_ckt_generator:comb_ckt|det_pixel:det_pixel" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/comb_ckt_generator.v Line: 95
Warning (10230): Verilog HDL assignment warning at det_pixel.v(42): truncated value with size 32 to match size of target (14) File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/det_pixel.v Line: 42
Info (12128): Elaborating entity "mem_control" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/comb_ckt_generator.v Line: 101
Info (12128): Elaborating entity "rom_0r" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 30
Warning (10030): Net "mem.data_a" at roms.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 7
Warning (10030): Net "mem.waddr_a" at roms.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 7
Warning (10030): Net "mem.we_a" at roms.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 7
Info (12128): Elaborating entity "rom_1r" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 35
Warning (10030): Net "mem.data_a" at roms.v(4119) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 4119
Warning (10030): Net "mem.waddr_a" at roms.v(4119) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 4119
Warning (10030): Net "mem.we_a" at roms.v(4119) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 4119
Info (12128): Elaborating entity "rom_2r" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 40
Warning (10030): Net "mem.data_a" at roms.v(8231) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 8231
Warning (10030): Net "mem.waddr_a" at roms.v(8231) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 8231
Warning (10030): Net "mem.we_a" at roms.v(8231) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 8231
Info (12128): Elaborating entity "rom_3r" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 45
Warning (10030): Net "mem.data_a" at roms.v(12343) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 12343
Warning (10030): Net "mem.waddr_a" at roms.v(12343) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 12343
Warning (10030): Net "mem.we_a" at roms.v(12343) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 12343
Info (12128): Elaborating entity "rom_0g" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 53
Warning (10030): Net "mem.data_a" at roms.v(16455) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 16455
Warning (10030): Net "mem.waddr_a" at roms.v(16455) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 16455
Warning (10030): Net "mem.we_a" at roms.v(16455) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 16455
Info (12128): Elaborating entity "rom_1g" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 58
Warning (10030): Net "mem.data_a" at roms.v(20567) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 20567
Warning (10030): Net "mem.waddr_a" at roms.v(20567) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 20567
Warning (10030): Net "mem.we_a" at roms.v(20567) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 20567
Info (12128): Elaborating entity "rom_2g" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 63
Warning (10030): Net "mem.data_a" at roms.v(24679) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 24679
Warning (10030): Net "mem.waddr_a" at roms.v(24679) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 24679
Warning (10030): Net "mem.we_a" at roms.v(24679) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 24679
Info (12128): Elaborating entity "rom_3g" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 68
Warning (10030): Net "mem.data_a" at roms.v(28791) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 28791
Warning (10030): Net "mem.waddr_a" at roms.v(28791) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 28791
Warning (10030): Net "mem.we_a" at roms.v(28791) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 28791
Info (12128): Elaborating entity "rom_0b" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 76
Warning (10030): Net "mem.data_a" at roms.v(32903) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 32903
Warning (10030): Net "mem.waddr_a" at roms.v(32903) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 32903
Warning (10030): Net "mem.we_a" at roms.v(32903) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 32903
Info (12128): Elaborating entity "rom_1b" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 81
Warning (10030): Net "mem.data_a" at roms.v(37015) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 37015
Warning (10030): Net "mem.waddr_a" at roms.v(37015) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 37015
Warning (10030): Net "mem.we_a" at roms.v(37015) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 37015
Info (12128): Elaborating entity "rom_2b" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 86
Warning (10030): Net "mem.data_a" at roms.v(41127) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 41127
Warning (10030): Net "mem.waddr_a" at roms.v(41127) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 41127
Warning (10030): Net "mem.we_a" at roms.v(41127) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 41127
Info (12128): Elaborating entity "rom_3b" for hierarchy "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/mem_control.v Line: 91
Warning (10030): Net "mem.data_a" at roms.v(45239) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 45239
Warning (10030): Net "mem.waddr_a" at roms.v(45239) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 45239
Warning (10030): Net "mem.we_a" at roms.v(45239) has no driver or initial value, using a default initial value '0' File: C:/Users/seangosiaco/Desktop/eec180b/lab8/matlab/roms.v Line: 45239
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll_inst" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 130
Info (12128): Elaborating entity "altpll" for hierarchy "pll:vgapll_inst|altpll:altpll_component" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/ip/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:vgapll_inst|altpll:altpll_component" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/ip/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:vgapll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/seangosiaco/Desktop/eec180b/lab8/ip/pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:control" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 141
Warning (10230): Verilog HDL assignment warning at vga_controller.v(47): truncated value with size 32 to match size of target (10) File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/vga_controller.v Line: 47
Warning (10230): Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (10) File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/vga_controller.v Line: 51
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "comb_ckt_generator:comb_ckt|conv_coord:conv_coord|Div0" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "comb_ckt_generator:comb_ckt|conv_coord:conv_coord|Div1" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 37
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0r:rom_0r|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_0r_ebcb3a04.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ic61.tdf
    Info (12023): Found entity 1: altsyncram_ic61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_ic61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1r:rom_1r|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_1r_ebcb3b78.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vc61.tdf
    Info (12023): Found entity 1: altsyncram_vc61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_vc61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2r:rom_2r|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_2r_ebcb3b59.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0d61.tdf
    Info (12023): Found entity 1: altsyncram_0d61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_0d61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3r:rom_3r|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_3r_ebcb3aba.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kf61.tdf
    Info (12023): Found entity 1: altsyncram_kf61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_kf61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0g:rom_0g|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_0g_ebcb3a19.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dc61.tdf
    Info (12023): Found entity 1: altsyncram_dc61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_dc61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1g:rom_1g|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_1g_ebcb3b67.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jc61.tdf
    Info (12023): Found entity 1: altsyncram_jc61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_jc61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2g:rom_2g|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_2g_ebcb3b46.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gc61.tdf
    Info (12023): Found entity 1: altsyncram_gc61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_gc61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3g:rom_3g|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_3g_ebcb3aa5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sd61.tdf
    Info (12023): Found entity 1: altsyncram_sd61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_sd61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_0b:rom_0b|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_0b_ebcb3a14.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3c61.tdf
    Info (12023): Found entity 1: altsyncram_3c61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_3c61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_1b:rom_1b|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_1b_ebcb3b68.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ec61.tdf
    Info (12023): Found entity 1: altsyncram_ec61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_ec61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_2b:rom_2b|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_2b_ebcb3b49.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fc61.tdf
    Info (12023): Found entity 1: altsyncram_fc61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_fc61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|mem_control:mem_control|rom_3b:rom_3b|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_core.ram0_rom_3b_ebcb3aaa.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3f61.tdf
    Info (12023): Found entity 1: altsyncram_3f61 File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/altsyncram_3f61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div0" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 36
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div0" with the following parameter: File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gtl.tdf
    Info (12023): Found entity 1: lpm_divide_gtl File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/lpm_divide_gtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ilh File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/sign_div_unsign_ilh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ehe.tdf
    Info (12023): Found entity 1: alt_u_div_ehe File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/alt_u_div_ehe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div1" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 37
Info (12133): Instantiated megafunction "comb_ckt_generator:comb_ckt|conv_coord:conv_coord|lpm_divide:Div1" with the following parameter: File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/conv_coord.v Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/lpm_divide_8sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: C:/Users/seangosiaco/Desktop/eec180b/lab8/synthesis/db/alt_u_div_uee.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 34
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 37
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 37
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 37
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 37
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 37
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 37
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 37
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 37
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 38
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 38
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 38
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 38
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 38
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 38
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 38
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 38
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 39
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 39
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 39
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 39
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 39
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 39
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 39
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 39
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 40
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 40
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 40
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 40
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 40
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 40
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 40
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 40
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 41
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 41
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 41
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 41
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 41
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 41
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 41
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 41
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 43
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 43
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 43
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 43
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 43
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 43
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 43
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 43
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 16
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 28
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 31
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 31
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 31
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/seangosiaco/Desktop/eec180b/lab8/hdl/top.v Line: 31
Info (21057): Implemented 446 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 310 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 734 megabytes
    Info: Processing ended: Wed Jun 06 17:28:03 2018
    Info: Elapsed time: 00:01:35
    Info: Total CPU time (on all processors): 00:01:53


