// Seed: 2606923574
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_6(
      .id_0(|id_4), .id_1(id_2), .id_2(id_7), .id_3(1 - id_3), .id_4(), .id_5(id_5)
  );
  always #1 id_7 = 1;
  tri id_8;
  assign id_8 = 1 != 1'd0 | id_7;
  wor id_9;
  assign id_9 = id_3;
  tri1 id_10;
  initial begin
    id_6 = id_6;
  end
  assign id_7 = 1 - id_9 ? id_10 & id_8 & 1 : 1'b0;
  assign id_2 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  module_0(
      id_3, id_6, id_3, id_2, id_1
  );
endmodule
