INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/Lab1/Lab1.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff3
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/Lab1/Lab1.srcs/sources_1/new/lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dff3' [C:/Users/bixin/Desktop/Lab1/Lab1.srcs/sources_1/new/lab1.v:22]
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/Lab1/Lab1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
