{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488193291306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488193291307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 12:01:31 2017 " "Processing started: Mon Feb 27 12:01:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488193291307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193291307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193291308 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1488193291559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304171 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304171 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte SpiControl.v(16) " "Verilog HDL Declaration warning at SpiControl.v(16): \"byte\" is SystemVerilog-2005 keyword" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 16 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1488193304173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SpiControl.v 1 1 " "Found 1 design units, including 1 entities, in source file SpiControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpiControl " "Found entity 1: SpiControl" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi/synthesis/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi/synthesis/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi/synthesis/spi.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/spi.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spi/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "spi/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file spi/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "spi/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi/synthesis/submodules/spi_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spi/synthesis/submodules/spi_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_spi_0 " "Found entity 1: spi_spi_0" {  } { { "spi/synthesis/submodules/spi_spi_0.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/spi_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor_mux-Behavioral " "Found design unit 1: sensor_mux-Behavioral" {  } { { "sensor_mux.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_mux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304178 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor_mux " "Found entity 1: sensor_mux" {  } { { "sensor_mux.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304179 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighthouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lighthouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lighthouse-Behavioral " "Found design unit 1: lighthouse-Behavioral" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304180 ""} { "Info" "ISGN_ENTITY_NAME" "1 lighthouse " "Found entity 1: lighthouse" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "darkroom_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file darkroom_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 darkroom_top " "Found entity 1: darkroom_top" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "simple_counter.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simple_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304183 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "spi_spi_0.v(402) " "Verilog HDL or VHDL warning at spi_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "spi/synthesis/submodules/spi_spi_0.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi/synthesis/submodules/spi_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1488193304187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "darkroom_top " "Elaborating entity \"darkroom_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488193304259 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 664 1936 1984 696 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1488193304261 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED\[1\] " "Pin \"LED\[1\]\" is missing source" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 920 1768 1944 936 "LED\[1\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1488193304261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:inst2 " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:inst2\"" {  } { { "darkroom_top.bdf" "inst2" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 616 2016 2248 952 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiControl SpiControl:inst11 " "Elaborating entity \"SpiControl\" for hierarchy \"SpiControl:inst11\"" {  } { { "darkroom_top.bdf" "inst11" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1576 1800 856 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpiControl.v(41) " "Verilog HDL assignment warning at SpiControl.v(41): truncated value with size 32 to match size of target (8)" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488193304266 "|darkroom_top|SpiControl:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpiControl.v(47) " "Verilog HDL assignment warning at SpiControl.v(47): truncated value with size 32 to match size of target (8)" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488193304267 "|darkroom_top|SpiControl:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:inst3 " "Elaborating entity \"oneshot\" for hierarchy \"oneshot:inst3\"" {  } { { "darkroom_top.bdf" "inst3" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 856 1544 1712 936 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:inst10 " "Elaborating entity \"fifo\" for hierarchy \"fifo:inst10\"" {  } { { "darkroom_top.bdf" "inst10" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:inst10\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:inst10\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:inst10\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:inst10\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:inst10\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:inst10\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304495 ""}  } { { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488193304495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_g341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_g341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_g341 " "Found entity 1: scfifo_g341" {  } { { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_g341 fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated " "Elaborating entity \"scfifo_g341\" for hierarchy \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3r31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3r31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3r31 " "Found entity 1: a_dpfifo_3r31" {  } { { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3r31 fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo " "Elaborating entity \"a_dpfifo_3r31\" for hierarchy \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\"" {  } { { "db/scfifo_g341.tdf" "dpfifo" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1eh1 " "Found entity 1: altsyncram_1eh1" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1eh1 fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram " "Elaborating entity \"altsyncram_1eh1\" for hierarchy \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\"" {  } { { "db/a_dpfifo_3r31.tdf" "FIFOram" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cmpr_ls8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3r31.tdf" "almost_full_comparer" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cmpr_ls8:two_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cmpr_ls8:two_comparison\"" {  } { { "db/a_dpfifo_3r31.tdf" "two_comparison" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cntr_0ab:rd_ptr_msb " "Elaborating entity \"cntr_0ab\" for hierarchy \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cntr_0ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3r31.tdf" "rd_ptr_msb" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_da7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_da7 " "Found entity 1: cntr_da7" {  } { { "db/cntr_da7.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_da7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_da7 fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cntr_da7:usedw_counter " "Elaborating entity \"cntr_da7\" for hierarchy \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cntr_da7:usedw_counter\"" {  } { { "db/a_dpfifo_3r31.tdf" "usedw_counter" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cntr_1ab:wr_ptr " "Elaborating entity \"cntr_1ab\" for hierarchy \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|cntr_1ab:wr_ptr\"" {  } { { "db/a_dpfifo_3r31.tdf" "wr_ptr" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst1 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst1\"" {  } { { "darkroom_top.bdf" "inst1" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 696 768 992 776 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst33 " "Elaborating entity \"counter\" for hierarchy \"counter:inst33\"" {  } { { "darkroom_top.bdf" "inst33" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 416 1032 1256 496 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "darkroom_top.bdf" "inst" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 384 736 952 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488193304833 ""}  } { { "pll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488193304833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488193304882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193304882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193304883 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[0\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 40 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[1\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 72 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[2\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 104 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[3\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 136 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[4\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 168 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[5\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 200 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[6\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 232 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[7\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 264 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[8\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 296 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[9\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 328 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[10\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 360 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[11\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 392 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[12\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 424 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[13\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 456 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[14\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 488 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[15\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 520 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[16\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 552 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[17\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 584 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[18\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 616 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[19\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 648 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[20\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 680 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[21\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 712 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[22\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 744 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[23\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 776 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[24\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 808 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[25\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 840 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[26\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 872 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[27\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 904 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[28\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 936 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[29\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 968 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[30\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 1000 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[31\] " "Synthesized away node \"fifo:inst10\|scfifo:scfifo_component\|scfifo_g341:auto_generated\|a_dpfifo_3r31:dpfifo\|altsyncram_1eh1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_1eh1.tdf" 1032 2 0 } } { "db/a_dpfifo_3r31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_3r31.tdf" 46 2 0 } } { "db/scfifo_g341.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_g341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 680 1240 1416 864 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193304998 "|darkroom_top|fifo:inst10|scfifo:scfifo_component|scfifo_g341:auto_generated|a_dpfifo_3r31:dpfifo|altsyncram_1eh1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1488193304998 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1488193304998 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 91 0 0 } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 384 736 952 528 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193305011 "|darkroom_top|pll:inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1488193305011 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1488193305011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 920 1768 1944 936 "LED\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488193305498 "|darkroom_top|LED[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1488193305498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488193305572 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "264 " "264 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488193305904 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488193305916 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "spi 19 " "Ignored 19 assignments for entity \"spi\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488193305916 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "spi_spi_0 24 " "Ignored 24 assignments for entity \"spi_spi_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1488193305916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488193306052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488193306052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sensor0 " "No output dependent on input pin \"sensor0\"" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 720 512 688 736 "sensor0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488193306104 "|darkroom_top|sensor0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1488193306104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488193306105 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488193306105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488193306105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488193306105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488193306120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 12:01:46 2017 " "Processing ended: Mon Feb 27 12:01:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488193306120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488193306120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488193306120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193306120 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 50 s " "Quartus Prime Flow was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488193306328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1488193307303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488193307304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 12:01:46 2017 " "Processing started: Mon Feb 27 12:01:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488193307304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1488193307304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1488193307304 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1488193307368 ""}
{ "Info" "0" "" "Project  = darkroom" {  } {  } 0 0 "Project  = darkroom" 0 0 "Fitter" 0 0 1488193307369 ""}
{ "Info" "0" "" "Revision = darkroom_top" {  } {  } 0 0 "Revision = darkroom_top" 0 0 "Fitter" 0 0 1488193307369 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1488193307436 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "darkroom_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"darkroom_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1488193307443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488193307500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488193307500 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1488193307665 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1488193307671 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1488193307742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1488193307742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1488193307742 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1488193307742 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1488193307747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1488193307747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1488193307747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1488193307747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1488193307747 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1488193307747 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1488193307749 ""}
{ "Info" "ISTA_SDC_FOUND" "spi/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'spi/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1488193308230 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/SDC1.sdc " "Reading SDC File: 'output_files/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1488193308231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1488193308232 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1488193308234 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1488193308235 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488193308235 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488193308235 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488193308235 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1488193308235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1488193308261 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 440 480 656 456 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488193308261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1488193308450 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488193308451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488193308451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488193308453 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488193308454 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1488193308455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1488193308455 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1488193308455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1488193308469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1488193308470 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1488193308470 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sensor1 " "Node \"sensor1\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sensor2 " "Node \"sensor2\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sensor3 " "Node \"sensor3\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sensor4 " "Node \"sensor4\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sensor5 " "Node \"sensor5\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sensor6 " "Node \"sensor6\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sensor7 " "Node \"sensor7\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1488193308492 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1488193308492 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488193308492 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1488193308497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1488193309268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488193309333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1488193309359 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1488193309534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488193309534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1488193309736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1488193310843 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1488193310843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1488193310926 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1488193310926 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1488193310926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488193310928 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1488193311049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488193311055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488193311226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488193311227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488193311560 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488193311906 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1488193312100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/output_files/darkroom_top.fit.smsg " "Generated suppressed messages file /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/output_files/darkroom_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1488193312145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1233 " "Peak virtual memory: 1233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488193312358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 12:01:52 2017 " "Processing ended: Mon Feb 27 12:01:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488193312358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488193312358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488193312358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1488193312358 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 66 s " "Quartus Prime Flow was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1488193312542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1488193313507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488193313508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 12:01:53 2017 " "Processing started: Mon Feb 27 12:01:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488193313508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1488193313508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1488193313508 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1488193314518 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1488193314550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "820 " "Peak virtual memory: 820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488193314653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 12:01:54 2017 " "Processing ended: Mon Feb 27 12:01:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488193314653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488193314653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488193314653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1488193314653 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 66 s " "Quartus Prime Flow was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1488193314860 ""}
