// Seed: 448727358
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    output wor id_3
    , id_9,
    output wor id_4,
    input uwire id_5,
    input tri id_6,
    output tri id_7
);
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1
);
  assign id_1 = 1;
  assign id_1 = 1'b0;
  logic [7:0] id_3;
  tri id_4;
  logic id_5;
  assign id_4 = -1'b0;
  assign id_5 = !id_3;
  wire id_6;
  if (1) begin : LABEL_0
    assign id_6 = id_3[1 : 1'd0];
  end else begin : LABEL_1
    `undef pp_7
  end
  initial begin : LABEL_2
    $signed(81);
    ;
  end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
