<stg><name>circular_shift_reg_Pipeline_WRITE</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %regs_mem, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %add_ln70_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %add_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i128 0, i128 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit:2 %icmp_ln31 = icmp_eq  i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit:4 %i_2 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit:5 %br_ln31 = br i1 %icmp_ln31, void %_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="3">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:2 %idx_V = trunc i3 %i_1

]]></Node>
<StgValue><ssdm name="idx_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:3 %sub_ln1072 = sub i2 %add_ln70_read, i2 %idx_V

]]></Node>
<StgValue><ssdm name="sub_ln1072"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="2">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:4 %zext_ln587 = zext i2 %sub_ln1072

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:5 %regs_mem_addr = getelementptr i32 %regs_mem, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="regs_mem_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="2">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:6 %regs_mem_load = load i2 %regs_mem_addr

]]></Node>
<StgValue><ssdm name="regs_mem_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:9 %store_ln31 = store i3 %i_2, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
.exitStub:0 %shiftreg_load = load i128 %shiftreg

]]></Node>
<StgValue><ssdm name="shiftreg_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %shiftreg_out, i128 %shiftreg_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:0 %shiftreg_load_1 = load i128 %shiftreg

]]></Node>
<StgValue><ssdm name="shiftreg_load_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:1 %specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln321"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="2">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:6 %regs_mem_load = load i2 %regs_mem_addr

]]></Node>
<StgValue><ssdm name="regs_mem_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="96" op_0_bw="96" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:7 %lshr_ln = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %shiftreg_load_1, i32 32, i32 127

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="96">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:8 %or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i96, i32 %regs_mem_load, i96 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:10 %store_ln32 = store i128 %or_ln, i128 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit.split:11 %br_ln0 = br void %_ZN14circular_shiftIiLi4EEixE7ap_uintILi16EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="add_ln70" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln70"/></StgValue>
</port>
<port id="44" name="shiftreg_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="shiftreg_out"/></StgValue>
</port>
<port id="45" name="regs_mem" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="regs_mem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="shiftreg" fromId="46" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_46" to="i" fromId="46" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="regs_mem" to="specmemcore_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i2" to="add_ln70_read" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="add_ln70" to="add_ln70_read" fromId="43" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="i" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="shiftreg" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="67" from="i" to="i_1" fromId="6" toId="12">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="74" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="77" from="p_str" to="specpipeline_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="i_1" to="icmp_ln31" fromId="12" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_79" to="icmp_ln31" fromId="79" toId="14">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="81" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_83" to="empty" fromId="83" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_83" to="empty" fromId="83" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_83" to="empty" fromId="83" toId="15">
</dataflow>
<dataflow id="87" from="i_1" to="i_2" fromId="12" toId="16">
</dataflow>
<dataflow id="89" from="StgValue_88" to="i_2" fromId="88" toId="16">
</dataflow>
<dataflow id="90" from="icmp_ln31" to="br_ln31" fromId="14" toId="17">
</dataflow>
<dataflow id="91" from="i_1" to="idx_V" fromId="12" toId="18">
</dataflow>
<dataflow id="92" from="add_ln70_read" to="sub_ln1072" fromId="8" toId="19">
</dataflow>
<dataflow id="93" from="idx_V" to="sub_ln1072" fromId="18" toId="19">
</dataflow>
<dataflow id="94" from="sub_ln1072" to="zext_ln587" fromId="19" toId="20">
</dataflow>
<dataflow id="95" from="regs_mem" to="regs_mem_addr" fromId="45" toId="21">
</dataflow>
<dataflow id="97" from="StgValue_96" to="regs_mem_addr" fromId="96" toId="21">
</dataflow>
<dataflow id="98" from="zext_ln587" to="regs_mem_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="99" from="regs_mem_addr" to="regs_mem_load" fromId="21" toId="22">
</dataflow>
<dataflow id="100" from="i_2" to="store_ln31" fromId="16" toId="23">
</dataflow>
<dataflow id="101" from="i" to="store_ln31" fromId="6" toId="23">
</dataflow>
<dataflow id="102" from="shiftreg" to="shiftreg_load_1" fromId="5" toId="24">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopName" to="specloopname_ln321" fromId="103" toId="25">
</dataflow>
<dataflow id="106" from="empty_11" to="specloopname_ln321" fromId="105" toId="25">
</dataflow>
<dataflow id="107" from="regs_mem_addr" to="regs_mem_load" fromId="21" toId="26">
</dataflow>
<dataflow id="109" from="_ssdm_op_PartSelect.i96.i128.i32.i32" to="lshr_ln" fromId="108" toId="27">
</dataflow>
<dataflow id="110" from="shiftreg_load_1" to="lshr_ln" fromId="24" toId="27">
</dataflow>
<dataflow id="112" from="StgValue_111" to="lshr_ln" fromId="111" toId="27">
</dataflow>
<dataflow id="114" from="StgValue_113" to="lshr_ln" fromId="113" toId="27">
</dataflow>
<dataflow id="116" from="_ssdm_op_BitConcatenate.i128.i32.i96" to="or_ln" fromId="115" toId="28">
</dataflow>
<dataflow id="117" from="regs_mem_load" to="or_ln" fromId="26" toId="28">
</dataflow>
<dataflow id="118" from="lshr_ln" to="or_ln" fromId="27" toId="28">
</dataflow>
<dataflow id="119" from="or_ln" to="store_ln32" fromId="28" toId="29">
</dataflow>
<dataflow id="120" from="shiftreg" to="store_ln32" fromId="5" toId="29">
</dataflow>
<dataflow id="121" from="shiftreg" to="shiftreg_load" fromId="5" toId="31">
</dataflow>
<dataflow id="123" from="_ssdm_op_Write.ap_auto.i128P0A" to="write_ln0" fromId="122" toId="32">
</dataflow>
<dataflow id="124" from="shiftreg_out" to="write_ln0" fromId="44" toId="32">
</dataflow>
<dataflow id="125" from="shiftreg_load" to="write_ln0" fromId="31" toId="32">
</dataflow>
<dataflow id="126" from="icmp_ln31" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
