{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 4200 -y 260 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 4200 -y 230 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 580 -y 340 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 580 -y 120 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 980 -y 670 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1350 -y 350 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 3 -x 1350 -y 490 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 3 -x 1350 -y 970 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 3 -x 1350 -y 1140 -defaultsOSRD
preplace inst barrett_reduce_0 -pg 1 -lvl 8 -x 3960 -y 1780 -defaultsOSRD
preplace inst barrett_reduce_1 -pg 1 -lvl 8 -x 3960 -y 2000 -defaultsOSRD
preplace inst bram_port_selector_0 -pg 1 -lvl 4 -x 1820 -y 510 -defaultsOSRD
preplace inst bram_port_selector_1 -pg 1 -lvl 4 -x 1820 -y 690 -defaultsOSRD
preplace inst bram_port_selector_3 -pg 1 -lvl 4 -x 1820 -y 1050 -defaultsOSRD
preplace inst bram_port_selector_2 -pg 1 -lvl 4 -x 1820 -y 870 -defaultsOSRD
preplace inst double_signal_multip_0 -pg 1 -lvl 7 -x 3690 -y 470 -defaultsOSRD
preplace inst double_signal_multip_1 -pg 1 -lvl 7 -x 3690 -y 690 -defaultsOSRD
preplace inst double_signal_multip_2 -pg 1 -lvl 7 -x 3690 -y 910 -defaultsOSRD
preplace inst double_signal_multip_3 -pg 1 -lvl 7 -x 3690 -y 1130 -defaultsOSRD
preplace inst double_signal_multip_4 -pg 1 -lvl 7 -x 3690 -y 1350 -defaultsOSRD
preplace inst double_signal_multip_5 -pg 1 -lvl 7 -x 3690 -y 1570 -defaultsOSRD
preplace inst double_signal_multip_6 -pg 1 -lvl 7 -x 3690 -y 1790 -defaultsOSRD
preplace inst double_signal_multip_7 -pg 1 -lvl 7 -x 3690 -y 2010 -defaultsOSRD
preplace inst dual_bram_0 -pg 1 -lvl 3 -x 1350 -y 730 -defaultsOSRD
preplace inst fqmul_0 -pg 1 -lvl 6 -x 3140 -y 750 -defaultsOSRD
preplace inst fqmul_1 -pg 1 -lvl 6 -x 3140 -y 950 -defaultsOSRD
preplace inst fqmul_2 -pg 1 -lvl 6 -x 3140 -y 1150 -defaultsOSRD
preplace inst fqmul_3 -pg 1 -lvl 6 -x 3140 -y 1350 -defaultsOSRD
preplace inst fqmul_4 -pg 1 -lvl 6 -x 3140 -y 1550 -defaultsOSRD
preplace inst fqmul_5 -pg 1 -lvl 6 -x 3140 -y 1750 -defaultsOSRD
preplace inst montgomery_reduction_0 -pg 1 -lvl 8 -x 3960 -y 460 -defaultsOSRD
preplace inst montgomery_reduction_1 -pg 1 -lvl 8 -x 3960 -y 680 -defaultsOSRD
preplace inst montgomery_reduction_2 -pg 1 -lvl 8 -x 3960 -y 900 -defaultsOSRD
preplace inst montgomery_reduction_3 -pg 1 -lvl 8 -x 3960 -y 1120 -defaultsOSRD
preplace inst montgomery_reduction_4 -pg 1 -lvl 8 -x 3960 -y 1340 -defaultsOSRD
preplace inst montgomery_reduction_5 -pg 1 -lvl 8 -x 3960 -y 1560 -defaultsOSRD
preplace inst poly_tomont_0 -pg 1 -lvl 5 -x 2420 -y 460 -defaultsOSRD
preplace inst polyvec_basemul_acc_0 -pg 1 -lvl 5 -x 2420 -y 1220 -defaultsOSRD
preplace inst polyvec_reduce_0 -pg 1 -lvl 5 -x 2420 -y 770 -defaultsOSRD
preplace inst timer2_0 -pg 1 -lvl 4 -x 1820 -y 360 -defaultsOSRD
preplace inst polyvec_ntt_0 -pg 1 -lvl 5 -x 2420 -y 2320 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 790 240 1130 240 1490 110 2060
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 20 20 780
preplace netloc axi_gpio_0_gpio_io_o 1 3 1 N 370
preplace netloc timer2_0_count 1 3 2 1510 130 2000
preplace netloc poly_tomont_0_busy 1 3 3 1500 80 NJ 80 2660
preplace netloc axi_gpio_2_gpio_io_o 1 3 2 1560 170 2040J
preplace netloc axi_gpio_1_gpio_io_o 1 3 2 1540 160 2030
preplace netloc axi_gpio_2_gpio2_io_o 1 3 2 1550J 100 2070
preplace netloc polyvec_reduce_0_busy 1 3 3 1520J 90 NJ 90 2710
preplace netloc axi_gpio_3_gpio_io_o 1 3 2 NJ 1160 1980
preplace netloc polyvec_basemul_acc_0_busy 1 3 3 1570J 1150 1990 1550 2600
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 30 480 810 400 1150 570 1530 120 2050 630 2780 580 3530 350 3820
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul0 1 5 1 2880 740n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul0 1 5 1 2890 760n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul1 1 5 1 2910 940n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul1 1 5 1 2920 960n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul2 1 5 1 2940 1140n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul2 1 5 1 2950 1160n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul3 1 5 1 2760 1230n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul3 1 5 1 2750 1250n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul4 1 5 1 2730 1290n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul4 1 5 1 2720 1310n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul5 1 5 1 2700 1350n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul5 1 5 1 2690 1370n
preplace netloc poly_tomont_0_do_lower_mont 1 5 2 2920 430 NJ
preplace netloc poly_tomont_0_en_lower_mont 1 5 2 2920 450 NJ
preplace netloc poly_tomont_0_valid_out_lower_mont 1 5 2 2780 470 NJ
preplace netloc poly_tomont_0_do_upper_mont 1 5 2 2780 550 3550J
preplace netloc poly_tomont_0_en_upper_mont 1 5 2 2730 560 3540J
preplace netloc poly_tomont_0_valid_out_upper_mont 1 5 2 2720 570 3510J
preplace netloc fqmul_0_valid_out_mont 1 6 1 3370 530n
preplace netloc fqmul_0_data_out_mont 1 6 1 3360 490n
preplace netloc fqmul_1_valid_out_mont 1 6 1 3400 750n
preplace netloc fqmul_1_data_out_mont 1 6 1 3390 710n
preplace netloc fqmul_2_valid_out_mont 1 6 1 3440 910n
preplace netloc fqmul_2_data_out_mont 1 6 1 3430 870n
preplace netloc fqmul_3_valid_out_mont 1 6 1 3490 1130n
preplace netloc fqmul_3_data_out_mont 1 6 1 3480 1090n
preplace netloc fqmul_4_valid_out_mont 1 6 1 3520 1350n
preplace netloc fqmul_4_data_out_mont 1 6 1 3510 1310n
preplace netloc fqmul_5_valid_out_mont 1 6 1 3550 1570n
preplace netloc fqmul_5_data_out_mont 1 6 1 3540 1530n
preplace netloc double_signal_multip_0_valid_out 1 7 1 N 460
preplace netloc double_signal_multip_0_data_out 1 7 1 N 480
preplace netloc double_signal_multip_1_valid_out 1 7 1 N 680
preplace netloc double_signal_multip_1_data_out 1 7 1 N 700
preplace netloc double_signal_multip_2_valid_out 1 7 1 N 900
preplace netloc double_signal_multip_2_data_out 1 7 1 N 920
preplace netloc double_signal_multip_3_valid_out 1 7 1 N 1120
preplace netloc double_signal_multip_3_data_out 1 7 1 N 1140
preplace netloc double_signal_multip_4_data_out 1 7 1 N 1360
preplace netloc double_signal_multip_4_valid_out 1 7 1 N 1340
preplace netloc double_signal_multip_5_valid_out 1 7 1 N 1560
preplace netloc double_signal_multip_5_data_out 1 7 1 N 1580
preplace netloc double_signal_multip_6_data_out 1 7 1 N 1800
preplace netloc double_signal_multip_6_valid_out 1 7 1 N 1780
preplace netloc double_signal_multip_7_valid_out 1 7 1 N 2000
preplace netloc double_signal_multip_7_data_out 1 7 1 N 2020
preplace netloc montgomery_reduction_0_valid_out 1 4 5 2180 600 2810J 350 3360J 330 NJ 330 4080
preplace netloc montgomery_reduction_0_data_out 1 4 5 2160 300 2910J 300 NJ 300 NJ 300 4110
preplace netloc montgomery_reduction_1_valid_out 1 4 5 2160 620 2790J 310 NJ 310 NJ 310 4100
preplace netloc montgomery_reduction_1_data_out 1 4 5 2190 610 2800J 360 3500J 340 NJ 340 4090
preplace netloc fqmul_0_data_out 1 4 3 2090 270 NJ 270 3320
preplace netloc fqmul_1_data_out 1 4 3 2100 310 2780J 330 3350
preplace netloc fqmul_2_data_out 1 4 3 2100 1910 NJ 1910 3350
preplace netloc fqmul_3_data_out 1 4 3 2110 1930 NJ 1930 3340
preplace netloc fqmul_4_data_out 1 4 3 2190 1880 NJ 1880 3300
preplace netloc fqmul_5_data_out 1 4 3 2150 1950 NJ 1950 3330
preplace netloc montgomery_reduction_2_valid_out 1 5 4 2960 260 NJ 260 NJ 260 4160
preplace netloc montgomery_reduction_2_data_out 1 5 4 2970 320 NJ 320 NJ 320 4150
preplace netloc montgomery_reduction_3_valid_out 1 5 4 2870 2220 NJ 2220 NJ 2220 4170
preplace netloc montgomery_reduction_3_data_out 1 5 4 2910 2210 NJ 2210 NJ 2210 4160
preplace netloc montgomery_reduction_4_valid_out 1 5 4 2940 2160 NJ 2160 NJ 2160 4150
preplace netloc montgomery_reduction_4_data_out 1 5 4 2960 2150 NJ 2150 NJ 2150 4130
preplace netloc montgomery_reduction_5_valid_out 1 5 4 2950 2180 NJ 2180 NJ 2180 4140
preplace netloc montgomery_reduction_5_data_out 1 5 4 2970 2170 NJ 2170 NJ 2170 4120
preplace netloc barrett_reduce_0_data_out 1 4 5 2120 1860 2610J 2140 NJ 2140 NJ 2140 4080
preplace netloc barrett_reduce_1_data_out 1 4 5 2160 1850 2620J 2190 NJ 2190 NJ 2190 4100
preplace netloc Net 1 5 2 2640 1960 3500
preplace netloc polyvec_basemul_acc_0_data0_to_barrett 1 5 2 2670J 1860 3540
preplace netloc polyvec_basemul_acc_0_data1_to_barrett 1 5 2 2650J 1970 3320
preplace netloc polyvec_reduce_0_do_lower_barrett 1 5 2 2820J 610 3460
preplace netloc polyvec_reduce_0_en_lower_barrett 1 5 2 2830J 630 3450
preplace netloc polyvec_reduce_0_valid_out_lower_barrett 1 5 2 2720J 590 3470
preplace netloc polyvec_reduce_0_do_upper_barrett 1 5 2 2850J 620 3410
preplace netloc polyvec_reduce_0_en_upper_barrett 1 5 2 2860J 640 3380
preplace netloc polyvec_reduce_0_valid_out_upper_barrett 1 5 2 2840J 600 3420
preplace netloc barrett_reduce_0_valid_out 1 4 5 2140 1840 2630J 2130 NJ 2130 NJ 2130 4090
preplace netloc barrett_reduce_1_valid_out 1 4 5 2130 1870 2600J 2200 NJ 2200 NJ 2200 4110
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul0 1 5 1 2870 720n
preplace netloc fqmul_0_valid_out 1 4 3 2080 230 NJ 230 3340
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul1 1 5 1 2900 920n
preplace netloc fqmul_1_valid_out 1 4 3 2110 320 2920J 340 3300
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul2 1 5 1 2930 1120n
preplace netloc fqmul_2_valid_out 1 4 3 2080 1920 NJ 1920 3370
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul3 1 5 1 2770 1210n
preplace netloc fqmul_3_valid_out 1 4 3 2090 1940 NJ 1940 3360
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul4 1 5 1 2740 1270n
preplace netloc fqmul_4_valid_out 1 4 3 2170 1890 NJ 1890 3320
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul5 1 5 1 2710 1330n
preplace netloc fqmul_5_valid_out 1 4 3 2180 1900 NJ 1900 3310
preplace netloc polyvec_basemul_acc_0_valid1_to_barrett 1 5 2 2660J 1980 3300
preplace netloc polyvec_basemul_acc_0_valid0_to_barrett 1 5 2 2680J 1870 3550
preplace netloc polyvec_basemul_acc_0_BRAM1_PORT_B 1 3 3 1590 250 NJ 250 2690
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 N 660
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 800 320n
preplace netloc bram_port_selector_2_BRAM_PORT_MASTER 1 2 3 1160 190 NJ 190 2020
preplace netloc polyvec_basemul_acc_0_BRAM0_PORT_B 1 3 3 1630 290 NJ 290 2630
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 1140 470n
preplace netloc bram_port_selector_3_BRAM_PORT_MASTER 1 2 3 1170 220 NJ 220 2010
preplace netloc poly_tomont_0_BRAM_PORT_B 1 3 3 1570 180 NJ 180 2640
preplace netloc processing_system7_0_DDR 1 1 8 800 140 N 140 N 140 N 140 N 140 N 140 N 140 4170
preplace netloc polyvec_basemul_acc_0_BRAM0_PORT_A 1 3 3 1600 210 NJ 210 2650
preplace netloc bram_port_selector_1_BRAM_PORT_MASTER 1 2 3 1190 270 NJ 270 1980
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N 640
preplace netloc bram_port_selector_0_BRAM_PORT_MASTER 1 2 3 1180 230 N 230 1990
preplace netloc polyvec_reduce_0_BRAM_PORT_A 1 3 3 1640 280 NJ 280 2600
preplace netloc processing_system7_0_FIXED_IO 1 1 8 810 150 N 150 N 150 N 150 N 150 N 150 N 150 4160
preplace netloc polyvec_reduce_0_BRAM_PORT_B 1 3 3 1610 260 NJ 260 2610
preplace netloc poly_tomont_0_BRAM_PORT_A 1 3 3 1620 200 NJ 200 2620
preplace netloc polyvec_basemul_acc_0_BRAM1_PORT_A 1 3 3 1580 240 NJ 240 2700
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 1140 700n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 1120 330n
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 1120 720n
levelinfo -pg 1 0 580 980 1350 1820 2420 3140 3690 3960 4200
pagesize -pg 1 -db -bbox -sgen 0 -420 4310 2570
"
}
{
   "da_ps7_cnt":"1"
}
