module _test3$;
wire a,b,c,d,out;
and(out,a,b,c,d);
endmodule
