INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/D_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/I_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/Mux5to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
