$comment
	File created using the following command:
		vcd file controlador_vertical1.msim.vcd -direction
$end
$date
	Mon Mar 31 14:55:53 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module controlador_vertical1_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " dir $end
$var reg 3 # piso_destino [2:0] $end
$var reg 1 $ reset $end
$var wire 1 % dir_out $end
$var wire 1 & llegada $end
$var wire 1 ' piso_7seg [6] $end
$var wire 1 ( piso_7seg [5] $end
$var wire 1 ) piso_7seg [4] $end
$var wire 1 * piso_7seg [3] $end
$var wire 1 + piso_7seg [2] $end
$var wire 1 , piso_7seg [1] $end
$var wire 1 - piso_7seg [0] $end
$var wire 1 . piso_actual [2] $end
$var wire 1 / piso_actual [1] $end
$var wire 1 0 piso_actual [0] $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 piso_actual[0]~output_o $end
$var wire 1 9 piso_actual[1]~output_o $end
$var wire 1 : piso_actual[2]~output_o $end
$var wire 1 ; piso_7seg[0]~output_o $end
$var wire 1 < piso_7seg[1]~output_o $end
$var wire 1 = piso_7seg[2]~output_o $end
$var wire 1 > piso_7seg[3]~output_o $end
$var wire 1 ? piso_7seg[4]~output_o $end
$var wire 1 @ piso_7seg[5]~output_o $end
$var wire 1 A piso_7seg[6]~output_o $end
$var wire 1 B llegada~output_o $end
$var wire 1 C dir_out~output_o $end
$var wire 1 D clk~input_o $end
$var wire 1 E clk~inputclkctrl_outclk $end
$var wire 1 F dir~input_o $end
$var wire 1 G piso_destino[1]~input_o $end
$var wire 1 H piso_destino[0]~input_o $end
$var wire 1 I piso_destino[2]~input_o $end
$var wire 1 J Equal0~1_combout $end
$var wire 1 K piso_act_reg[1]~2_combout $end
$var wire 1 L piso_act_reg[1]~3_combout $end
$var wire 1 M reset~input_o $end
$var wire 1 N reset~inputclkctrl_outclk $end
$var wire 1 O Equal0~0_combout $end
$var wire 1 P piso_act_reg[2]~4_combout $end
$var wire 1 Q piso_act_reg[2]~5_combout $end
$var wire 1 R piso_act_reg[0]~0_combout $end
$var wire 1 S piso_act_reg[0]~1_combout $end
$var wire 1 T Mux6~0_combout $end
$var wire 1 U Mux4~0_combout $end
$var wire 1 V Mux2~0_combout $end
$var wire 1 W Mux1~0_combout $end
$var wire 1 X Mux0~0_combout $end
$var wire 1 Y llegada_reg~q $end
$var wire 1 Z piso_act_reg [2] $end
$var wire 1 [ piso_act_reg [1] $end
$var wire 1 \ piso_act_reg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
0$
0%
0&
1-
0,
0+
1*
1)
1(
1'
00
0/
0.
x1
02
13
x4
15
16
17
08
09
0:
1;
0<
0=
1>
1?
1@
1A
0B
0C
0D
0E
0F
0G
0H
0I
1J
1K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0\
0[
0Z
$end
#10000
1!
1D
1E
01
1Y
1B
1&
#20000
1$
0!
1M
0D
1N
0E
11
0Y
0B
0&
#30000
1!
1D
1E
01
#40000
b10 #
1"
0$
0!
1G
1F
0M
0D
0N
0E
11
0O
1R
0J
1S
#50000
1!
1D
1E
01
1\
1X
1V
1T
0R
1L
18
10
1U
0S
0A
0?
0;
0>
1=
0'
0)
0-
0*
1+
#60000
0!
0D
0E
11
#70000
1!
1D
1E
01
0\
1[
0V
1R
1O
08
19
00
1/
0U
1S
1J
1?
0=
1)
0+
0S
#80000
b0 #
0"
0!
0G
0F
0D
0E
11
0O
0J
1S
0K
0L
#90000
1!
1D
1E
01
1\
0[
1V
0R
18
09
10
0/
1U
0S
0?
1=
0)
1+
#100000
0!
0D
0E
11
#110000
1!
1D
1E
01
0\
0X
0V
0T
1O
08
00
0U
1J
1A
1?
1;
1>
0=
1'
1)
1-
1*
0+
1K
#120000
b100 #
1"
0!
1I
1F
0D
0E
11
0J
1R
1S
#130000
1!
1D
1E
01
1\
1X
1V
1T
0R
0O
1L
18
10
1U
0S
0A
0?
0;
0>
1=
0'
0)
0-
0*
1+
#140000
0!
0D
0E
11
#150000
1!
1D
1E
01
0\
1[
0V
1R
08
19
00
1/
0U
1S
1?
0=
1)
0+
#160000
b0 #
0"
0!
0I
0F
0D
0E
11
0K
0L
#170000
1!
1D
1E
01
1\
0[
1V
0R
18
09
10
0/
1U
0S
0?
1=
0)
1+
#180000
0!
0D
0E
11
#190000
1!
1D
1E
01
0\
0X
0V
0T
1O
08
00
0U
1J
1A
1?
1;
1>
0=
1'
1)
1-
1*
0+
1K
#200000
b1 #
1"
0!
1H
1F
0D
0E
11
0O
1R
0J
1S
#210000
1!
1D
1E
01
1\
1X
1V
1T
0R
1O
1L
18
10
1U
0S
1J
0A
0?
0;
0>
1=
0'
0)
0-
0*
1+
1S
0K
0L
#220000
0!
0D
0E
11
#230000
1!
1D
1E
01
1Y
1B
1&
#240000
b0 #
0"
0!
0H
0F
0D
0E
11
0O
0J
0S
#250000
1!
1D
1E
01
0Y
0\
0X
0V
0T
1O
0B
08
0&
00
0U
1J
1A
1?
1;
1>
0=
1'
1)
1-
1*
0+
1K
#260000
0!
0D
0E
11
#270000
1!
1D
1E
01
1Y
1B
1&
#280000
b100 #
b101 #
1"
0!
1H
1I
1F
0D
0E
11
0O
0J
1R
1S
#290000
1!
1D
1E
01
0Y
1\
1X
1V
1T
0R
1O
1L
0B
18
0&
10
1U
0S
0A
0?
0;
0>
1=
0'
0)
0-
0*
1+
#300000
0!
0D
0E
11
#310000
1!
1D
1E
01
0\
1[
0V
1R
0O
08
19
00
1/
0U
1S
1?
0=
1)
0+
#320000
b1 #
b0 #
0"
0!
0H
0I
0F
0D
0E
11
0K
0L
#330000
1!
1D
1E
01
1\
0[
1V
0R
18
09
10
0/
1U
0S
0?
1=
0)
1+
#340000
0!
0D
0E
11
#350000
1!
1D
1E
01
0\
0X
0V
0T
1O
08
00
0U
1J
1A
1?
1;
1>
0=
1'
1)
1-
1*
0+
1K
#360000
0!
0D
0E
11
#370000
1!
1D
1E
01
1Y
1B
1&
#380000
0!
0D
0E
11
#390000
1!
1D
1E
01
#400000
0!
0D
0E
11
#410000
1!
1D
1E
01
#420000
0!
0D
0E
11
#430000
1!
1D
1E
01
#440000
0!
0D
0E
11
#450000
1!
1D
1E
01
#460000
0!
0D
0E
11
#470000
1!
1D
1E
01
#480000
0!
0D
0E
11
#490000
1!
1D
1E
01
#500000
0!
0D
0E
11
#510000
1!
1D
1E
01
#520000
0!
0D
0E
11
#530000
1!
1D
1E
01
#540000
0!
0D
0E
11
#550000
1!
1D
1E
01
#560000
0!
0D
0E
11
#570000
1!
1D
1E
01
#580000
0!
0D
0E
11
#590000
1!
1D
1E
01
#600000
0!
0D
0E
11
#610000
1!
1D
1E
01
#620000
0!
0D
0E
11
#630000
1!
1D
1E
01
#640000
0!
0D
0E
11
#650000
1!
1D
1E
01
#660000
0!
0D
0E
11
#670000
1!
1D
1E
01
#680000
0!
0D
0E
11
#690000
1!
1D
1E
01
#700000
0!
0D
0E
11
#710000
1!
1D
1E
01
#720000
0!
0D
0E
11
#730000
1!
1D
1E
01
#740000
0!
0D
0E
11
#750000
1!
1D
1E
01
#760000
0!
0D
0E
11
#770000
1!
1D
1E
01
#780000
0!
0D
0E
11
#790000
1!
1D
1E
01
#800000
0!
0D
0E
11
#810000
1!
1D
1E
01
#820000
0!
0D
0E
11
#830000
1!
1D
1E
01
#840000
0!
0D
0E
11
#850000
1!
1D
1E
01
#860000
0!
0D
0E
11
#870000
1!
1D
1E
01
#880000
0!
0D
0E
11
#890000
1!
1D
1E
01
#900000
0!
0D
0E
11
#910000
1!
1D
1E
01
#920000
0!
0D
0E
11
#930000
1!
1D
1E
01
#940000
0!
0D
0E
11
#950000
1!
1D
1E
01
#960000
0!
0D
0E
11
#970000
1!
1D
1E
01
#980000
0!
0D
0E
11
#990000
1!
1D
1E
01
#1000000
