// Seed: 3028106300
`define pp_6 0
`celldefine `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5
);
  type_9(
      id_5, 1
  );
  assign id_4 = id_3;
endmodule
