============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Feb 20 2023  12:19:47 am
  Module:                 extend
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Late External Delay Assertion
Endpoint:   immext[1] (^) checked with leading edge of 'func_clk'
Beginpoint: immsrc[2] (v) triggered by leading edge of 'func_clk'
Other End Arrival Time          10000
- External Delay                  600
= Required Time                  9400
- Arrival Time                    825
= Slack Time                     8575
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
------------------------------------------------------------------------------------
          Pin        Edge       Cell       Fanout Load Slew Delay  Arrival Required 
                                                  (fF) (ps)  (ps) Time(ps) Time(ps) 
------------------------------------------------------------------------------------
       immsrc[2] (u) v                         32  7.2    0   +30      430     9005 
       g78/in_1      v                                         +0      430     9005 
       g78/z     (u) v     unmapped_or2         2  2.4    0   +68      498     9073 
       g79/in_0      v                                         +0      498     9073 
       g79/z     (u) ^     unmapped_not         1  1.2    0   +22      520     9095 
       g80/data0     ^                                         +0      520     9095 
       g80/z     (u) ^     unmapped_bmux3       1  1.2    0  +131      652     9226 
       g81/in_0      ^                                         +0      652     9226 
       g81/z     (u) v     unmapped_not         1  1.2    0   +22      674     9248 
       g84/data0     v                                         +0      674     9248 
       g84/z     (u) v     unmapped_bmux3       1  1.2    0  +131      805     9380 
       g85/in_0      v                                         +0      805     9380 
       g85/z     (u) ^     unmapped_not         1  0.0    0   +20      825     9400 
       immext[1] <<< ^                                         +0      825     9400 
------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
