
*** Running vivado
    with args -log project_5_rst_ps7_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_5_rst_ps7_0_100M_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source project_5_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.930 ; gain = 70.996 ; free physical = 148 ; free virtual = 3095
INFO: [Synth 8-638] synthesizing module 'project_5_rst_ps7_0_100M_0' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_rst_ps7_0_100M_0/synth/project_5_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'project_5_rst_ps7_0_100M_0' (7#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_rst_ps7_0_100M_0/synth/project_5_rst_ps7_0_100M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1215.430 ; gain = 112.496 ; free physical = 207 ; free virtual = 3075
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.430 ; gain = 112.496 ; free physical = 187 ; free virtual = 3056
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_clock: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:08 . Memory (MB): peak = 1583.258 ; gain = 7.000 ; free physical = 124 ; free virtual = 1446
write_xdc: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.258 ; gain = 0.000 ; free physical = 169 ; free virtual = 1383
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.258 ; gain = 0.000 ; free physical = 165 ; free virtual = 1381
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:03:43 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 896 ; free virtual = 2242
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:03:44 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 877 ; free virtual = 2242
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:03:46 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 842 ; free virtual = 2206
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:03:49 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 751 ; free virtual = 2223
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:03:54 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 668 ; free virtual = 2175
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:04:16 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 167 ; free virtual = 1708
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:04:16 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 166 ; free virtual = 1707
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:04:17 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 163 ; free virtual = 1706
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:04:17 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 137 ; free virtual = 1682
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:04:18 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 136 ; free virtual = 1681
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:04:18 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 136 ; free virtual = 1681
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:04:18 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 136 ; free virtual = 1681
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:04:18 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 136 ; free virtual = 1681
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:04:18 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 136 ; free virtual = 1681

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:04:18 . Memory (MB): peak = 1583.258 ; gain = 480.324 ; free physical = 135 ; free virtual = 1680

*** Running vivado
    with args -log project_5_rst_ps7_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_5_rst_ps7_0_100M_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source project_5_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.938 ; gain = 70.996 ; free physical = 497 ; free virtual = 5508
INFO: [Synth 8-638] synthesizing module 'project_5_rst_ps7_0_100M_0' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_rst_ps7_0_100M_0/synth/project_5_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'project_5_rst_ps7_0_100M_0' (7#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_rst_ps7_0_100M_0/synth/project_5_rst_ps7_0_100M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1214.438 ; gain = 112.496 ; free physical = 405 ; free virtual = 5418
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1214.438 ; gain = 112.496 ; free physical = 395 ; free virtual = 5409
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1582.266 ; gain = 0.000 ; free physical = 129 ; free virtual = 4442
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 437 ; free virtual = 4773
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 437 ; free virtual = 4773
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 439 ; free virtual = 4776
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 414 ; free virtual = 4752
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 403 ; free virtual = 4744
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 105 ; free virtual = 4257
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 105 ; free virtual = 4256
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 135 ; free virtual = 4255
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 116 ; free virtual = 4057
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 116 ; free virtual = 4057
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 109 ; free virtual = 4051
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 109 ; free virtual = 4051
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 108 ; free virtual = 4049
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 108 ; free virtual = 4049

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1582.266 ; gain = 480.324 ; free physical = 105 ; free virtual = 4047
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 1582.273 ; gain = 492.918 ; free physical = 285 ; free virtual = 3974
write_verilog: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:07 . Memory (MB): peak = 1606.277 ; gain = 0.000 ; free physical = 132 ; free virtual = 3876
