INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/homework/hw01/hw01.srcs/sources_1/new/logic_gates_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/homework/hw01/hw01.srcs/sources_1/new/logic_gates_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/homework/hw01/hw01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
