---
content_type: page
title: 5 Sequential Logic
uid: 65644957-eae2-5f55-14b2-8b47728b4c31
---

*   [BackWorksheet]({{< baseurl >}}/pages/c4/c4s3)
*   [ContinueAnnotated Slides]({{< baseurl >}}/pages/c5/c5s1)

**5.1 Annotated Slides**

*   [5.1.1 Annotated slides]({{< baseurl >}}/pages/c5/c5s1)

**5.2 Topic Videos**

*   [5.2.1 Digital State]({{< baseurl >}}/pages/c5/c5s2)
*   [5.2.2 D Latch]({{< baseurl >}}/pages/c5/c5s2/c5s2v2)
*   [5.2.3 D Register]({{< baseurl >}}/pages/c5/c5s2/c5s2v3)
*   [5.2.4 D Register Timing]({{< baseurl >}}/pages/c5/c5s2/c5s2v4)
*   [5.2.5 Sequential Circuit Timing]({{< baseurl >}}/pages/c5/c5s2/c5s2v5)
*   [5.2.6 Timing Example]({{< baseurl >}}/pages/c5/c5s2/c5s2v6)
*   [5.2.7 Worked Example 1]({{< baseurl >}}/pages/c5/c5s2/c5s2v7)
*   [5.2.8 Worked Example 2]({{< baseurl >}}/pages/c5/c5s2/c5s2v8)

**5.3 Worksheet**

*   [5.3.1 Sequential Logic Worksheet]({{< baseurl >}}/pages/c5/c5s3)

*   [BackWorksheet]({{< baseurl >}}/pages/c4/c4s3)
*   [ContinueAnnotated Slides]({{< baseurl >}}/pages/c5/c5s1)