// Seed: 856509833
module module_0 (
    output tri id_0,
    input wand id_1,
    input tri id_2,
    output tri1 id_3,
    output wor id_4,
    output tri id_5,
    output tri0 id_6,
    output tri id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri id_10,
    output wor id_11,
    input wand id_12,
    input supply1 id_13,
    output supply1 id_14,
    input wire id_15
);
  wire id_17;
  assign id_14 = id_8;
  wire id_18[1 : 1 'b0];
  wire id_19, id_20;
  wire id_21, id_22, id_23;
endmodule
module module_1 #(
    parameter id_11 = 32'd53,
    parameter id_20 = 32'd63
) (
    input tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wand id_3
    , id_18,
    output supply0 id_4,
    input tri0 id_5,
    input tri id_6,
    input wor id_7,
    output uwire id_8,
    input tri id_9,
    output logic id_10,
    input tri _id_11,
    output tri0 id_12,
    input wire id_13,
    input supply1 id_14,
    input wire id_15,
    output wand id_16
);
  always id_10 <= "";
  wire [-1 : -1] id_19, _id_20, id_21, id_22, id_23, id_24[1 : (  id_20  ==  id_11  -  -1 'h0 )],
      id_25;
  always id_18 <= 1'b0;
  logic id_26;
  logic id_27;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_3,
      id_8,
      id_12,
      id_12,
      id_8,
      id_16,
      id_9,
      id_9,
      id_4,
      id_16,
      id_3,
      id_7,
      id_1,
      id_13
  );
  assign modCall_1.id_4 = 0;
  wire id_28;
endmodule
