INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol rs1, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:19]
INFO: [VRFC 10-2458] undeclared symbol rs1_data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:20]
INFO: [VRFC 10-2458] undeclared symbol rs2, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol rs2_data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:22]
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:23]
INFO: [VRFC 10-2458] undeclared symbol rd_data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:24]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:28]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:29]
WARNING: [VRFC 10-2938] 'we' is already implicitly declared on line 18 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:30]
WARNING: [VRFC 10-2938] 'rs1' is already implicitly declared on line 19 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:31]
WARNING: [VRFC 10-2938] 'rs1_data' is already implicitly declared on line 20 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:32]
WARNING: [VRFC 10-2938] 'rs2' is already implicitly declared on line 21 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:33]
WARNING: [VRFC 10-2938] 'rs2_data' is already implicitly declared on line 22 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:34]
WARNING: [VRFC 10-2938] 'rd' is already implicitly declared on line 23 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:35]
WARNING: [VRFC 10-2938] 'rd_data' is already implicitly declared on line 24 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:36]
