

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s'
================================================================
* Date:           Thu Apr  4 19:57:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.587 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      903|      903| 4.515 us | 4.515 us |  903|  903|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      901|      901|         3|          1|          1|   900|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1342|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     354|    -|
|Register         |        -|      -|     116|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     116|    1696|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_143_fu_895_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln415_144_fu_1033_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_145_fu_1171_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_146_fu_1309_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_147_fu_1447_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_148_fu_1585_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_149_fu_1723_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_150_fu_1861_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_151_fu_1999_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_152_fu_2137_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_153_fu_2275_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_154_fu_2413_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_155_fu_2551_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_156_fu_2689_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_157_fu_2827_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln415_fu_757_p2               |     +    |      0|  0|  15|           6|           6|
    |i_fu_621_p2                       |     +    |      0|  0|  17|          10|           1|
    |and_ln415_10_fu_2127_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_11_fu_2265_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_12_fu_2403_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_13_fu_2541_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_14_fu_2679_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_15_fu_2817_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_1_fu_885_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_1023_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_1161_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_4_fu_1299_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_5_fu_1437_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_6_fu_1575_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_7_fu_1713_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_8_fu_1851_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_9_fu_1989_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_747_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_143_fu_915_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_144_fu_1053_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_145_fu_1191_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_146_fu_1329_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_147_fu_1467_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_148_fu_1605_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_149_fu_1743_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_150_fu_1881_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_151_fu_2019_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_152_fu_2157_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_153_fu_2295_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_154_fu_2433_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_155_fu_2571_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_156_fu_2709_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_157_fu_2847_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_777_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op384         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op44          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_2071_p2         |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_11_fu_2209_p2         |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_12_fu_2347_p2         |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_13_fu_2485_p2         |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_14_fu_2623_p2         |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_15_fu_2761_p2         |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_1_fu_829_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_967_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_1105_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_1243_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_1381_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_6_fu_1519_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_7_fu_1657_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_8_fu_1795_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_9_fu_1933_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_691_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln41_fu_615_p2               |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln718_143_fu_857_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_144_fu_995_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_145_fu_1133_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_146_fu_1271_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_147_fu_1409_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_148_fu_1547_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_149_fu_1685_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_150_fu_1823_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_151_fu_1961_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_152_fu_2099_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_153_fu_2237_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_154_fu_2375_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_155_fu_2513_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_156_fu_2651_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_157_fu_2789_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_fu_719_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_143_fu_937_p2          |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_144_fu_1075_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_145_fu_1213_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_146_fu_1351_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_147_fu_1489_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_148_fu_1627_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_149_fu_1765_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_150_fu_1903_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_151_fu_2041_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_152_fu_2179_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_153_fu_2317_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_154_fu_2455_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_155_fu_2593_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_156_fu_2731_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_157_fu_2869_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_fu_799_p2              |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln879_143_fu_931_p2          |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_144_fu_1069_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_145_fu_1207_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_146_fu_1345_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_147_fu_1483_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_148_fu_1621_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_149_fu_1759_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_150_fu_1897_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_151_fu_2035_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_152_fu_2173_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_153_fu_2311_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_154_fu_2449_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_155_fu_2587_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_156_fu_2725_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_157_fu_2863_p2         |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_fu_793_p2              |   icmp   |      0|  0|  11|           6|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_143_fu_871_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_144_fu_1009_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_145_fu_1147_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_146_fu_1285_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_147_fu_1423_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_148_fu_1561_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_149_fu_1699_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_150_fu_1837_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_151_fu_1975_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_152_fu_2113_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_153_fu_2251_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_154_fu_2389_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_155_fu_2527_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_156_fu_2665_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_157_fu_2803_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_733_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_10_fu_2193_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln340_11_fu_2331_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln340_12_fu_2469_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln340_13_fu_2607_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln340_14_fu_2745_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln340_15_fu_2883_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln340_1_fu_951_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln340_2_fu_1089_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln340_3_fu_1227_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln340_4_fu_1365_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln340_5_fu_1503_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln340_6_fu_1641_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln340_7_fu_1779_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln340_8_fu_1917_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln340_9_fu_2055_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln340_fu_813_p3            |  select  |      0|  0|   6|           1|           6|
    |select_ln777_143_fu_943_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_144_fu_1081_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_145_fu_1219_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_146_fu_1357_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_147_fu_1495_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_148_fu_1633_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_149_fu_1771_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_150_fu_1909_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_151_fu_2047_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_152_fu_2185_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_153_fu_2323_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_154_fu_2461_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_155_fu_2599_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_156_fu_2737_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_157_fu_2875_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_805_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_821_p3            |  select  |      0|  0|   6|           1|           6|
    |tmp_data_10_V_fu_2201_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_11_V_fu_2339_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_12_V_fu_2477_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_13_V_fu_2615_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_14_V_fu_2753_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_15_V_fu_2891_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_1_V_fu_959_p3            |  select  |      0|  0|   6|           1|           6|
    |tmp_data_2_V_fu_1097_p3           |  select  |      0|  0|   6|           1|           6|
    |tmp_data_3_V_fu_1235_p3           |  select  |      0|  0|   6|           1|           6|
    |tmp_data_4_V_fu_1373_p3           |  select  |      0|  0|   6|           1|           6|
    |tmp_data_5_V_fu_1511_p3           |  select  |      0|  0|   6|           1|           6|
    |tmp_data_6_V_fu_1649_p3           |  select  |      0|  0|   6|           1|           6|
    |tmp_data_7_V_fu_1787_p3           |  select  |      0|  0|   6|           1|           6|
    |tmp_data_8_V_fu_1925_p3           |  select  |      0|  0|   6|           1|           6|
    |tmp_data_9_V_fu_2063_p3           |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_143_fu_909_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_144_fu_1047_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_145_fu_1185_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_146_fu_1323_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_147_fu_1461_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_148_fu_1599_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_149_fu_1737_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_150_fu_1875_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_151_fu_2013_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_152_fu_2151_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_153_fu_2289_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_154_fu_2427_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_155_fu_2565_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_156_fu_2703_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_157_fu_2841_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_771_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1342|         733|         482|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_604              |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 354|         78|   47|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_0_reg_604                       |  10|   0|   10|          0|
    |icmp_ln41_reg_2899                |   1|   0|    1|          0|
    |icmp_ln41_reg_2899_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_data_0_V_reg_2908             |   6|   0|    6|          0|
    |tmp_data_10_V_reg_2958            |   6|   0|    6|          0|
    |tmp_data_11_V_reg_2963            |   6|   0|    6|          0|
    |tmp_data_12_V_reg_2968            |   6|   0|    6|          0|
    |tmp_data_13_V_reg_2973            |   6|   0|    6|          0|
    |tmp_data_14_V_reg_2978            |   6|   0|    6|          0|
    |tmp_data_15_V_reg_2983            |   6|   0|    6|          0|
    |tmp_data_1_V_reg_2913             |   6|   0|    6|          0|
    |tmp_data_2_V_reg_2918             |   6|   0|    6|          0|
    |tmp_data_3_V_reg_2923             |   6|   0|    6|          0|
    |tmp_data_4_V_reg_2928             |   6|   0|    6|          0|
    |tmp_data_5_V_reg_2933             |   6|   0|    6|          0|
    |tmp_data_6_V_reg_2938             |   6|   0|    6|          0|
    |tmp_data_7_V_reg_2943             |   6|   0|    6|          0|
    |tmp_data_8_V_reg_2948             |   6|   0|    6|          0|
    |tmp_data_9_V_reg_2953             |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 116|   0|  116|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|start_out                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|start_write               | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_ufixed<6,0,4,0,0>,16u>,relu_config4> | return value |
|data_V_data_0_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_10_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_11_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_12_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_13_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_14_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_15_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|res_V_data_0_V_din        | out |    6|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din        | out |    6|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din        | out |    6|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din        | out |    6|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din        | out |    6|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din        | out |    6|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din        | out |    6|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din        | out |    6|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din        | out |    6|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din        | out |    6|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din       | out |    6|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din       | out |    6|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din       | out |    6|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_13_V_din       | out |    6|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_14_V_din       | out |    6|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_15_V_din       | out |    6|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

