(module USB_A_Stack (layer F.Cu) (tedit 58BABB6E)
  (fp_text reference REF** (at 3.5 -10) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value USB_A_Stack (at -2 10) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -13 -9) (end -10 -9) (layer F.CrtYd) (width 0.15))
  (fp_line (start -13 9) (end -10 9) (layer F.CrtYd) (width 0.15))
  (fp_line (start -10 9) (end -10 -9) (layer F.SilkS) (width 0.15))
  (fp_text user STACKx2 (at -6 1) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user USB-A (at -6.5 -0.5) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -10 -9) (end 5 -9) (layer F.SilkS) (width 0.15))
  (fp_line (start -13 9) (end -13 -9) (layer F.CrtYd) (width 0.15))
  (fp_line (start 5 9) (end -10 9) (layer F.SilkS) (width 0.15))
  (fp_line (start 5 -9) (end 5 9) (layer F.SilkS) (width 0.15))
  (pad 1 thru_hole circle (at 0 -3.5) (size 1.524 1.524) (drill 0.92) (layers *.Cu *.Mask))
  (pad 2 thru_hole circle (at 0 -1) (size 1.524 1.524) (drill 0.92) (layers *.Cu *.Mask))
  (pad 3 thru_hole circle (at 0 1) (size 1.524 1.524) (drill 0.92) (layers *.Cu *.Mask))
  (pad 4 thru_hole circle (at 0 3.5) (size 1.524 1.524) (drill 0.92) (layers *.Cu *.Mask))
  (pad 5 thru_hole circle (at 2.62 -3.5) (size 1.524 1.524) (drill 0.92) (layers *.Cu *.Mask))
  (pad 6 thru_hole circle (at 2.62 -1) (size 1.524 1.524) (drill 0.92) (layers *.Cu *.Mask))
  (pad 7 thru_hole circle (at 2.62 1) (size 1.524 1.524) (drill 0.92) (layers *.Cu *.Mask))
  (pad 8 thru_hole circle (at 2.62 3.5) (size 1.524 1.524) (drill 0.92) (layers *.Cu *.Mask))
  (pad 9 thru_hole circle (at -2.71 -6.57) (size 3 3) (drill 2.3) (layers *.Cu *.Mask))
  (pad 9 thru_hole circle (at -2.71 6.57) (size 3 3) (drill 2.3) (layers *.Cu *.Mask))
  (pad 9 thru_hole circle (at 2.97 6.57) (size 3 3) (drill 2.3) (layers *.Cu *.Mask))
  (pad 9 thru_hole circle (at 2.97 -6.57) (size 3 3) (drill 2.3) (layers *.Cu *.Mask))
  (model ../../../../../../jfixelle/Documents/APC/GitRepo/PCB_Libs/3DParts/USB_Stack.wrl
    (at (xyz 0.155 0 0.32))
    (scale (xyz 10 10 10))
    (rotate (xyz -90 0 90))
  )
)
