# Generated by Yosys 0.56+186 (git sha1 51eaaffe0, clang++ 18.1.8 -fPIC -O3)
autoidx 517
attribute \src "test.v:9.1-226.10"
attribute \top 1
attribute \hdlname "or1200_ctrl"
module \or1200_ctrl
  attribute \src "test.v:196.1-224.4"
  wire width 32 $0\id_insn[31:0]
  attribute \src "test.v:196.1-224.4"
  wire width 6 $0\sp_return_counter[5:0]
  attribute \src "test.v:163.25-163.49"
  wire $and$test.v:163$4_Y
  attribute \src "test.v:163.25-163.67"
  wire $and$test.v:163$5_Y
  attribute \src "test.v:192.43-192.65"
  wire $and$test.v:192$24_Y
  attribute \src "test.v:206.14-206.39"
  wire $and$test.v:206$43_Y
  wire width 32 $auto$rtlil.cc:3094:Mux$90
  wire width 6 $auto$rtlil.cc:3094:Mux$92
  attribute \src "test.v:207.132-207.156"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:514:run$82
  attribute \src "test.v:207.58-207.156"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:514:run$83
  attribute \src "test.v:207.24-207.156"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:514:run$84
  attribute \src "test.v:164.11-164.31"
  wire $eq$test.v:164$6_Y
  attribute \src "test.v:166.19-166.46"
  wire $eq$test.v:166$8_Y
  attribute \src "test.v:167.19-167.46"
  wire $eq$test.v:167$10_Y
  attribute \src "test.v:202.42-202.67"
  wire $eq$test.v:202$38_Y
  attribute \src "test.v:207.25-207.50"
  wire $eq$test.v:207$44_Y
  attribute \src "test.v:207.59-207.84"
  wire $eq$test.v:207$45_Y
  attribute \src "test.v:202.10-202.67"
  wire $logic_and$test.v:202$39_Y
  attribute \src "test.v:163.41-163.49"
  wire $logic_not$test.v:163$3_Y
  attribute \src "test.v:170.36-170.48"
  wire $logic_not$test.v:170$14_Y
  attribute \src "test.v:206.14-206.27"
  wire $logic_not$test.v:206$41_Y
  attribute \src "test.v:206.29-206.39"
  wire $logic_not$test.v:206$42_Y
  attribute \src "test.v:207.59-207.108"
  wire $logic_or$test.v:207$47_Y
  attribute \src "test.v:192.58-192.65"
  wire $not$test.v:192$23_Y
  attribute \src "test.v:207.88-207.108"
  wire $not$test.v:207$46_Y
  attribute \src "test.v:189.39-189.65"
  wire $or$test.v:189$18_Y
  attribute \src "test.v:189.39-189.85"
  wire $or$test.v:189$19_Y
  attribute \src "test.v:191.23-191.47"
  wire $or$test.v:191$21_Y
  attribute \src "test.v:192.24-192.65"
  wire $or$test.v:192$25_Y
  wire width 6 $procmux$53_Y
  wire width 6 $procmux$56_Y
  wire width 6 $procmux$59_Y
  wire width 6 $procmux$62_Y
  wire width 32 $procmux$68_Y
  wire width 32 $procmux$71_Y
  attribute \src "test.v:163.25-163.38"
  wire $reduce_or$test.v:163$2_Y
  attribute \hdlname "_witness_ anyinit_procdff_78"
  wire width 32 \_witness_.anyinit_procdff_78
  attribute \hdlname "_witness_ anyinit_procdff_81"
  wire width 6 \_witness_.anyinit_procdff_81
  attribute \src "test.v:45.33-45.44"
  wire input 15 \abort_mvspr
  attribute \src "test.v:57.17-57.23"
  wire width 5 output 24 \alu_op
  attribute \src "test.v:58.18-58.25"
  wire width 4 output 25 \alu_op2
  attribute \src "test.v:189.6-189.12"
  wire \attack
  attribute \keep 1
  attribute \replaced_by_gclk 1'1
  attribute \src "test.v:34.11-34.14"
  wire input 1 \clk
  attribute \src "test.v:69.17-69.24"
  wire width 4 output 27 \comp_op
  attribute \src "test.v:73.17-73.27"
  wire width 6 output 40 \cust5_limm
  attribute \src "test.v:72.17-72.25"
  wire width 5 output 39 \cust5_op
  attribute \src "test.v:93.13-93.31"
  wire output 60 \dc_no_writethrough
  attribute \src "test.v:79.11-79.20"
  wire input 43 \du_hwbkpt
  attribute \src "test.v:65.18-65.38"
  wire width 30 offset 2 output 35 \ex_branch_addrtarget
  attribute \src "test.v:49.17-49.29"
  wire width 3 output 17 \ex_branch_op
  attribute \src "test.v:51.12-51.27"
  wire input 18 \ex_branch_taken
  attribute \src "test.v:41.12-41.24"
  wire output 7 \ex_flushpipe
  attribute \src "test.v:37.11-37.20"
  wire input 10 \ex_freeze
  attribute \src "test.v:48.17-48.24"
  wire width 32 output 14 \ex_insn
  attribute \src "test.v:90.12-90.23"
  wire output 57 \ex_macrc_op
  attribute \src "test.v:75.41-75.46"
  wire width 32 input 42 \ex_pc
  attribute \src "test.v:77.18-77.25"
  wire width 32 output 33 \ex_simm
  attribute \src "test.v:86.12-86.23"
  wire output 53 \ex_spr_read
  attribute \src "test.v:87.12-87.24"
  wire output 54 \ex_spr_write
  attribute \src "test.v:85.12-85.19"
  wire output 52 \ex_void
  attribute \src "test.v:44.11-44.27"
  wire input 3 \except_flushpipe
  attribute \src "test.v:92.12-92.26"
  wire output 59 \except_illegal
  attribute \src "test.v:43.11-43.23"
  wire input 4 \extend_flush
  attribute \src "test.v:82.12-82.29"
  wire output 49 \force_dslot_fetch
  attribute \src "test.v:61.19-61.25"
  wire width 8 output 30 \fpu_op
  attribute \src "test.v:64.18-64.38"
  wire width 30 offset 2 output 34 \id_branch_addrtarget
  attribute \src "test.v:50.17-50.29"
  wire width 3 output 16 \id_branch_op
  attribute \src "test.v:40.12-40.24"
  wire output 6 \id_flushpipe
  attribute \src "test.v:36.11-36.20"
  wire input 9 \id_freeze
  attribute \src "test.v:47.17-47.24"
  wire width 32 output 13 \id_insn
  attribute \src "test.v:68.17-68.26"
  wire width 4 output 38 \id_lsu_op
  attribute \src "test.v:88.16-88.25"
  wire width 3 output 55 \id_mac_op
  attribute \src "test.v:89.12-89.23"
  wire output 56 \id_macrc_op
  attribute \src "test.v:74.41-74.46"
  wire width 32 input 41 \id_pc
  attribute \src "test.v:76.18-76.25"
  wire width 32 output 32 \id_simm
  attribute \src "test.v:84.12-84.19"
  wire output 51 \id_void
  attribute \src "test.v:39.12-39.24"
  wire output 5 \if_flushpipe
  attribute \src "test.v:46.16-46.23"
  wire width 32 input 12 \if_insn
  attribute \src "test.v:107.10-107.20"
  wire \if_maci_op
  attribute \src "test.v:59.17-59.23"
  wire width 3 output 26 \mac_op
  attribute \src "test.v:70.17-70.27"
  wire width 3 output 44 \multicycle
  attribute \src "test.v:83.12-83.25"
  wire output 50 \no_more_dslot
  attribute \src "test.v:62.11-62.16"
  wire input 19 \pc_we
  attribute \src "test.v:53.16-53.24"
  wire width 5 output 20 \rf_addra
  attribute \src "test.v:54.16-54.24"
  wire width 5 output 21 \rf_addrb
  attribute \src "test.v:52.16-52.24"
  wire width 5 output 28 \rf_addrw
  attribute \src "test.v:55.12-55.18"
  wire output 22 \rf_rda
  attribute \src "test.v:56.12-56.18"
  wire output 23 \rf_rdb
  attribute \src "test.v:91.12-91.15"
  wire output 58 \rfe
  attribute \src "test.v:60.17-60.24"
  wire width 4 output 29 \rfwb_op
  attribute \src "test.v:35.11-35.14"
  wire input 2 \rst
  attribute \src "test.v:66.17-66.22"
  wire width 2 output 36 \sel_a
  attribute \src "test.v:67.17-67.22"
  wire width 2 output 37 \sel_b
  attribute \src "test.v:80.12-80.23"
  wire output 47 \sig_syscall
  attribute \src "test.v:81.12-81.20"
  wire output 48 \sig_trap
  attribute \src "test.v:95.25-95.41"
  wire width 32 input 62 \sp_attack_enable
  attribute \src "test.v:94.19-94.31"
  wire input 61 \sp_exception
  attribute \src "test.v:97.17-97.34"
  wire width 6 output 63 \sp_return_counter
  attribute \src "test.v:140.9-140.17"
  wire \spr_read
  attribute \src "test.v:141.9-141.18"
  wire \spr_write
  attribute \src "test.v:187.5-187.17"
  wire \syscall_prev
  attribute \src "test.v:188.5-188.22"
  wire \syscall_prev_prev
  attribute \src "test.v:71.19-71.26"
  wire width 2 output 45 \wait_on
  attribute \src "test.v:42.12-42.24"
  wire output 8 \wb_flushpipe
  attribute \src "test.v:38.11-38.20"
  wire input 11 \wb_freeze
  attribute \src "test.v:63.18-63.25"
  wire width 32 output 31 \wb_insn
  attribute \src "test.v:78.11-78.23"
  wire input 46 \wbforw_valid
  attribute \src "test.v:163.25-163.49"
  cell $and $and$test.v:163$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$test.v:163$2_Y
    connect \B $logic_not$test.v:163$3_Y
    connect \Y $and$test.v:163$4_Y
  end
  attribute \src "test.v:163.25-163.67"
  cell $and $and$test.v:163$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$test.v:163$4_Y
    connect \B \ex_branch_taken
    connect \Y $and$test.v:163$5_Y
  end
  attribute \src "test.v:166.18-166.61"
  cell $and $and$test.v:166$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$test.v:166$8_Y
    connect \B \id_insn [16]
    connect \Y \id_void
  end
  attribute \src "test.v:167.18-167.61"
  cell $and $and$test.v:167$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$test.v:167$10_Y
    connect \B \ex_insn [16]
    connect \Y \ex_void
  end
  attribute \src "test.v:189.15-189.86"
  cell $and $and$test.v:189$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sp_attack_enable [10]
    connect \B $or$test.v:189$19_Y
    connect \Y \attack
  end
  attribute \src "test.v:192.43-192.65"
  cell $and $and$test.v:192$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \extend_flush
    connect \B $not$test.v:192$23_Y
    connect \Y $and$test.v:192$24_Y
  end
  attribute \src "test.v:206.14-206.39"
  cell $and $and$test.v:206$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$test.v:206$41_Y
    connect \B $logic_not$test.v:206$42_Y
    connect \Y $and$test.v:206$43_Y
  end
  cell $mux $auto$async2sync.cc:238:execute$86
    parameter \WIDTH 6
    connect \A \_witness_.anyinit_procdff_81
    connect \B 6'110010
    connect \S \rst
    connect \Y \sp_return_counter
  end
  cell $mux $auto$async2sync.cc:238:execute$88
    parameter \WIDTH 32
    connect \A \_witness_.anyinit_procdff_78
    connect \B 339804160
    connect \S \rst
    connect \Y \id_insn
  end
  cell $mux $auto$ff.cc:524:unmap_srst$89
    parameter \WIDTH 32
    connect \A $0\id_insn[31:0]
    connect \B 339804160
    connect \S \rst
    connect \Y $auto$rtlil.cc:3094:Mux$90
  end
  cell $mux $auto$ff.cc:524:unmap_srst$91
    parameter \WIDTH 6
    connect \A $0\sp_return_counter[5:0]
    connect \B 6'110010
    connect \S \rst
    connect \Y $auto$rtlil.cc:3094:Mux$92
  end
  cell $anyseq $auto$setundef.cc:348:execute$101
    parameter \WIDTH 1
    connect \Y \ex_insn [5]
  end
  cell $anyseq $auto$setundef.cc:348:execute$103
    parameter \WIDTH 1
    connect \Y \ex_insn [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$105
    parameter \WIDTH 1
    connect \Y \ex_insn [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$107
    parameter \WIDTH 1
    connect \Y \ex_insn [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$109
    parameter \WIDTH 1
    connect \Y \ex_insn [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$111
    parameter \WIDTH 1
    connect \Y \ex_insn [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$113
    parameter \WIDTH 1
    connect \Y \wb_insn [28]
  end
  cell $anyseq $auto$setundef.cc:348:execute$115
    parameter \WIDTH 1
    connect \Y \id_branch_op [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$117
    parameter \WIDTH 1
    connect \Y \wb_insn [29]
  end
  cell $anyseq $auto$setundef.cc:348:execute$119
    parameter \WIDTH 1
    connect \Y \ex_branch_op [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$121
    parameter \WIDTH 1
    connect \Y \ex_branch_op [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$123
    parameter \WIDTH 1
    connect \Y \ex_branch_op [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$125
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [29]
  end
  cell $anyseq $auto$setundef.cc:348:execute$127
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [28]
  end
  cell $anyseq $auto$setundef.cc:348:execute$129
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [27]
  end
  cell $anyseq $auto$setundef.cc:348:execute$131
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [26]
  end
  cell $anyseq $auto$setundef.cc:348:execute$133
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [25]
  end
  cell $anyseq $auto$setundef.cc:348:execute$135
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [24]
  end
  cell $anyseq $auto$setundef.cc:348:execute$137
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [23]
  end
  cell $anyseq $auto$setundef.cc:348:execute$139
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [22]
  end
  cell $anyseq $auto$setundef.cc:348:execute$141
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [21]
  end
  cell $anyseq $auto$setundef.cc:348:execute$143
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [20]
  end
  cell $anyseq $auto$setundef.cc:348:execute$145
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [19]
  end
  cell $anyseq $auto$setundef.cc:348:execute$147
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [18]
  end
  cell $anyseq $auto$setundef.cc:348:execute$149
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [17]
  end
  cell $anyseq $auto$setundef.cc:348:execute$151
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [16]
  end
  cell $anyseq $auto$setundef.cc:348:execute$153
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [15]
  end
  cell $anyseq $auto$setundef.cc:348:execute$155
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [14]
  end
  cell $anyseq $auto$setundef.cc:348:execute$157
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [13]
  end
  cell $anyseq $auto$setundef.cc:348:execute$159
    parameter \WIDTH 1
    connect \Y \ex_simm [13]
  end
  cell $anyseq $auto$setundef.cc:348:execute$161
    parameter \WIDTH 1
    connect \Y \ex_simm [12]
  end
  cell $anyseq $auto$setundef.cc:348:execute$163
    parameter \WIDTH 1
    connect \Y \ex_simm [11]
  end
  cell $anyseq $auto$setundef.cc:348:execute$165
    parameter \WIDTH 1
    connect \Y \ex_simm [10]
  end
  cell $anyseq $auto$setundef.cc:348:execute$167
    parameter \WIDTH 1
    connect \Y \ex_simm [9]
  end
  cell $anyseq $auto$setundef.cc:348:execute$169
    parameter \WIDTH 1
    connect \Y \ex_simm [8]
  end
  cell $anyseq $auto$setundef.cc:348:execute$171
    parameter \WIDTH 1
    connect \Y \id_simm [30]
  end
  cell $anyseq $auto$setundef.cc:348:execute$173
    parameter \WIDTH 1
    connect \Y \id_simm [29]
  end
  cell $anyseq $auto$setundef.cc:348:execute$175
    parameter \WIDTH 1
    connect \Y \id_simm [25]
  end
  cell $anyseq $auto$setundef.cc:348:execute$177
    parameter \WIDTH 1
    connect \Y \id_simm [24]
  end
  cell $anyseq $auto$setundef.cc:348:execute$179
    parameter \WIDTH 1
    connect \Y \fpu_op [5]
  end
  cell $anyseq $auto$setundef.cc:348:execute$181
    parameter \WIDTH 1
    connect \Y \fpu_op [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$183
    parameter \WIDTH 1
    connect \Y \fpu_op [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$185
    parameter \WIDTH 1
    connect \Y \fpu_op [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$187
    parameter \WIDTH 1
    connect \Y \fpu_op [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$189
    parameter \WIDTH 1
    connect \Y \fpu_op [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$191
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [29]
  end
  cell $anyseq $auto$setundef.cc:348:execute$193
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [28]
  end
  cell $anyseq $auto$setundef.cc:348:execute$195
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [27]
  end
  cell $anyseq $auto$setundef.cc:348:execute$197
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [26]
  end
  cell $anyseq $auto$setundef.cc:348:execute$199
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [25]
  end
  cell $anyseq $auto$setundef.cc:348:execute$201
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [24]
  end
  cell $anyseq $auto$setundef.cc:348:execute$203
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [23]
  end
  cell $anyseq $auto$setundef.cc:348:execute$205
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [22]
  end
  cell $anyseq $auto$setundef.cc:348:execute$207
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [21]
  end
  cell $anyseq $auto$setundef.cc:348:execute$209
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [20]
  end
  cell $anyseq $auto$setundef.cc:348:execute$211
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [19]
  end
  cell $anyseq $auto$setundef.cc:348:execute$213
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [18]
  end
  cell $anyseq $auto$setundef.cc:348:execute$215
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [17]
  end
  cell $anyseq $auto$setundef.cc:348:execute$217
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [16]
  end
  cell $anyseq $auto$setundef.cc:348:execute$219
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [15]
  end
  cell $anyseq $auto$setundef.cc:348:execute$221
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [14]
  end
  cell $anyseq $auto$setundef.cc:348:execute$223
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [13]
  end
  cell $anyseq $auto$setundef.cc:348:execute$225
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [12]
  end
  cell $anyseq $auto$setundef.cc:348:execute$227
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [11]
  end
  cell $anyseq $auto$setundef.cc:348:execute$229
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [10]
  end
  cell $anyseq $auto$setundef.cc:348:execute$231
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [9]
  end
  cell $anyseq $auto$setundef.cc:348:execute$233
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [8]
  end
  cell $anyseq $auto$setundef.cc:348:execute$235
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [7]
  end
  cell $anyseq $auto$setundef.cc:348:execute$237
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [6]
  end
  cell $anyseq $auto$setundef.cc:348:execute$239
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [5]
  end
  cell $anyseq $auto$setundef.cc:348:execute$241
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$243
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$245
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$247
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$249
    parameter \WIDTH 1
    connect \Y \id_branch_addrtarget [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$251
    parameter \WIDTH 1
    connect \Y \fpu_op [7]
  end
  cell $anyseq $auto$setundef.cc:348:execute$253
    parameter \WIDTH 1
    connect \Y \fpu_op [6]
  end
  cell $anyseq $auto$setundef.cc:348:execute$255
    parameter \WIDTH 2
    connect \Y \sel_b
  end
  cell $anyseq $auto$setundef.cc:348:execute$257
    parameter \WIDTH 1
    connect \Y \sig_syscall
  end
  cell $anyseq $auto$setundef.cc:348:execute$259
    parameter \WIDTH 1
    connect \Y \sig_trap
  end
  cell $anyseq $auto$setundef.cc:348:execute$261
    parameter \WIDTH 2
    connect \Y \mac_op [2:1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$263
    parameter \WIDTH 3
    connect \Y \multicycle
  end
  cell $anyseq $auto$setundef.cc:348:execute$265
    parameter \WIDTH 1
    connect \Y \id_simm [15]
  end
  cell $anyseq $auto$setundef.cc:348:execute$267
    parameter \WIDTH 1
    connect \Y \mac_op [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$269
    parameter \WIDTH 1
    connect \Y \id_branch_op [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$271
    parameter \WIDTH 1
    connect \Y \id_simm [23]
  end
  cell $anyseq $auto$setundef.cc:348:execute$273
    parameter \WIDTH 1
    connect \Y \id_simm [22]
  end
  cell $anyseq $auto$setundef.cc:348:execute$275
    parameter \WIDTH 1
    connect \Y \id_simm [21]
  end
  cell $anyseq $auto$setundef.cc:348:execute$277
    parameter \WIDTH 1
    connect \Y \id_simm [20]
  end
  cell $anyseq $auto$setundef.cc:348:execute$279
    parameter \WIDTH 1
    connect \Y \id_simm [19]
  end
  cell $anyseq $auto$setundef.cc:348:execute$281
    parameter \WIDTH 1
    connect \Y \id_simm [18]
  end
  cell $anyseq $auto$setundef.cc:348:execute$283
    parameter \WIDTH 1
    connect \Y \id_macrc_op
  end
  cell $anyseq $auto$setundef.cc:348:execute$285
    parameter \WIDTH 1
    connect \Y \id_mac_op [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$287
    parameter \WIDTH 1
    connect \Y \id_mac_op [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$289
    parameter \WIDTH 1
    connect \Y \id_mac_op [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$291
    parameter \WIDTH 1
    connect \Y \id_lsu_op [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$293
    parameter \WIDTH 1
    connect \Y \id_lsu_op [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$295
    parameter \WIDTH 1
    connect \Y \id_lsu_op [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$297
    parameter \WIDTH 1
    connect \Y \id_lsu_op [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$299
    parameter \WIDTH 1
    connect \Y \sel_a [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$301
    parameter \WIDTH 1
    connect \Y \sel_a [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$303
    parameter \WIDTH 1
    connect \Y \if_maci_op
  end
  cell $anyseq $auto$setundef.cc:348:execute$305
    parameter \WIDTH 1
    connect \Y \rfwb_op [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$307
    parameter \WIDTH 1
    connect \Y \rfwb_op [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$309
    parameter \WIDTH 1
    connect \Y \rfwb_op [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$311
    parameter \WIDTH 1
    connect \Y \rfwb_op [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$313
    parameter \WIDTH 1
    connect \Y \rfe
  end
  cell $anyseq $auto$setundef.cc:348:execute$315
    parameter \WIDTH 1
    connect \Y \id_simm [11]
  end
  cell $anyseq $auto$setundef.cc:348:execute$317
    parameter \WIDTH 1
    connect \Y \rf_addrw [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$319
    parameter \WIDTH 1
    connect \Y \rf_addrw [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$321
    parameter \WIDTH 1
    connect \Y \rf_addrw [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$323
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [11]
  end
  cell $anyseq $auto$setundef.cc:348:execute$325
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [10]
  end
  cell $anyseq $auto$setundef.cc:348:execute$327
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [9]
  end
  cell $anyseq $auto$setundef.cc:348:execute$329
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [8]
  end
  cell $anyseq $auto$setundef.cc:348:execute$331
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [7]
  end
  cell $anyseq $auto$setundef.cc:348:execute$333
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [6]
  end
  cell $anyseq $auto$setundef.cc:348:execute$337
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [5]
  end
  cell $anyseq $auto$setundef.cc:348:execute$339
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$341
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$343
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$345
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$347
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$349
    parameter \WIDTH 1
    connect \Y \wb_insn [30]
  end
  cell $anyseq $auto$setundef.cc:348:execute$351
    parameter \WIDTH 1
    connect \Y \dc_no_writethrough
  end
  cell $anyseq $auto$setundef.cc:348:execute$353
    parameter \WIDTH 1
    connect \Y \cust5_op [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$355
    parameter \WIDTH 1
    connect \Y \cust5_op [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$357
    parameter \WIDTH 1
    connect \Y \cust5_op [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$359
    parameter \WIDTH 1
    connect \Y \cust5_op [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$361
    parameter \WIDTH 1
    connect \Y \rf_addrw [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$363
    parameter \WIDTH 1
    connect \Y \rf_addrw [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$365
    parameter \WIDTH 4
    connect \Y \id_simm [3:0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$367
    parameter \WIDTH 5
    connect \Y \id_simm [10:6]
  end
  cell $anyseq $auto$setundef.cc:348:execute$369
    parameter \WIDTH 3
    connect \Y \id_simm [14:12]
  end
  cell $anyseq $auto$setundef.cc:348:execute$371
    parameter \WIDTH 2
    connect \Y \id_simm [17:16]
  end
  cell $anyseq $auto$setundef.cc:348:execute$373
    parameter \WIDTH 1
    connect \Y \spr_read
  end
  cell $anyseq $auto$setundef.cc:348:execute$375
    parameter \WIDTH 1
    connect \Y \id_branch_op [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$377
    parameter \WIDTH 1
    connect \Y \spr_write
  end
  cell $anyseq $auto$setundef.cc:348:execute$379
    parameter \WIDTH 1
    connect \Y \except_illegal
  end
  cell $anyseq $auto$setundef.cc:348:execute$381
    parameter \WIDTH 1
    connect \Y \syscall_prev
  end
  cell $anyseq $auto$setundef.cc:348:execute$383
    parameter \WIDTH 1
    connect \Y \id_simm [27]
  end
  cell $anyseq $auto$setundef.cc:348:execute$385
    parameter \WIDTH 2
    connect \Y \id_simm [5:4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$387
    parameter \WIDTH 1
    connect \Y \ex_simm [31]
  end
  cell $anyseq $auto$setundef.cc:348:execute$389
    parameter \WIDTH 1
    connect \Y \ex_simm [30]
  end
  cell $anyseq $auto$setundef.cc:348:execute$391
    parameter \WIDTH 1
    connect \Y \ex_simm [29]
  end
  cell $anyseq $auto$setundef.cc:348:execute$393
    parameter \WIDTH 1
    connect \Y \ex_simm [28]
  end
  cell $anyseq $auto$setundef.cc:348:execute$395
    parameter \WIDTH 1
    connect \Y \ex_simm [27]
  end
  cell $anyseq $auto$setundef.cc:348:execute$397
    parameter \WIDTH 1
    connect \Y \ex_simm [26]
  end
  cell $anyseq $auto$setundef.cc:348:execute$399
    parameter \WIDTH 1
    connect \Y \ex_simm [25]
  end
  cell $anyseq $auto$setundef.cc:348:execute$401
    parameter \WIDTH 1
    connect \Y \ex_simm [24]
  end
  cell $anyseq $auto$setundef.cc:348:execute$403
    parameter \WIDTH 1
    connect \Y \ex_simm [23]
  end
  cell $anyseq $auto$setundef.cc:348:execute$405
    parameter \WIDTH 1
    connect \Y \ex_simm [22]
  end
  cell $anyseq $auto$setundef.cc:348:execute$407
    parameter \WIDTH 1
    connect \Y \ex_simm [21]
  end
  cell $anyseq $auto$setundef.cc:348:execute$409
    parameter \WIDTH 1
    connect \Y \ex_simm [20]
  end
  cell $anyseq $auto$setundef.cc:348:execute$411
    parameter \WIDTH 1
    connect \Y \ex_simm [19]
  end
  cell $anyseq $auto$setundef.cc:348:execute$413
    parameter \WIDTH 1
    connect \Y \ex_simm [18]
  end
  cell $anyseq $auto$setundef.cc:348:execute$415
    parameter \WIDTH 1
    connect \Y \ex_simm [17]
  end
  cell $anyseq $auto$setundef.cc:348:execute$417
    parameter \WIDTH 1
    connect \Y \ex_simm [16]
  end
  cell $anyseq $auto$setundef.cc:348:execute$419
    parameter \WIDTH 1
    connect \Y \ex_simm [15]
  end
  cell $anyseq $auto$setundef.cc:348:execute$421
    parameter \WIDTH 1
    connect \Y \ex_simm [14]
  end
  cell $anyseq $auto$setundef.cc:348:execute$423
    parameter \WIDTH 1
    connect \Y \ex_simm [7]
  end
  cell $anyseq $auto$setundef.cc:348:execute$425
    parameter \WIDTH 1
    connect \Y \ex_simm [6]
  end
  cell $anyseq $auto$setundef.cc:348:execute$427
    parameter \WIDTH 1
    connect \Y \ex_simm [5]
  end
  cell $anyseq $auto$setundef.cc:348:execute$429
    parameter \WIDTH 1
    connect \Y \ex_simm [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$431
    parameter \WIDTH 1
    connect \Y \ex_simm [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$433
    parameter \WIDTH 1
    connect \Y \ex_simm [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$435
    parameter \WIDTH 1
    connect \Y \ex_simm [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$437
    parameter \WIDTH 1
    connect \Y \ex_simm [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$439
    parameter \WIDTH 1
    connect \Y \syscall_prev_prev
  end
  cell $anyseq $auto$setundef.cc:348:execute$441
    parameter \WIDTH 2
    connect \Y \wait_on
  end
  cell $anyseq $auto$setundef.cc:348:execute$443
    parameter \WIDTH 1
    connect \Y \id_simm [28]
  end
  cell $anyseq $auto$setundef.cc:348:execute$445
    parameter \WIDTH 28
    connect \Y \wb_insn [27:0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$447
    parameter \WIDTH 1
    connect \Y \ex_macrc_op
  end
  cell $anyseq $auto$setundef.cc:348:execute$449
    parameter \WIDTH 1
    connect \Y \ex_insn [31]
  end
  cell $anyseq $auto$setundef.cc:348:execute$451
    parameter \WIDTH 1
    connect \Y \ex_insn [30]
  end
  cell $anyseq $auto$setundef.cc:348:execute$453
    parameter \WIDTH 1
    connect \Y \ex_insn [29]
  end
  cell $anyseq $auto$setundef.cc:348:execute$455
    parameter \WIDTH 1
    connect \Y \ex_insn [28]
  end
  cell $anyseq $auto$setundef.cc:348:execute$457
    parameter \WIDTH 1
    connect \Y \ex_insn [27]
  end
  cell $anyseq $auto$setundef.cc:348:execute$459
    parameter \WIDTH 1
    connect \Y \ex_insn [26]
  end
  cell $anyseq $auto$setundef.cc:348:execute$461
    parameter \WIDTH 1
    connect \Y \ex_insn [25]
  end
  cell $anyseq $auto$setundef.cc:348:execute$463
    parameter \WIDTH 1
    connect \Y \ex_insn [24]
  end
  cell $anyseq $auto$setundef.cc:348:execute$465
    parameter \WIDTH 1
    connect \Y \ex_insn [23]
  end
  cell $anyseq $auto$setundef.cc:348:execute$467
    parameter \WIDTH 1
    connect \Y \ex_insn [22]
  end
  cell $anyseq $auto$setundef.cc:348:execute$469
    parameter \WIDTH 1
    connect \Y \ex_insn [21]
  end
  cell $anyseq $auto$setundef.cc:348:execute$471
    parameter \WIDTH 1
    connect \Y \ex_insn [20]
  end
  cell $anyseq $auto$setundef.cc:348:execute$473
    parameter \WIDTH 1
    connect \Y \ex_insn [19]
  end
  cell $anyseq $auto$setundef.cc:348:execute$475
    parameter \WIDTH 1
    connect \Y \ex_insn [18]
  end
  cell $anyseq $auto$setundef.cc:348:execute$477
    parameter \WIDTH 1
    connect \Y \ex_insn [17]
  end
  cell $anyseq $auto$setundef.cc:348:execute$479
    parameter \WIDTH 1
    connect \Y \ex_insn [16]
  end
  cell $anyseq $auto$setundef.cc:348:execute$481
    parameter \WIDTH 1
    connect \Y \ex_insn [15]
  end
  cell $anyseq $auto$setundef.cc:348:execute$483
    parameter \WIDTH 1
    connect \Y \ex_insn [14]
  end
  cell $anyseq $auto$setundef.cc:348:execute$485
    parameter \WIDTH 1
    connect \Y \ex_insn [13]
  end
  cell $anyseq $auto$setundef.cc:348:execute$487
    parameter \WIDTH 1
    connect \Y \ex_insn [12]
  end
  cell $anyseq $auto$setundef.cc:348:execute$489
    parameter \WIDTH 1
    connect \Y \ex_insn [11]
  end
  cell $anyseq $auto$setundef.cc:348:execute$491
    parameter \WIDTH 1
    connect \Y \ex_insn [10]
  end
  cell $anyseq $auto$setundef.cc:348:execute$493
    parameter \WIDTH 1
    connect \Y \ex_insn [9]
  end
  cell $anyseq $auto$setundef.cc:348:execute$495
    parameter \WIDTH 1
    connect \Y \ex_branch_addrtarget [12]
  end
  cell $anyseq $auto$setundef.cc:348:execute$497
    parameter \WIDTH 1
    connect \Y \id_simm [31]
  end
  cell $anyseq $auto$setundef.cc:348:execute$499
    parameter \WIDTH 5
    connect \Y \alu_op
  end
  cell $anyseq $auto$setundef.cc:348:execute$501
    parameter \WIDTH 4
    connect \Y \alu_op2
  end
  cell $anyseq $auto$setundef.cc:348:execute$503
    parameter \WIDTH 1
    connect \Y \id_simm [26]
  end
  cell $anyseq $auto$setundef.cc:348:execute$505
    parameter \WIDTH 1
    connect \Y \wb_insn [31]
  end
  cell $anyseq $auto$setundef.cc:348:execute$507
    parameter \WIDTH 4
    connect \Y \comp_op
  end
  cell $anyseq $auto$setundef.cc:348:execute$509
    parameter \WIDTH 6
    connect \Y \cust5_limm
  end
  cell $anyseq $auto$setundef.cc:348:execute$511
    parameter \WIDTH 1
    connect \Y \cust5_op [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$95
    parameter \WIDTH 1
    connect \Y \ex_insn [8]
  end
  cell $anyseq $auto$setundef.cc:348:execute$97
    parameter \WIDTH 1
    connect \Y \ex_insn [7]
  end
  cell $anyseq $auto$setundef.cc:348:execute$99
    parameter \WIDTH 1
    connect \Y \ex_insn [6]
  end
  attribute \src "test.v:164.11-164.31"
  cell $eq $eq$test.v:164$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ex_branch_op
    connect \B 3'110
    connect \Y $eq$test.v:164$6_Y
  end
  attribute \src "test.v:166.19-166.46"
  cell $eq $eq$test.v:166$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \id_insn [31:26]
    connect \B 3'101
    connect \Y $eq$test.v:166$8_Y
  end
  attribute \src "test.v:167.19-167.46"
  cell $eq $eq$test.v:167$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ex_insn [31:26]
    connect \B 3'101
    connect \Y $eq$test.v:167$10_Y
  end
  attribute \src "test.v:202.42-202.67"
  cell $eq $eq$test.v:202$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \if_insn
    connect \B 4'1101
    connect \Y $eq$test.v:202$38_Y
  end
  attribute \src "test.v:207.25-207.50"
  cell $eq $eq$test.v:207$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sp_return_counter
    connect \B 1'1
    connect \Y $eq$test.v:207$44_Y
  end
  attribute \src "test.v:207.59-207.84"
  cell $logic_not $eq$test.v:207$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \sp_return_counter
    connect \Y $eq$test.v:207$45_Y
  end
  attribute \src "test.v:170.23-170.48"
  cell $logic_and $logic_and$test.v:170$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spr_write
    connect \B $logic_not$test.v:170$14_Y
    connect \Y \ex_spr_write
  end
  attribute \src "test.v:171.22-171.46"
  cell $logic_and $logic_and$test.v:171$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spr_read
    connect \B $logic_not$test.v:170$14_Y
    connect \Y \ex_spr_read
  end
  attribute \src "test.v:202.10-202.67"
  cell $logic_and $logic_and$test.v:202$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sp_attack_enable [11]
    connect \B $eq$test.v:202$38_Y
    connect \Y $logic_and$test.v:202$39_Y
  end
  attribute \src "test.v:163.41-163.49"
  cell $logic_not $logic_not$test.v:163$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_void
    connect \Y $logic_not$test.v:163$3_Y
  end
  attribute \src "test.v:170.36-170.48"
  cell $logic_not $logic_not$test.v:170$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \abort_mvspr
    connect \Y $logic_not$test.v:170$14_Y
  end
  attribute \src "test.v:206.14-206.27"
  cell $logic_not $logic_not$test.v:206$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_flushpipe
    connect \Y $logic_not$test.v:206$41_Y
  end
  attribute \src "test.v:206.29-206.39"
  cell $logic_not $logic_not$test.v:206$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_freeze
    connect \Y $logic_not$test.v:206$42_Y
  end
  attribute \src "test.v:155.17-155.42"
  cell $logic_or $logic_or$test.v:155$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \if_insn [31]
    connect \B \if_maci_op
    connect \Y \rf_rda
  end
  attribute \src "test.v:207.59-207.108"
  cell $logic_or $logic_or$test.v:207$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$test.v:207$45_Y
    connect \B $not$test.v:207$46_Y
    connect \Y $logic_or$test.v:207$47_Y
  end
  attribute \src "test.v:192.58-192.65"
  cell $not $not$test.v:192$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \attack
    connect \Y $not$test.v:192$23_Y
  end
  attribute \src "test.v:207.88-207.108"
  cell $not $not$test.v:207$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sp_attack_enable [5]
    connect \Y $not$test.v:207$46_Y
  end
  attribute \src "test.v:163.24-164.32"
  cell $or $or$test.v:163$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$test.v:163$5_Y
    connect \B $eq$test.v:164$6_Y
    connect \Y \no_more_dslot
  end
  attribute \src "test.v:189.39-189.65"
  cell $or $or$test.v:189$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sig_syscall
    connect \B \syscall_prev
    connect \Y $or$test.v:189$18_Y
  end
  attribute \src "test.v:189.39-189.85"
  cell $or $or$test.v:189$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$test.v:189$18_Y
    connect \B \syscall_prev_prev
    connect \Y $or$test.v:189$19_Y
  end
  attribute \src "test.v:191.23-191.47"
  cell $or $or$test.v:191$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \except_flushpipe
    connect \B \pc_we
    connect \Y $or$test.v:191$21_Y
  end
  attribute \src "test.v:191.23-191.62"
  cell $or $or$test.v:191$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$test.v:191$21_Y
    connect \B \extend_flush
    connect \Y \if_flushpipe
  end
  attribute \src "test.v:192.24-192.65"
  cell $or $or$test.v:192$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \except_flushpipe
    connect \B $and$test.v:192$24_Y
    connect \Y $or$test.v:192$25_Y
  end
  attribute \src "test.v:192.23-192.74"
  cell $or $or$test.v:192$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$test.v:192$25_Y
    connect \B \pc_we
    connect \Y \id_flushpipe
  end
  attribute \src "test.v:196.1-224.4"
  cell $anyinit $procdff$78
    parameter \WIDTH 32
    connect \D $auto$rtlil.cc:3094:Mux$90
    connect \Q \_witness_.anyinit_procdff_78
  end
  attribute \src "test.v:196.1-224.4"
  cell $anyinit $procdff$81
    parameter \WIDTH 6
    connect \D $auto$rtlil.cc:3094:Mux$92
    connect \Q \_witness_.anyinit_procdff_81
  end
  attribute \src "test.v:208.11-208.24|test.v:208.7-209.30"
  cell $mux $procmux$53
    parameter \WIDTH 6
    connect \A \sp_return_counter
    connect \B 6'110010
    connect \S \rst
    connect \Y $procmux$53_Y
  end
  attribute \full_case 1
  attribute \src "test.v:206.14-206.39|test.v:206.11-209.30"
  cell $mux $procmux$56
    parameter \WIDTH 6
    connect \A $procmux$53_Y
    connect \B $auto$wreduce.cc:514:run$84 [5:0]
    connect \S $and$test.v:206$43_Y
    connect \Y $procmux$56_Y
  end
  attribute \full_case 1
  attribute \src "test.v:204.11-204.21|test.v:204.7-209.30"
  cell $mux $procmux$59
    parameter \WIDTH 6
    connect \A \sp_return_counter
    connect \B $procmux$56_Y
    connect \S \id_freeze
    connect \Y $procmux$59_Y
  end
  attribute \full_case 1
  attribute \src "test.v:202.10-202.67|test.v:202.7-209.30"
  cell $mux $procmux$62
    parameter \WIDTH 6
    connect \A $procmux$59_Y
    connect \B \sp_return_counter
    connect \S $logic_and$test.v:202$39_Y
    connect \Y $procmux$62_Y
  end
  attribute \full_case 1
  attribute \src "test.v:200.15-200.27|test.v:200.11-209.30"
  cell $mux $procmux$65
    parameter \WIDTH 6
    connect \A $procmux$62_Y
    connect \B \sp_return_counter
    connect \S \id_flushpipe
    connect \Y $0\sp_return_counter[5:0]
  end
  attribute \full_case 1
  attribute \src "test.v:204.11-204.21|test.v:204.7-209.30"
  cell $mux $procmux$68
    parameter \WIDTH 32
    connect \A \if_insn
    connect \B \id_insn
    connect \S \id_freeze
    connect \Y $procmux$68_Y
  end
  attribute \full_case 1
  attribute \src "test.v:202.10-202.67|test.v:202.7-209.30"
  cell $mux $procmux$71
    parameter \WIDTH 32
    connect \A $procmux$68_Y
    connect \B 352321536
    connect \S $logic_and$test.v:202$39_Y
    connect \Y $procmux$71_Y
  end
  attribute \full_case 1
  attribute \src "test.v:200.15-200.27|test.v:200.11-209.30"
  cell $mux $procmux$74
    parameter \WIDTH 32
    connect \A $procmux$71_Y
    connect \B 339804160
    connect \S \id_flushpipe
    connect \Y $0\id_insn[31:0]
  end
  attribute \src "test.v:163.25-163.38"
  cell $reduce_or $reduce_or$test.v:163$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ex_branch_op
    connect \Y $reduce_or$test.v:163$2_Y
  end
  attribute \src "test.v:207.132-207.156"
  cell $sub $sub$test.v:207$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \sp_return_counter
    connect \B 1'1
    connect \Y $auto$wreduce.cc:514:run$82 [5:0]
  end
  attribute \src "test.v:207.58-207.156"
  cell $mux $ternary$test.v:207$50
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:514:run$82 [5:0]
    connect \B \sp_return_counter
    connect \S $logic_or$test.v:207$47_Y
    connect \Y $auto$wreduce.cc:514:run$83 [5:0]
  end
  attribute \src "test.v:207.24-207.156"
  cell $mux $ternary$test.v:207$51
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:514:run$83 [5:0]
    connect \B 6'000000
    connect \S $eq$test.v:207$44_Y
    connect \Y $auto$wreduce.cc:514:run$84 [5:0]
  end
  connect \ex_flushpipe \id_flushpipe
  connect \force_dslot_fetch 1'0
  connect \rf_addra \if_insn [20:16]
  connect \rf_addrb \if_insn [15:11]
  connect \rf_rdb \if_insn [30]
  connect \wb_flushpipe \id_flushpipe
end
