{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669173743534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669173743535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 10:22:23 2022 " "Processing started: Wed Nov 23 10:22:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669173743535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173743535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleImageAugmenter -c SimpleImageAugmenter " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleImageAugmenter -c SimpleImageAugmenter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173743535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669173744105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669173744105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typedeclarations.vhd 1 0 " "Found 1 design units, including 0 entities, in source file typedeclarations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TypeDeclarations " "Found design unit 1: TypeDeclarations" {  } { { "TypeDeclarations.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/TypeDeclarations.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173760389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173760389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleimageaugmenter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simpleimageaugmenter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleImageAugmenter-rtl " "Found design unit 1: SimpleImageAugmenter-rtl" {  } { { "SimpleImageAugmenter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/SimpleImageAugmenter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173760396 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleImageAugmenter " "Found entity 1: SimpleImageAugmenter" {  } { { "SimpleImageAugmenter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/SimpleImageAugmenter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173760396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173760396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagewriter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagewriter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImageWriter-rtl " "Found design unit 1: ImageWriter-rtl" {  } { { "ImageWriter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/ImageWriter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173760397 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImageWriter " "Found entity 1: ImageWriter" {  } { { "ImageWriter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/ImageWriter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173760397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173760397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagereader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagereader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImageReader-rtl " "Found design unit 1: ImageReader-rtl" {  } { { "ImageReader.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/ImageReader.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173760400 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImageReader " "Found entity 1: ImageReader" {  } { { "ImageReader.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/ImageReader.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173760400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173760400 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "ns boolean SimpleImageAugmenter.vhd(33) " "VHDL error at SimpleImageAugmenter.vhd(33): type of identifier \"ns\" does not agree with its usage as \"boolean\" type" {  } { { "SimpleImageAugmenter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/SimpleImageAugmenter.vhd" 33 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1669173760401 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669173760546 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 23 10:22:40 2022 " "Processing ended: Wed Nov 23 10:22:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669173760546 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669173760546 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669173760546 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173760546 ""}
