
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036348                       # Number of seconds simulated
sim_ticks                                 36347753292                       # Number of ticks simulated
final_tick                               565912133229                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259632                       # Simulator instruction rate (inst/s)
host_op_rate                                   327642                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2136159                       # Simulator tick rate (ticks/s)
host_mem_usage                               16935980                       # Number of bytes of host memory used
host_seconds                                 17015.47                       # Real time elapsed on the host
sim_insts                                  4417765635                       # Number of instructions simulated
sim_ops                                    5574988170                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1595776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1942912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       369024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       843264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4757888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1782912                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1782912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12467                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15179                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2883                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6588                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37171                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13929                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13929                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43903016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53453428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        59866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10152594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     23199893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               130899095                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        59866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             190163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49051505                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49051505                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49051505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43903016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53453428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        59866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10152594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     23199893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              179950600                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87164877                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31017003                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25443959                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019606                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13063795                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087725                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158211                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87241                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32044815                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170409535                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31017003                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245936                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36607593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10824591                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7348022                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673845                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84772857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48165264     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657616      4.31%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196633      3.77%     64.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441994      4.06%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2989307      3.53%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576397      1.86%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028763      1.21%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718388      3.21%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17998495     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84772857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355843                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955025                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33707589                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6930617                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34822504                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546178                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8765960                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079448                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6727                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202086007                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51185                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8765960                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35381547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3288506                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       934350                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660427                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742059                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195226517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11328                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715685                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          126                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271232683                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910322571                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910322571                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102973419                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34202                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18160                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7279009                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19239968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10029118                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241624                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3231383                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184038764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147813535                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284885                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61135280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186886987                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84772857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743642                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907273                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30534095     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17850540     21.06%     57.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12001449     14.16%     71.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7639577      9.01%     80.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7529247      8.88%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4431268      5.23%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3391303      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       742804      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652574      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84772857                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082995     70.04%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            45      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203713     13.18%     83.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259397     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121604859     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017311      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15742457     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8432886      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147813535                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695792                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546150                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010460                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382230958                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245209261                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143664705                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149359685                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262852                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7027839                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          490                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287445                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          566                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8765960                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2534664                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159390                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184072925                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       305380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19239968                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10029118                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18139                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6696                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236035                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129710                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365745                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145229683                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14790040                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583848                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22982789                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586884                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8192749                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666149                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143809860                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143664705                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93719600                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261820735                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648195                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357953                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61654690                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044944                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76006897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610669                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166616                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30683932     40.37%     40.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20457390     26.92%     67.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8385519     11.03%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294131      5.65%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3684212      4.85%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810790      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999044      2.63%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008995      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3682884      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76006897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3682884                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256400623                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376927400                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2392020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871649                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871649                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147251                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147251                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655698634                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197090409                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189525411                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87164877                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30480388                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24769238                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2079227                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12940390                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11911958                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3221472                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88354                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30602088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169031477                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30480388                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15133430                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37187945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11171041                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7244306                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14990082                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       895968                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84079574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.484034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46891629     55.77%     55.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3259791      3.88%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2645440      3.15%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6421538      7.64%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1748653      2.08%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2241213      2.67%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1612543      1.92%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          904805      1.08%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18353962     21.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84079574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349687                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.939215                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32014409                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7058193                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35761610                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       241699                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9003654                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5208417                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41887                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202114568                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83346                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9003654                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34359896                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1444394                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2154714                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33602377                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3514531                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194970848                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30120                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1458472                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1091723                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1207                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272921545                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    910249206                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    910249206                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167377556                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105543975                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40281                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22815                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9632879                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18183824                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9258195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145034                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2829506                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184400894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146507473                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       288264                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63683979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194519091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84079574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.742486                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885843                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29785981     35.43%     35.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17960705     21.36%     56.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11645370     13.85%     70.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8683623     10.33%     80.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7491079      8.91%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3873825      4.61%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3309099      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       622012      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       707880      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84079574                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         859159     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173559     14.38%     85.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174186     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122055123     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2085060      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16213      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14548620      9.93%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7802457      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146507473                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680809                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1206910                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378589694                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248124358                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142778466                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147714383                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       547590                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7168217                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2740                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          637                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2369014                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9003654                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         624380                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80490                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184439746                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       401571                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18183824                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9258195                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22636                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          637                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1244384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1166969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2411353                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144179272                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13649027                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2328201                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21242281                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20336725                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7593254                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.654098                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142873137                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142778466                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93045579                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262700337                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.638028                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354189                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98055930                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120422062                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64018540                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2083866                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75075920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.604004                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.134027                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29730975     39.60%     39.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20564822     27.39%     66.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8375872     11.16%     78.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4699427      6.26%     84.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3836084      5.11%     89.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1555520      2.07%     91.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1845607      2.46%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       929267      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3538346      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75075920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98055930                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120422062                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17904788                       # Number of memory references committed
system.switch_cpus1.commit.loads             11015607                       # Number of loads committed
system.switch_cpus1.commit.membars              16214                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17302367                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108504616                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2451596                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3538346                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255978176                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          377890718                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3085303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98055930                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120422062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98055930                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.888930                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.888930                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.124948                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.124948                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648639686                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197311007                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186491696                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32428                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87164877                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32704893                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26684277                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2183683                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13881603                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12888239                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3384408                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95966                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33903280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177693864                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32704893                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16272647                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38518192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11390141                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5266243                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16507041                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       843489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86876143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48357951     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3161223      3.64%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4719971      5.43%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3283064      3.78%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2294053      2.64%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2242942      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1366111      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2903496      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18547332     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86876143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375207                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038595                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34861525                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5505979                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36784443                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       536055                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9188135                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5507306                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     212843298                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9188135                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36813083                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         507374                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2177894                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35329285                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2860367                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206523313                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1194257                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       972090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289709559                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961390312                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961390312                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178368181                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111341339                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37165                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17781                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8483370                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18937883                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9691151                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       115710                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3027424                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192467444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35499                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153769044                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       305216                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64141859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196312077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86876143                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769980                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916046                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31196161     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17291846     19.90%     55.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12609867     14.51%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8321517      9.58%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8362558      9.63%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4026557      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3579969      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       671262      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       816406      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86876143                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         838552     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166064     14.09%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173790     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128622766     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1941435      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17718      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15115890      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8071235      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153769044                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764117                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1178406                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    395897853                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    256645205                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149514513                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154947450                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       481897                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7347738                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6421                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2320972                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9188135                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         262201                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50322                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192502945                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       666308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18937883                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9691151                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17781                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42722                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1332500                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2518622                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150940812                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14123146                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2828232                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21998187                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21449326                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7875041                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731670                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149579021                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149514513                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96878513                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        275263708                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715307                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351948                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103707977                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127834709                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64668432                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2201181                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77688008                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645488                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173509                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29839006     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22191604     28.57%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8387877     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4693206      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3979455      5.12%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1779580      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1702259      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1161709      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3953312      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77688008                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103707977                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127834709                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18960301                       # Number of memory references committed
system.switch_cpus2.commit.loads             11590134                       # Number of loads committed
system.switch_cpus2.commit.membars              17718                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18547481                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115084113                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2643973                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3953312                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           266237837                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          394200347                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 288734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103707977                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127834709                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103707977                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840484                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840484                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189791                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189791                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       677913076                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208001690                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195614923                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35436                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87164877                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31487240                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25626040                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2104243                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13420992                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12414167                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3241769                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93071                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34817944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             171999356                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31487240                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15655936                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36144633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10797556                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5594487                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17019721                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       845782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85214287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.486138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49069654     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1952487      2.29%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2544859      2.99%     62.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3827953      4.49%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3718995      4.36%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2825945      3.32%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1677869      1.97%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2516698      2.95%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17079827     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85214287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361238                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.973264                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35966359                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5476847                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34841295                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       272835                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8656950                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5332465                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     205787769                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8656950                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37874023                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1029907                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1675163                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33162221                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2816017                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199782854                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          814                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1217819                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       884379                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           11                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    278381346                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    930454754                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    930454754                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173090843                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105290456                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42355                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23903                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7962698                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18519051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9815557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       190849                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3271790                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         185679506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40250                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149575732                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       279691                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60376040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183613532                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85214287                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755289                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896880                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29650331     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18717710     21.97%     56.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12102757     14.20%     70.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8235123      9.66%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7702866      9.04%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4114827      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3027964      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       907916      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       754793      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85214287                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         736110     69.23%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151360     14.24%     83.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175740     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124462560     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2113519      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16897      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14769986      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8212770      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149575732                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.716009                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1063217                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007108                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385708655                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    246096624                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145377914                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150638949                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       507756                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7097232                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2329                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          867                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2494717                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          573                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8656950                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         602378                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98931                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    185719761                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1271370                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18519051                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9815557                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23354                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          867                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1289346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1185312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2474658                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146714755                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13903382                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2860973                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21934791                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20550471                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8031409                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.683187                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145416798                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145377914                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93411866                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        262302138                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.667850                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356123                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101369869                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124587773                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61132277                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2138971                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76557337                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627379                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151542                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29551748     38.60%     38.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21986194     28.72%     67.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8093301     10.57%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4634472      6.05%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3871269      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1917523      2.50%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1886426      2.46%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810918      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3805486      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76557337                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101369869                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124587773                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18742644                       # Number of memory references committed
system.switch_cpus3.commit.loads             11421815                       # Number of loads committed
system.switch_cpus3.commit.membars              16896                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17868875                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112298882                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2542103                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3805486                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           258471901                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          380101594                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1950590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101369869                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124587773                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101369869                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859870                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859870                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.162967                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.162967                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       660228217                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200797741                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190055224                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33792                       # number of misc regfile writes
system.l20.replacements                         12478                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787698                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28862                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.291872                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          357.367696                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.412701                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6022.263302                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176672                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9993.779629                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021812                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000636                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367570                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609972                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83088                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83088                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21209                       # number of Writeback hits
system.l20.Writeback_hits::total                21209                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83088                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83088                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83088                       # number of overall hits
system.l20.overall_hits::total                  83088                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12467                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12478                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12467                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12478                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12467                       # number of overall misses
system.l20.overall_misses::total                12478                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2127611168                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2128845931                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2127611168                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2128845931                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2127611168                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2128845931                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95555                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95566                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21209                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21209                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95555                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95566                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95555                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95566                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130469                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130569                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130469                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130569                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130469                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130569                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170659.434347                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170607.944462                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170659.434347                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170607.944462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170659.434347                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170607.944462                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4062                       # number of writebacks
system.l20.writebacks::total                     4062                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12467                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12478                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12467                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12478                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12467                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12478                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1985560604                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1986670737                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1985560604                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1986670737                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1985560604                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1986670737                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130469                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130569                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130469                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130569                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130469                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130569                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 159265.308735                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159213.875381                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 159265.308735                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159213.875381                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 159265.308735                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159213.875381                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15192                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          817317                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31576                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.884121                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          862.342752                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.279823                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4122.332485                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.258662                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11388.786278                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.052633                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000627                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.251607                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000016                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.695116                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56074                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56074                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21088                       # number of Writeback hits
system.l21.Writeback_hits::total                21088                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56074                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56074                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56074                       # number of overall hits
system.l21.overall_hits::total                  56074                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15179                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15192                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15179                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15192                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15179                       # number of overall misses
system.l21.overall_misses::total                15192                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2122769                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2525777471                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2527900240                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2122769                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2525777471                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2527900240                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2122769                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2525777471                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2527900240                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71253                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71266                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21088                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21088                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71253                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71266                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71253                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71266                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.213030                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213173                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.213030                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213173                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.213030                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213173                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 166399.464457                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 166396.803581                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 166399.464457                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 166396.803581                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 166399.464457                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 166396.803581                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3147                       # number of writebacks
system.l21.writebacks::total                     3147                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15179                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15192                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15179                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15192                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15179                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15192                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2349350974                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2351319703                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2349350974                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2351319703                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2349350974                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2351319703                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213030                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213173                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.213030                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213173                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.213030                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213173                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154776.399895                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154773.545484                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154776.399895                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154773.545484                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154776.399895                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154773.545484                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2900                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          360864                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19284                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.713130                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1315.811164                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.030982                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1427.246944                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            15.123664                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13609.787246                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.080311                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000978                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.087112                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000923                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.830675                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31315                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31315                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10231                       # number of Writeback hits
system.l22.Writeback_hits::total                10231                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31315                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31315                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31315                       # number of overall hits
system.l22.overall_hits::total                  31315                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2884                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2901                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2884                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2901                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2884                       # number of overall misses
system.l22.overall_misses::total                 2901                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4343661                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    460703559                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      465047220                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4343661                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    460703559                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       465047220                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4343661                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    460703559                       # number of overall miss cycles
system.l22.overall_miss_latency::total      465047220                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34199                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34216                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10231                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10231                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34199                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34216                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34199                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34216                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.084330                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.084785                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.084330                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.084785                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.084330                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.084785                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 255509.470588                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159744.645978                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160305.832472                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 255509.470588                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159744.645978                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160305.832472                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 255509.470588                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159744.645978                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160305.832472                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2093                       # number of writebacks
system.l22.writebacks::total                     2093                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2884                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2901                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2884                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2901                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2884                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2901                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4149818                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    427823286                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    431973104                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4149818                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    427823286                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    431973104                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4149818                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    427823286                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    431973104                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.084330                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.084785                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.084330                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.084785                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.084330                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.084785                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 244106.941176                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148343.719140                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 148904.896243                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 244106.941176                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 148343.719140                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 148904.896243                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 244106.941176                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 148343.719140                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 148904.896243                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6601                       # number of replacements
system.l23.tagsinuse                     16383.984098                       # Cycle average of tags in use
system.l23.total_refs                          650157                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22985                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.286143                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2164.531971                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970451                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3283.962455                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         10922.519220                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.132113                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.200437                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.666658                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        46301                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  46301                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26799                       # number of Writeback hits
system.l23.Writeback_hits::total                26799                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        46301                       # number of demand (read+write) hits
system.l23.demand_hits::total                   46301                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        46301                       # number of overall hits
system.l23.overall_hits::total                  46301                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6585                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6598                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6588                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6601                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6588                       # number of overall misses
system.l23.overall_misses::total                 6601                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3542180                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    967297768                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      970839948                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       336870                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       336870                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3542180                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    967634638                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       971176818                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3542180                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    967634638                       # number of overall miss cycles
system.l23.overall_miss_latency::total      971176818                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52886                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52899                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26799                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26799                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52889                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52902                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52889                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52902                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.124513                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.124728                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.124563                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.124778                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.124563                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.124778                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146894.118147                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147141.550167                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       112290                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       112290                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146878.360352                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147125.710953                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146878.360352                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147125.710953                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4627                       # number of writebacks
system.l23.writebacks::total                     4627                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6585                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6598                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6588                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6601                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6588                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6601                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    892162135                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    895556367                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       302076                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       302076                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    892464211                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    895858443                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    892464211                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    895858443                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124513                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.124728                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.124563                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.124778                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.124563                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.124778                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135483.999241                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135731.489391                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       100692                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       100692                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135468.155889                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135715.564763                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135468.155889                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135715.564763                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996792                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681495                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843342.096189                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996792                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673834                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673834                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673834                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673834                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673834                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673834                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673845                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673845                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673845                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673845                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673845                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673845                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95555                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191892802                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95811                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2002.826419                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489369                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510631                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628332                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628332                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709400                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17226                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17226                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19337732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19337732                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19337732                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19337732                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354382                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354382                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          125                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354507                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354507                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354507                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354507                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14606039597                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14606039597                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9913360                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9913360                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14615952957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14615952957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14615952957                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14615952957                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19692239                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19692239                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19692239                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19692239                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029574                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029574                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018002                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018002                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018002                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018002                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41215.523353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41215.523353                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79306.880000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79306.880000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41228.954455                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41228.954455                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41228.954455                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41228.954455                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21209                       # number of writebacks
system.cpu0.dcache.writebacks::total            21209                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258827                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258952                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258952                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95555                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95555                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95555                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95555                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2863605708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2863605708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2863605708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2863605708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2863605708                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2863605708                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29968.140945                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29968.140945                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29968.140945                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29968.140945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29968.140945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29968.140945                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996671                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020070819                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056594.393145                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996671                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14990064                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14990064                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14990064                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14990064                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14990064                       # number of overall hits
system.cpu1.icache.overall_hits::total       14990064                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688600                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688600                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688600                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688600                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688600                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688600                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14990082                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14990082                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14990082                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14990082                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14990082                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14990082                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 149366.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 149366.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 149366.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2146109                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2146109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2146109                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165085.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71253                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180996221                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71509                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2531.097079                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.697000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.303000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901160                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098840                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10367412                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10367412                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6856754                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6856754                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22281                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22281                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16214                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17224166                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17224166                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17224166                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17224166                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155245                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       155245                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        155245                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       155245                       # number of overall misses
system.cpu1.dcache.overall_misses::total       155245                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9249972651                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9249972651                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9249972651                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9249972651                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9249972651                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9249972651                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10522657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10522657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6856754                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6856754                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16214                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16214                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17379411                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17379411                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17379411                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17379411                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014753                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014753                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008933                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008933                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008933                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008933                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 59583.063229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59583.063229                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 59583.063229                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59583.063229                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 59583.063229                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59583.063229                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21088                       # number of writebacks
system.cpu1.dcache.writebacks::total            21088                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83992                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83992                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83992                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83992                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71253                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71253                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71253                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71253                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2965900432                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2965900432                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2965900432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2965900432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2965900432                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2965900432                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41624.920102                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41624.920102                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41624.920102                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41624.920102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41624.920102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41624.920102                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.030977                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022857587                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209195.652268                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.030977                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025691                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740434                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16507022                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16507022                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16507022                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16507022                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16507022                       # number of overall hits
system.cpu2.icache.overall_hits::total       16507022                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4711495                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4711495                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4711495                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4711495                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4711495                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4711495                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16507041                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16507041                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16507041                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16507041                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16507041                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16507041                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 247973.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 247973.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 247973.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 247973.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 247973.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 247973.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4360982                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4360982                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4360982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4360982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4360982                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4360982                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 256528.352941                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 256528.352941                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 256528.352941                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 256528.352941                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 256528.352941                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 256528.352941                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34198                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165261653                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34454                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4796.588292                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.047358                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.952642                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902529                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097471                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10750754                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10750754                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7334731                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7334731                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17748                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17748                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17718                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17718                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18085485                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18085485                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18085485                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18085485                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68808                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68808                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68808                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68808                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68808                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68808                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2261255108                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2261255108                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2261255108                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2261255108                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2261255108                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2261255108                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10819562                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10819562                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7334731                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7334731                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17718                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17718                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18154293                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18154293                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18154293                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18154293                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003790                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003790                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003790                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003790                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32863.258749                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32863.258749                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32863.258749                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32863.258749                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32863.258749                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32863.258749                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10231                       # number of writebacks
system.cpu2.dcache.writebacks::total            10231                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34609                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34609                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34609                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34609                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34609                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34609                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34199                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34199                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34199                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34199                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34199                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34199                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    709330308                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    709330308                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    709330308                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    709330308                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    709330308                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    709330308                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20741.258750                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20741.258750                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20741.258750                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20741.258750                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20741.258750                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20741.258750                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996849                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020243125                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056941.784274                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996849                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17019704                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17019704                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17019704                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17019704                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17019704                       # number of overall hits
system.cpu3.icache.overall_hits::total       17019704                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4985179                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4985179                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17019721                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17019721                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17019721                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17019721                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17019721                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17019721                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52889                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174364519                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53145                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3280.920482                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232618                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767382                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911065                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088935                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10578897                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10578897                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7281693                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7281693                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17872                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17872                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16896                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16896                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17860590                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17860590                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17860590                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17860590                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133394                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133394                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4325                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4325                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137719                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137719                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137719                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137719                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5880533284                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5880533284                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    583997274                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    583997274                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6464530558                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6464530558                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6464530558                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6464530558                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10712291                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10712291                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7286018                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7286018                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17998309                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17998309                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17998309                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17998309                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012452                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012452                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000594                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000594                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007652                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007652                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007652                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007652                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44083.941437                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44083.941437                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 135028.271445                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 135028.271445                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46940.005068                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46940.005068                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46940.005068                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46940.005068                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2602107                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             25                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 104084.280000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26799                       # number of writebacks
system.cpu3.dcache.writebacks::total            26799                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80508                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80508                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4322                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4322                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84830                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84830                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84830                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84830                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52886                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52886                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52889                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52889                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52889                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52889                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1353843852                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1353843852                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       339870                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       339870                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1354183722                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1354183722                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1354183722                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1354183722                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25599.286238                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25599.286238                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       113290                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       113290                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25604.260281                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25604.260281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25604.260281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25604.260281                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
