`default_nettype none

module half_adder (
    input  logic a,
    input  logic b,
    output logic sum,
    output logic carry
);
    assign {carry, sum} = a + b;
endmodule
