
*** Running vivado
    with args -log lab10.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab10.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Dec 22 22:00:25 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lab10.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 493.266 ; gain = 201.500
Command: link_design -top lab10 -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 909.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab10' is not ideal for floorplanning, since the cellview 'lab10' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/chenm/nycu/DCL/Lab/FP_finalversion/Lab10/lab10.srcs/constrs_1/lab10.xdc]
Finished Parsing XDC File [D:/chenm/nycu/DCL/Lab/FP_finalversion/Lab10/lab10.srcs/constrs_1/lab10.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1059.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 408 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 36 instances
  RAM16X1S => RAM32X1S (RAMS32): 36 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 336 instances

8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.000 ; gain = 565.734
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1085.355 ; gain = 26.355

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 214abd344

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.875 ; gain = 548.520

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 214abd344

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2016.125 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 214abd344

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2016.125 ; gain = 0.000
Phase 1 Initialization | Checksum: 214abd344

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2016.125 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 214abd344

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.522 . Memory (MB): peak = 2016.125 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 214abd344

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.607 . Memory (MB): peak = 2016.125 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 214abd344

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.611 . Memory (MB): peak = 2016.125 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e12a318b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.883 . Memory (MB): peak = 2016.125 ; gain = 0.000
Retarget | Checksum: 1e12a318b
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 272291cb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2016.125 ; gain = 0.000
Constant propagation | Checksum: 272291cb9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2726c5769

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2016.125 ; gain = 0.000
Sweep | Checksum: 2726c5769
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2726c5769

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2016.125 ; gain = 0.000
BUFG optimization | Checksum: 2726c5769
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2726c5769

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2016.125 ; gain = 0.000
Shift Register Optimization | Checksum: 2726c5769
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2726c5769

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2016.125 ; gain = 0.000
Post Processing Netlist | Checksum: 2726c5769
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 26f5c9944

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2016.125 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2016.125 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 26f5c9944

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2016.125 ; gain = 0.000
Phase 9 Finalization | Checksum: 26f5c9944

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2016.125 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 26f5c9944

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2016.125 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 12 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 235e77446

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 2195.668 ; gain = 0.000
Ending Power Optimization Task | Checksum: 235e77446

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.668 ; gain = 179.543

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 235e77446

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2195.668 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2195.668 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24125b3a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2195.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2195.668 ; gain = 1136.668
INFO: [Vivado 12-24828] Executing command : report_drc -file lab10_drc_opted.rpt -pb lab10_drc_opted.pb -rpx lab10_drc_opted.rpx
Command: report_drc -file lab10_drc_opted.rpt -pb lab10_drc_opted.pb -rpx lab10_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/chenm/nycu/DCL/Lab/FP_finalversion/Lab10/lab10.runs/impl_1/lab10_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2195.668 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.668 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2195.668 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2195.668 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.668 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2195.668 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2195.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/chenm/nycu/DCL/Lab/FP_finalversion/Lab10/lab10.runs/impl_1/lab10_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2195.668 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18a89d9fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2195.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 272563766

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2bebe5c54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2bebe5c54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.668 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2bebe5c54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2888f13df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2a211e199

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2a211e199

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2762d2c39

Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 874 LUTNM shape to break, 189 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 292, two critical 582, total 874, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 950 nets or LUTs. Breaked 874 LUTs, combined 76 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2195.668 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          874  |             76  |                   950  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          874  |             76  |                   950  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1dd5a75b1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2195.668 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1c16cd840

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2195.668 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c16cd840

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 163a5accb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20c07f3f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 260b35ef0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e7b6f895

Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20067c76f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c4d4f46d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2639981f8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cfd97ac7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18f954fb5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 2195.668 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18f954fb5

Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bd3d2175

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.648 | TNS=-6439.202 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b7537222

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.641 . Memory (MB): peak = 2195.668 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2082528a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.833 . Memory (MB): peak = 2195.668 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bd3d2175

Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2195.668 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.799. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1efb4f53b

Time (s): cpu = 00:00:53 ; elapsed = 00:01:26 . Memory (MB): peak = 2640.879 ; gain = 445.211

Time (s): cpu = 00:00:53 ; elapsed = 00:01:26 . Memory (MB): peak = 2640.879 ; gain = 445.211
Phase 4.1 Post Commit Optimization | Checksum: 1efb4f53b

Time (s): cpu = 00:00:53 ; elapsed = 00:01:26 . Memory (MB): peak = 2640.879 ; gain = 445.211

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1efb4f53b

Time (s): cpu = 00:00:53 ; elapsed = 00:01:26 . Memory (MB): peak = 2640.879 ; gain = 445.211

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|              16x16|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1efb4f53b

Time (s): cpu = 00:00:53 ; elapsed = 00:01:26 . Memory (MB): peak = 2640.879 ; gain = 445.211
Phase 4.3 Placer Reporting | Checksum: 1efb4f53b

Time (s): cpu = 00:00:53 ; elapsed = 00:01:26 . Memory (MB): peak = 2640.879 ; gain = 445.211

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2640.879 ; gain = 0.000

Time (s): cpu = 00:00:53 ; elapsed = 00:01:26 . Memory (MB): peak = 2640.879 ; gain = 445.211
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19dc317f5

Time (s): cpu = 00:00:53 ; elapsed = 00:01:26 . Memory (MB): peak = 2640.879 ; gain = 445.211
Ending Placer Task | Checksum: 101d090d3

Time (s): cpu = 00:00:53 ; elapsed = 00:01:27 . Memory (MB): peak = 2640.879 ; gain = 445.211
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:29 . Memory (MB): peak = 2640.879 ; gain = 445.211
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file lab10_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2640.879 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file lab10_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2640.879 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab10_utilization_placed.rpt -pb lab10_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2656.395 ; gain = 0.117
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2658.398 ; gain = 2.121
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2658.398 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2658.398 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2658.398 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2658.398 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2658.398 ; gain = 2.121
INFO: [Common 17-1381] The checkpoint 'D:/chenm/nycu/DCL/Lab/FP_finalversion/Lab10/lab10.runs/impl_1/lab10_placed.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e3d4bc9 ConstDB: 0 ShapeSum: 4311e8b3 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 15c6334e | NumContArr: 8d4b4389 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 228636c11

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 228636c11

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 228636c11

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2731.172 ; gain = 53.668
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2c34bc2a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2731.172 ; gain = 53.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.662 | TNS=-4084.794| WHS=-0.200 | THS=-195.409|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00924819 %
  Global Horizontal Routing Utilization  = 0.00702759 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14166
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14166
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 31019fa85

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 31019fa85

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 270a679c1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2731.172 ; gain = 53.668
Phase 4 Initial Routing | Checksum: 270a679c1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2731.172 ; gain = 53.668
INFO: [Route 35-580] Design has 1469 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==========================+
| Launch Setup Clock | Launch Hold Clock | Pin                      |
+====================+===================+==========================+
| sys_clk_pin        | sys_clk_pin       | gameGrid_reg[17][4][2]/D |
| sys_clk_pin        | sys_clk_pin       | gameGrid_reg[0][21][1]/D |
| sys_clk_pin        | sys_clk_pin       | gameGrid_reg[1][20][0]/D |
| sys_clk_pin        | sys_clk_pin       | gameGrid_reg[1][20][1]/D |
| sys_clk_pin        | sys_clk_pin       | gameGrid_reg[14][9][2]/D |
+--------------------+-------------------+--------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 15441
 Number of Nodes with overlaps = 6464
 Number of Nodes with overlaps = 3847
 Number of Nodes with overlaps = 2237
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.340 | TNS=-6383.535| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 5.1 Global Iteration 0 | Checksum: 1c849d431

Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 6245
 Number of Nodes with overlaps = 3364
 Number of Nodes with overlaps = 1609
 Number of Nodes with overlaps = 771
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.589 | TNS=-7145.584| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 18a560c67

Time (s): cpu = 00:02:45 ; elapsed = 00:02:51 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 1342
 Number of Nodes with overlaps = 1050
 Number of Nodes with overlaps = 648
 Number of Nodes with overlaps = 439
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.144 | TNS=-6408.319| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 204513516

Time (s): cpu = 00:03:23 ; elapsed = 00:03:37 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 1275
 Number of Nodes with overlaps = 931
 Number of Nodes with overlaps = 621
 Number of Nodes with overlaps = 443
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.918 | TNS=-5789.728| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 20bcbe9bb

Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 958
Phase 5.5 Global Iteration 4 | Checksum: 2fb165d18

Time (s): cpu = 00:04:02 ; elapsed = 00:04:28 . Memory (MB): peak = 2731.172 ; gain = 53.668
Phase 5 Rip-up And Reroute | Checksum: 2fb165d18

Time (s): cpu = 00:04:02 ; elapsed = 00:04:28 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e3da154d

Time (s): cpu = 00:04:04 ; elapsed = 00:04:29 . Memory (MB): peak = 2731.172 ; gain = 53.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.838 | TNS=-5674.642| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2d0053c8d

Time (s): cpu = 00:04:04 ; elapsed = 00:04:30 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d0053c8d

Time (s): cpu = 00:04:04 ; elapsed = 00:04:30 . Memory (MB): peak = 2731.172 ; gain = 53.668
Phase 6 Delay and Skew Optimization | Checksum: 2d0053c8d

Time (s): cpu = 00:04:04 ; elapsed = 00:04:30 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.838 | TNS=-5666.659| WHS=0.055  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2ad23b6fb

Time (s): cpu = 00:04:05 ; elapsed = 00:04:31 . Memory (MB): peak = 2731.172 ; gain = 53.668
Phase 7 Post Hold Fix | Checksum: 2ad23b6fb

Time (s): cpu = 00:04:05 ; elapsed = 00:04:31 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.5848 %
  Global Horizontal Routing Utilization  = 20.5144 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 2x2 Area, Max Cong = 85.3604%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X22Y120 -> INT_R_X23Y121
South Dir 2x2 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y116 -> INT_R_X9Y117
   INT_L_X8Y114 -> INT_R_X9Y115
   INT_L_X20Y112 -> INT_R_X21Y113
   INT_L_X14Y110 -> INT_R_X15Y111
   INT_L_X22Y110 -> INT_R_X23Y111
East Dir 4x4 Area, Max Cong = 86.9485%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y106 -> INT_R_X11Y109
West Dir 4x4 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y118 -> INT_R_X19Y121
   INT_L_X16Y114 -> INT_R_X19Y117

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.4 Sparse Ratio: 1.375
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 2ad23b6fb

Time (s): cpu = 00:04:05 ; elapsed = 00:04:31 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ad23b6fb

Time (s): cpu = 00:04:05 ; elapsed = 00:04:31 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27157bfa0

Time (s): cpu = 00:04:06 ; elapsed = 00:04:32 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 27157bfa0

Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2731.172 ; gain = 53.668

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.838 | TNS=-5666.659| WHS=0.055  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 27157bfa0

Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2731.172 ; gain = 53.668
Total Elapsed time in route_design: 272.049 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 180593444

Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2731.172 ; gain = 53.668
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 180593444

Time (s): cpu = 00:04:07 ; elapsed = 00:04:33 . Memory (MB): peak = 2731.172 ; gain = 53.668

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:09 ; elapsed = 00:04:35 . Memory (MB): peak = 2731.172 ; gain = 72.773
INFO: [Vivado 12-24828] Executing command : report_drc -file lab10_drc_routed.rpt -pb lab10_drc_routed.pb -rpx lab10_drc_routed.rpx
Command: report_drc -file lab10_drc_routed.rpt -pb lab10_drc_routed.pb -rpx lab10_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/chenm/nycu/DCL/Lab/FP_finalversion/Lab10/lab10.runs/impl_1/lab10_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file lab10_methodology_drc_routed.rpt -pb lab10_methodology_drc_routed.pb -rpx lab10_methodology_drc_routed.rpx
Command: report_methodology -file lab10_methodology_drc_routed.rpt -pb lab10_methodology_drc_routed.pb -rpx lab10_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/chenm/nycu/DCL/Lab/FP_finalversion/Lab10/lab10.runs/impl_1/lab10_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2731.172 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file lab10_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file lab10_route_status.rpt -pb lab10_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file lab10_power_routed.rpt -pb lab10_power_summary_routed.pb -rpx lab10_power_routed.rpx
Command: report_power -file lab10_power_routed.rpt -pb lab10_power_summary_routed.pb -rpx lab10_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2731.172 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file lab10_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file lab10_bus_skew_routed.rpt -pb lab10_bus_skew_routed.pb -rpx lab10_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.172 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2731.172 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.172 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.172 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 2731.172 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2731.172 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2731.172 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/chenm/nycu/DCL/Lab/FP_finalversion/Lab10/lab10.runs/impl_1/lab10_routed.dcp' has been generated.
Command: write_bitstream -force lab10.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP pixel_addr_fish22 input pixel_addr_fish22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pixel_addr_gameover_reg input pixel_addr_gameover_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pixel_addr_greedy_reg input pixel_addr_greedy_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pixel_addr_scoreword_reg input pixel_addr_scoreword_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pixel_addr_fish21 output pixel_addr_fish21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pixel_addr_fish21 multiplier stage pixel_addr_fish21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pixel_addr_fish2_reg multiplier stage pixel_addr_fish2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab10.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2981.066 ; gain = 249.895
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 22:08:09 2024...
