Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/MyPrograms/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 641b1d544be0472ab87603b2fa3437a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot f_behav xil_defaultlib.f xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/sources_1/new/Top_module.v" Line 23. Module Top_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.f
Compiling module xil_defaultlib.glbl
Built simulation snapshot f_behav
