Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Thu Feb 20 11:17:31 2025
| Host              : Lindsey_laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.128        0.000                      0                 1652        0.030        0.000                      0                 1652        3.500        0.000                       0                   717  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            7.128        0.000                      0                 1652        0.030        0.000                      0                 1652        3.500        0.000                       0                   717  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RLAST
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.448ns (26.628%)  route 1.234ns (73.372%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 11.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.146ns (routing 0.236ns, distribution 0.910ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.213ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.146     1.353    <hidden>
    SLICE_X1Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     1.451 f  <hidden>
                         net (fo=4, routed)           0.249     1.700    <hidden>
    SLICE_X1Y125         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     1.813 f  <hidden>
                         net (fo=3, routed)           0.252     2.065    <hidden>
    SLICE_X1Y124         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.121     2.186 r  <hidden>
                         net (fo=11, routed)          0.380     2.565    <hidden>
    SLICE_X0Y131         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.681 r  <hidden>
                         net (fo=1, routed)           0.354     3.035    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rlast
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RLAST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.943    11.110    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.101    11.211    
                         clock uncertainty           -0.130    11.081    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RLAST)
                                                     -0.918    10.163    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.045ns (40.452%)  route 1.538ns (59.548%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 11.151 - 10.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.236ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.213ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.084     1.291    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WLAST)
                                                      0.697     1.988 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WLAST
                         net (fo=15, routed)          0.752     2.740    <hidden>
    SLICE_X5Y136         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     2.876 r  <hidden>
                         net (fo=3, routed)           0.241     3.117    <hidden>
    SLICE_X3Y136         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.265 r  <hidden>
                         net (fo=4, routed)           0.162     3.427    <hidden>
    SLICE_X3Y137         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.491 r  <hidden>
                         net (fo=5, routed)           0.383     3.874    <hidden>
    SLICE_X2Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.984    11.151    <hidden>
    SLICE_X2Y135         FDRE                                         r  <hidden>
                         clock pessimism              0.101    11.252    
                         clock uncertainty           -0.130    11.122    
    SLICE_X2Y135         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    11.079    <hidden>
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.045ns (40.452%)  route 1.538ns (59.548%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 11.151 - 10.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.236ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.213ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.084     1.291    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WLAST)
                                                      0.697     1.988 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WLAST
                         net (fo=15, routed)          0.752     2.740    <hidden>
    SLICE_X5Y136         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     2.876 r  <hidden>
                         net (fo=3, routed)           0.241     3.117    <hidden>
    SLICE_X3Y136         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.265 r  <hidden>
                         net (fo=4, routed)           0.162     3.427    <hidden>
    SLICE_X3Y137         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.491 r  <hidden>
                         net (fo=5, routed)           0.383     3.874    <hidden>
    SLICE_X2Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.984    11.151    <hidden>
    SLICE_X2Y135         FDRE                                         r  <hidden>
                         clock pessimism              0.101    11.252    
                         clock uncertainty           -0.130    11.122    
    SLICE_X2Y135         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    11.079    <hidden>
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.218ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.179ns (44.861%)  route 1.449ns (55.139%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 11.139 - 10.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.236ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.213ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.084     1.291    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WLAST)
                                                      0.697     1.988 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WLAST
                         net (fo=15, routed)          0.752     2.740    <hidden>
    SLICE_X5Y136         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     2.876 f  <hidden>
                         net (fo=3, routed)           0.260     3.136    <hidden>
    SLICE_X3Y136         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     3.314 r  <hidden>
                         net (fo=1, routed)           0.061     3.375    <hidden>
    SLICE_X3Y136         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.168     3.543 r  <hidden>
                         net (fo=1, routed)           0.376     3.919    <hidden>
    SLICE_X3Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.972    11.139    <hidden>
    SLICE_X3Y136         FDRE                                         r  <hidden>
                         clock pessimism              0.101    11.240    
                         clock uncertainty           -0.130    11.110    
    SLICE_X3Y136         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    11.137    <hidden>
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                  7.218    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.208ns (47.318%)  route 1.345ns (52.682%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 11.137 - 10.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.236ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.213ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.084     1.291    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[2])
                                                      0.693     1.984 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WSTRB[2]
                         net (fo=1, routed)           0.348     2.332    <hidden>
    SLICE_X0Y135         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.511 r  <hidden>
                         net (fo=1, routed)           0.161     2.672    <hidden>
    SLICE_X1Y134         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     2.713 r  <hidden>
                         net (fo=10, routed)          0.421     3.134    <hidden>
    SLICE_X4Y137         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.312 r  <hidden>
                         net (fo=1, routed)           0.119     3.431    <hidden>
    SLICE_X4Y137         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     3.548 r  <hidden>
                         net (fo=3, routed)           0.296     3.844    <hidden>
    SLICE_X4Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.970    11.137    <hidden>
    SLICE_X4Y137         FDRE                                         r  <hidden>
                         clock pessimism              0.101    11.238    
                         clock uncertainty           -0.130    11.108    
    SLICE_X4Y137         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    11.065    <hidden>
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.208ns (47.318%)  route 1.345ns (52.682%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 11.137 - 10.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.236ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.213ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.084     1.291    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[2])
                                                      0.693     1.984 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WSTRB[2]
                         net (fo=1, routed)           0.348     2.332    <hidden>
    SLICE_X0Y135         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.511 r  <hidden>
                         net (fo=1, routed)           0.161     2.672    <hidden>
    SLICE_X1Y134         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     2.713 r  <hidden>
                         net (fo=10, routed)          0.421     3.134    <hidden>
    SLICE_X4Y137         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.312 r  <hidden>
                         net (fo=1, routed)           0.119     3.431    <hidden>
    SLICE_X4Y137         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     3.548 r  <hidden>
                         net (fo=3, routed)           0.296     3.844    <hidden>
    SLICE_X4Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.970    11.137    <hidden>
    SLICE_X4Y137         FDRE                                         r  <hidden>
                         clock pessimism              0.101    11.238    
                         clock uncertainty           -0.130    11.108    
    SLICE_X4Y137         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    11.065    <hidden>
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.208ns (47.710%)  route 1.324ns (52.290%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 11.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.236ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.213ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.084     1.291    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[2])
                                                      0.693     1.984 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WSTRB[2]
                         net (fo=1, routed)           0.348     2.332    <hidden>
    SLICE_X0Y135         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.511 r  <hidden>
                         net (fo=1, routed)           0.161     2.672    <hidden>
    SLICE_X1Y134         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     2.713 r  <hidden>
                         net (fo=10, routed)          0.421     3.134    <hidden>
    SLICE_X4Y137         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.312 r  <hidden>
                         net (fo=1, routed)           0.119     3.431    <hidden>
    SLICE_X4Y137         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     3.548 r  <hidden>
                         net (fo=3, routed)           0.275     3.823    <hidden>
    SLICE_X6Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.975    11.142    <hidden>
    SLICE_X6Y137         FDRE                                         r  <hidden>
                         clock pessimism              0.101    11.243    
                         clock uncertainty           -0.130    11.113    
    SLICE_X6Y137         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    11.071    <hidden>
  -------------------------------------------------------------------
                         required time                         11.071    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  7.248    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.045ns (42.246%)  route 1.429ns (57.754%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.236ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.213ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.084     1.291    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WLAST)
                                                      0.697     1.988 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WLAST
                         net (fo=15, routed)          0.752     2.740    <hidden>
    SLICE_X5Y136         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     2.876 r  <hidden>
                         net (fo=3, routed)           0.241     3.117    <hidden>
    SLICE_X3Y136         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.265 r  <hidden>
                         net (fo=4, routed)           0.162     3.427    <hidden>
    SLICE_X3Y137         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.491 r  <hidden>
                         net (fo=5, routed)           0.273     3.765    <hidden>
    SLICE_X2Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.973    11.140    <hidden>
    SLICE_X2Y136         FDRE                                         r  <hidden>
                         clock pessimism              0.101    11.241    
                         clock uncertainty           -0.130    11.111    
    SLICE_X2Y136         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    11.068    <hidden>
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.045ns (42.687%)  route 1.403ns (57.313%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 11.136 - 10.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.236ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.213ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.084     1.291    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WLAST)
                                                      0.697     1.988 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WLAST
                         net (fo=15, routed)          0.752     2.740    <hidden>
    SLICE_X5Y136         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     2.876 r  <hidden>
                         net (fo=3, routed)           0.241     3.117    <hidden>
    SLICE_X3Y136         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.265 r  <hidden>
                         net (fo=4, routed)           0.162     3.427    <hidden>
    SLICE_X3Y137         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.491 r  <hidden>
                         net (fo=5, routed)           0.248     3.739    <hidden>
    SLICE_X3Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.969    11.136    <hidden>
    SLICE_X3Y135         FDRE                                         r  <hidden>
                         clock pessimism              0.101    11.237    
                         clock uncertainty           -0.130    11.107    
    SLICE_X3Y135         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    11.065    <hidden>
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -3.739    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.045ns (42.705%)  route 1.402ns (57.295%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 11.136 - 10.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.236ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.213ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.084     1.291    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WLAST)
                                                      0.697     1.988 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WLAST
                         net (fo=15, routed)          0.752     2.740    <hidden>
    SLICE_X5Y136         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     2.876 r  <hidden>
                         net (fo=3, routed)           0.241     3.117    <hidden>
    SLICE_X3Y136         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.265 r  <hidden>
                         net (fo=4, routed)           0.162     3.427    <hidden>
    SLICE_X3Y137         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.491 r  <hidden>
                         net (fo=5, routed)           0.247     3.738    <hidden>
    SLICE_X3Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.969    11.136    <hidden>
    SLICE_X3Y135         FDRE                                         r  <hidden>
                         clock pessimism              0.101    11.237    
                         clock uncertainty           -0.130    11.107    
    SLICE_X3Y135         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    11.065    <hidden>
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  7.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.124%)  route 0.061ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.567ns (routing 0.119ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.134ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.567     0.678    <hidden>
    SLICE_X0Y142         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.717 r  <hidden>
                         net (fo=2, routed)           0.061     0.777    <hidden>
    SLICE_X0Y140         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.655     0.793    <hidden>
    SLICE_X0Y140         FDRE                                         r  <hidden>
                         clock pessimism             -0.093     0.700    
    SLICE_X0Y140         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.747    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (38.016%)  route 0.064ns (61.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.568ns (routing 0.119ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.134ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.568     0.679    <hidden>
    SLICE_X0Y139         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.718 r  <hidden>
                         net (fo=2, routed)           0.064     0.781    <hidden>
    SLICE_X0Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.657     0.795    <hidden>
    SLICE_X0Y136         FDRE                                         r  <hidden>
                         clock pessimism             -0.093     0.702    
    SLICE_X0Y136         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.749    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.955%)  route 0.063ns (61.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.572ns (routing 0.119ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.134ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.572     0.683    <hidden>
    SLICE_X0Y128         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.723 r  <hidden>
                         net (fo=2, routed)           0.063     0.785    <hidden>
    SLICE_X0Y127         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.660     0.798    <hidden>
    SLICE_X0Y127         FDRE                                         r  <hidden>
                         clock pessimism             -0.093     0.705    
    SLICE_X0Y127         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.752    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/example_acc_0/inst/control_s_axi_U/int_w2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/example_acc_0/inst/control_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.053ns (42.851%)  route 0.071ns (57.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.575ns (routing 0.119ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.134ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.575     0.686    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X4Y132         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_w2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.725 r  design_1_i/example_acc_0/inst/control_s_axi_U/int_w2_reg[3]/Q
                         net (fo=3, routed)           0.054     0.778    design_1_i/example_acc_0/inst/control_s_axi_U/int_w2_reg[15]_0[3]
    SLICE_X3Y132         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.792 r  design_1_i/example_acc_0/inst/control_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.017     0.809    design_1_i/example_acc_0/inst/control_s_axi_U/rdata[3]_i_1_n_3
    SLICE_X3Y132         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.654     0.792    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X3Y132         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/rdata_reg[3]/C
                         clock pessimism             -0.064     0.728    
    SLICE_X3Y132         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.774    design_1_i/example_acc_0/inst/control_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.860%)  route 0.065ns (63.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.577ns (routing 0.119ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.134ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.577     0.688    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/ap_clk
    SLICE_X4Y129         FDRE                                         r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.726 r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[13]/Q
                         net (fo=2, routed)           0.065     0.791    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/data13
    SLICE_X4Y127         FDRE                                         r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.662     0.800    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/ap_clk
    SLICE_X4Y127         FDRE                                         r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[29]/C
                         clock pessimism             -0.093     0.708    
    SLICE_X4Y127         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.755    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/example_acc_0/inst/control_s_axi_U/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.134ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X2Y131         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.732 r  design_1_i/example_acc_0/inst/control_s_axi_U/rdata_reg[4]/Q
                         net (fo=1, routed)           0.055     0.787    <hidden>
    SLICE_X2Y131         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.664     0.802    <hidden>
    SLICE_X2Y131         FDRE                                         r  <hidden>
                         clock pessimism             -0.099     0.703    
    SLICE_X2Y131         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.750    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.557%)  route 0.068ns (63.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.572ns (routing 0.119ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.134ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.572     0.683    <hidden>
    SLICE_X0Y128         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.722 r  <hidden>
                         net (fo=2, routed)           0.068     0.789    <hidden>
    SLICE_X0Y127         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.660     0.798    <hidden>
    SLICE_X0Y127         FDRE                                         r  <hidden>
                         clock pessimism             -0.093     0.705    
    SLICE_X0Y127         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.751    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.038ns (35.957%)  route 0.068ns (64.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.577ns (routing 0.119ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.134ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.577     0.688    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/ap_clk
    SLICE_X4Y128         FDRE                                         r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.726 r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[9]/Q
                         net (fo=2, routed)           0.068     0.793    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/data9
    SLICE_X4Y127         FDRE                                         r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.662     0.800    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/ap_clk
    SLICE_X4Y127         FDRE                                         r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[25]/C
                         clock pessimism             -0.093     0.708    
    SLICE_X4Y127         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.755    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60/or_i3_i_i_fu_36_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (36.886%)  route 0.068ns (63.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.569ns (routing 0.119ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.134ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.569     0.680    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.720 r  <hidden>
                         net (fo=2, routed)           0.068     0.788    <hidden>
    SLICE_X0Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.657     0.795    <hidden>
    SLICE_X0Y136         FDRE                                         r  <hidden>
                         clock pessimism             -0.093     0.702    
    SLICE_X0Y136         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.749    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.804%)  route 0.069ns (63.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.573ns (routing 0.119ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.134ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.573     0.684    <hidden>
    SLICE_X0Y126         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.724 r  <hidden>
                         net (fo=2, routed)           0.069     0.792    <hidden>
    SLICE_X0Y127         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.660     0.798    <hidden>
    SLICE_X0Y127         FDRE                                         r  <hidden>
                         clock pessimism             -0.093     0.705    
    SLICE_X0Y127         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.752    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X5Y125  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X5Y133  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y125  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y125  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X5Y133  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X5Y133  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y125  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X5Y125  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X5Y133  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X5Y133  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X5Y140  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.147ns  (logic 0.100ns (8.718%)  route 1.047ns (91.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.986ns (routing 0.213ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.881     0.881    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X6Y126         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.981 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.166     1.147    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X6Y126         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.986     1.153    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y126         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.036ns (7.243%)  route 0.461ns (92.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.134ns, distribution 0.533ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.407     0.407    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X6Y126         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     0.443 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.054     0.497    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X6Y126         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.667     0.805    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y126         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.243ns  (logic 0.212ns (17.056%)  route 1.031ns (82.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.118ns (routing 0.236ns, distribution 0.882ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.213ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.118     1.325    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y129         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.421 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.735     2.156    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X5Y140         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     2.272 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.296     2.568    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X5Y140         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.976     1.143    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X5Y140         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.096ns (10.859%)  route 0.788ns (89.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.236ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.213ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.162     1.369    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.465 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.788     2.253    <hidden>
    SLICE_X4Y139         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.973     1.140    <hidden>
    SLICE_X4Y139         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.096ns (10.859%)  route 0.788ns (89.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.236ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.213ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.162     1.369    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.465 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.788     2.253    <hidden>
    SLICE_X4Y139         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.973     1.140    <hidden>
    SLICE_X4Y139         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.096ns (10.859%)  route 0.788ns (89.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.236ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.213ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.162     1.369    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.465 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.788     2.253    <hidden>
    SLICE_X4Y139         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.973     1.140    <hidden>
    SLICE_X4Y139         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.828ns  (logic 0.096ns (11.594%)  route 0.732ns (88.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.236ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.213ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.162     1.369    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.465 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.732     2.197    <hidden>
    SLICE_X4Y141         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.971     1.138    <hidden>
    SLICE_X4Y141         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.828ns  (logic 0.096ns (11.594%)  route 0.732ns (88.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.236ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.213ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.162     1.369    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.465 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.732     2.197    <hidden>
    SLICE_X4Y141         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.971     1.138    <hidden>
    SLICE_X4Y141         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.828ns  (logic 0.096ns (11.594%)  route 0.732ns (88.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.236ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.213ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.162     1.369    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.465 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.732     2.197    <hidden>
    SLICE_X4Y141         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.971     1.138    <hidden>
    SLICE_X4Y141         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.096ns (12.420%)  route 0.677ns (87.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.236ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.213ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.162     1.369    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.465 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.677     2.142    <hidden>
    SLICE_X2Y140         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.975     1.142    <hidden>
    SLICE_X2Y140         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.096ns (12.420%)  route 0.677ns (87.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.236ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.213ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.162     1.369    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.465 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.677     2.142    <hidden>
    SLICE_X2Y140         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.975     1.142    <hidden>
    SLICE_X2Y140         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.096ns (12.420%)  route 0.677ns (87.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.236ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.213ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.162     1.369    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.465 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.677     2.142    <hidden>
    SLICE_X2Y140         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.975     1.142    <hidden>
    SLICE_X2Y140         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.295%)  route 0.078ns (66.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.134ns, distribution 0.531ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.078     0.810    <hidden>
    SLICE_X6Y133         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.665     0.803    <hidden>
    SLICE_X6Y133         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.295%)  route 0.078ns (66.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.134ns, distribution 0.531ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.078     0.810    <hidden>
    SLICE_X6Y133         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.665     0.803    <hidden>
    SLICE_X6Y133         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.295%)  route 0.078ns (66.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.134ns, distribution 0.531ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.078     0.810    <hidden>
    SLICE_X6Y133         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.665     0.803    <hidden>
    SLICE_X6Y133         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.295%)  route 0.078ns (66.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.134ns, distribution 0.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.078     0.810    <hidden>
    SLICE_X6Y133         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.661     0.799    <hidden>
    SLICE_X6Y133         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.295%)  route 0.078ns (66.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.134ns, distribution 0.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.078     0.810    <hidden>
    SLICE_X6Y133         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.661     0.799    <hidden>
    SLICE_X6Y133         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.295%)  route 0.078ns (66.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.134ns, distribution 0.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.078     0.810    <hidden>
    SLICE_X6Y133         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.661     0.799    <hidden>
    SLICE_X6Y133         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.693%)  route 0.119ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.134ns, distribution 0.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.119     0.851    <hidden>
    SLICE_X6Y134         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.656     0.794    <hidden>
    SLICE_X6Y134         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.693%)  route 0.119ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.134ns, distribution 0.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.119     0.851    <hidden>
    SLICE_X6Y134         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.656     0.794    <hidden>
    SLICE_X6Y134         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.693%)  route 0.119ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.134ns, distribution 0.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.119     0.851    <hidden>
    SLICE_X6Y134         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.656     0.794    <hidden>
    SLICE_X6Y134         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.538%)  route 0.120ns (75.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.119ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.134ns, distribution 0.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.582     0.693    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.732 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     0.852    <hidden>
    SLICE_X7Y133         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.655     0.793    <hidden>
    SLICE_X7Y133         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alpha_transmit_line_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.632ns  (logic 2.602ns (71.634%)  route 1.030ns (28.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.236ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.158     1.365    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y128         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.462 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/Q
                         net (fo=2, routed)           1.030     2.492    alpha_transmit_line_0_OBUF[0]
    B14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.505     4.997 r  alpha_transmit_line_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.997    alpha_transmit_line_0[0]
    B14                                                               r  alpha_transmit_line_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alpha_transmit_line_ap_vld_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 2.585ns (72.886%)  route 0.961ns (27.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.236ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         1.158     1.365    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     1.461 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[0]/Q
                         net (fo=3, routed)           0.961     2.422    alpha_transmit_line_ap_vld_0_OBUF
    D15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.489     4.911 r  alpha_transmit_line_ap_vld_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.911    alpha_transmit_line_ap_vld_0
    D15                                                               r  alpha_transmit_line_ap_vld_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alpha_transmit_line_ap_vld_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.522ns  (logic 1.064ns (69.897%)  route 0.458ns (30.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.581ns (routing 0.119ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.581     0.692    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.731 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[0]/Q
                         net (fo=3, routed)           0.458     1.189    alpha_transmit_line_ap_vld_0_OBUF
    D15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.025     2.213 r  alpha_transmit_line_ap_vld_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.213    alpha_transmit_line_ap_vld_0
    D15                                                               r  alpha_transmit_line_ap_vld_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alpha_transmit_line_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.565ns  (logic 1.080ns (69.007%)  route 0.485ns (30.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.580ns (routing 0.119ns, distribution 0.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.580     0.691    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y128         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.730 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/Q
                         net (fo=2, routed)           0.485     1.215    alpha_transmit_line_0_OBUF[0]
    B14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.041     2.256 r  alpha_transmit_line_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.256    alpha_transmit_line_0[0]
    B14                                                               r  alpha_transmit_line_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/control_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.909ns  (logic 1.221ns (41.962%)  route 1.689ns (58.038%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.974ns (routing 0.213ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.116     2.139    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.237 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[4]_i_2/O
                         net (fo=6, routed)           0.512     2.749    design_1_i/example_acc_0/inst/control_s_axi_U/ap_done
    SLICE_X3Y133         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     2.849 r  design_1_i/example_acc_0/inst/control_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.060     2.909    design_1_i/example_acc_0/inst/control_s_axi_U/int_isr[1]_i_1_n_3
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.974     1.141    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_isr_reg[1]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/control_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 1.221ns (42.020%)  route 1.685ns (57.980%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.974ns (routing 0.213ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.116     2.139    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.237 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[4]_i_2/O
                         net (fo=6, routed)           0.511     2.748    design_1_i/example_acc_0/inst/control_s_axi_U/ap_done
    SLICE_X3Y133         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.848 r  design_1_i/example_acc_0/inst/control_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.057     2.905    design_1_i/example_acc_0/inst/control_s_axi_U/int_task_ap_done_i_1_n_3
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.974     1.141    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_task_ap_done_reg/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.865ns  (logic 1.236ns (43.130%)  route 1.630ns (56.870%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.970ns (routing 0.213ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.116     2.139    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.237 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[4]_i_2/O
                         net (fo=6, routed)           0.455     2.692    design_1_i/example_acc_0/inst/control_s_axi_U/ap_done
    SLICE_X3Y133         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     2.807 r  design_1_i/example_acc_0/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.058     2.865    design_1_i/example_acc_0/inst/control_s_axi_U/int_isr[0]_i_1_n_3
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.970     1.137    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_isr_reg[0]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 1.236ns (43.146%)  route 1.629ns (56.854%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)
  Clock Path Skew:        1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.970ns (routing 0.213ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.116     2.139    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.237 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[4]_i_2/O
                         net (fo=6, routed)           0.454     2.691    design_1_i/example_acc_0/inst/control_s_axi_U/ap_done
    SLICE_X3Y133         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     2.806 r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.058     2.864    design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_i_1_n_3
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.970     1.137    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_reg/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.808ns  (logic 1.219ns (43.406%)  route 1.589ns (56.594%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.978ns (routing 0.213ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.116     2.139    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.237 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[4]_i_2/O
                         net (fo=6, routed)           0.391     2.628    design_1_i/example_acc_0/inst/control_s_axi_U/ap_done
    SLICE_X4Y133         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.726 r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.082     2.808    design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_i_1_n_3
    SLICE_X4Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.978     1.145    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X4Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_reg/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.628ns  (logic 1.239ns (47.147%)  route 1.389ns (52.853%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=2)
  Clock Path Skew:        1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.985ns (routing 0.213ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.229     2.252    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y128         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.178     2.430 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1[0]_i_2/O
                         net (fo=1, routed)           0.103     2.533    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/load_p1
    SLICE_X6Y128         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     2.571 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1[0]_i_1/O
                         net (fo=1, routed)           0.057     2.628    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1[0]_i_1_n_3
    SLICE_X6Y128         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.985     1.152    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y128         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/ap_CS_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.515ns  (logic 1.159ns (46.072%)  route 1.356ns (53.928%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.213ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 f  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 f  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.116     2.139    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     2.237 f  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[4]_i_2/O
                         net (fo=6, routed)           0.181     2.418    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_31_1_fu_69/flow_control_loop_pipe_sequential_init_U/ap_done
    SLICE_X6Y126         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     2.456 r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_31_1_fu_69/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[4]_i_1/O
                         net (fo=1, routed)           0.059     2.515    design_1_i/example_acc_0/inst/ap_NS_fsm[4]
    SLICE_X6Y126         FDRE                                         r  design_1_i/example_acc_0/inst/ap_CS_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.982     1.149    design_1_i/example_acc_0/inst/ap_clk
    SLICE_X6Y126         FDRE                                         r  design_1_i/example_acc_0/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 1.172ns (47.407%)  route 1.300ns (52.593%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.981ns (routing 0.213ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.242     2.265    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     2.414 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_i_1/O
                         net (fo=1, routed)           0.058     2.472    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_i_1_n_3
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.981     1.148    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_reg/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.400ns  (logic 1.200ns (50.000%)  route 1.200ns (50.000%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.981ns (routing 0.213ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 f  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 f  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.142     2.165    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.342 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.058     2.400    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/next__0[1]
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.981     1.148    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.356ns  (logic 1.121ns (47.576%)  route 1.235ns (52.424%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.981ns (routing 0.213ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.023     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.023    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.023 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.176     2.199    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     2.297 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.059     2.356    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/next__0[0]
    SLICE_X6Y127         FDSE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.981     1.148    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDSE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.328ns (38.456%)  route 0.525ns (61.544%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.134ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.509     0.823    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     0.837 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state[1]_i_1/O
                         net (fo=1, routed)           0.016     0.853    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state[1]_i_1_n_3
    SLICE_X6Y127         FDSE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.667     0.805    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDSE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[1]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.364ns (42.191%)  route 0.499ns (57.809%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.134ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 f  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 f  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.482     0.796    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.050     0.846 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state[0]_i_2/O
                         net (fo=1, routed)           0.017     0.863    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state[0]_i_2_n_3
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.667     0.805    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/state_reg[0]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.364ns (40.840%)  route 0.528ns (59.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.134ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.512     0.826    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     0.876 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.016     0.892    design_1_i/example_acc_0/inst/ap_NS_fsm[0]
    SLICE_X6Y127         FDSE                                         r  design_1_i/example_acc_0/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.663     0.801    design_1_i/example_acc_0/inst/ap_clk
    SLICE_X6Y127         FDSE                                         r  design_1_i/example_acc_0/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.349ns (38.962%)  route 0.547ns (61.038%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.134ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.530     0.844    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.879 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.017     0.896    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/next__0[0]
    SLICE_X6Y127         FDSE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.663     0.801    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDSE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.374ns (41.237%)  route 0.533ns (58.763%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.134ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 f  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 f  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.518     0.832    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.060     0.892 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.015     0.907    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/next__0[1]
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.663     0.801    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.364ns (38.858%)  route 0.573ns (61.142%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.134ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.557     0.871    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     0.921 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_i_1/O
                         net (fo=1, routed)           0.016     0.937    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_i_1_n_3
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.663     0.801    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y127         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ack_in_t_reg/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/ap_CS_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.363ns (37.400%)  route 0.608ns (62.600%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.134ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 f  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 f  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.509     0.823    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.858 f  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[4]_i_2/O
                         net (fo=6, routed)           0.082     0.940    design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_31_1_fu_69/flow_control_loop_pipe_sequential_init_U/ap_done
    SLICE_X6Y126         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.954 r  design_1_i/example_acc_0/inst/grp_example_acc_Pipeline_VITIS_LOOP_31_1_fu_69/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[4]_i_1/O
                         net (fo=1, routed)           0.017     0.971    design_1_i/example_acc_0/inst/ap_NS_fsm[4]
    SLICE_X6Y126         FDRE                                         r  design_1_i/example_acc_0/inst/ap_CS_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.663     0.801    design_1_i/example_acc_0/inst/ap_clk
    SLICE_X6Y126         FDRE                                         r  design_1_i/example_acc_0/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.388ns (38.734%)  route 0.614ns (61.266%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=2)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.134ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.551     0.865    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y128         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.060     0.925 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1[0]_i_2/O
                         net (fo=1, routed)           0.047     0.972    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/load_p1
    SLICE_X6Y128         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.986 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1[0]_i_1/O
                         net (fo=1, routed)           0.016     1.002    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1[0]_i_1_n_3
    SLICE_X6Y128         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.667     0.805    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_clk
    SLICE_X6Y128         FDRE                                         r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/data_p1_reg[0]/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.384ns (35.193%)  route 0.708ns (64.807%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.661ns (routing 0.134ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.509     0.823    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.858 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[4]_i_2/O
                         net (fo=6, routed)           0.172     1.031    design_1_i/example_acc_0/inst/control_s_axi_U/ap_done
    SLICE_X4Y133         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     1.066 r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.026     1.092    design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_i_1_n_3
    SLICE_X4Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.661     0.799    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X4Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_start_reg/C

Slack:                    inf
  Source:                 alpha_transmit_line_ap_ack_0
                            (input port)
  Destination:            design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.390ns (35.032%)  route 0.724ns (64.968%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)
  Clock Path Skew:        0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.653ns (routing 0.134ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  alpha_transmit_line_ap_ack_0 (IN)
                         net (fo=0)                   0.000     0.000    alpha_transmit_line_ap_ack_0_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    alpha_transmit_line_ap_ack_0_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  alpha_transmit_line_ap_ack_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.509     0.823    design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/alpha_transmit_line_ap_ack
    SLICE_X6Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.858 r  design_1_i/example_acc_0/inst/regslice_both_alpha_transmit_line_U/ap_CS_fsm[4]_i_2/O
                         net (fo=6, routed)           0.199     1.058    design_1_i/example_acc_0/inst/control_s_axi_U/ap_done
    SLICE_X3Y133         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     1.099 r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.015     1.114    design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_i_1_n_3
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=717, routed)         0.653     0.791    design_1_i/example_acc_0/inst/control_s_axi_U/ap_clk
    SLICE_X3Y133         FDRE                                         r  design_1_i/example_acc_0/inst/control_s_axi_U/int_ap_ready_reg/C





