Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 30 00:22:11 2019
| Host         : acs-vm-ubuntu-xilinx running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.945        0.000                      0                 7941        0.057        0.000                      0                 7925        0.696        0.000                       0                  3889  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                             ------------         ----------      --------------
CLK_156M                                                                                                          {0.000 3.200}        6.410           156.006         
GTREFCLK_125M                                                                                                     {0.000 4.000}        8.000           125.000         
SYS_CLK_200M                                                                                                      {0.000 2.500}        5.000           200.000         
  sys_clk                                                                                                         {0.000 5.000}        10.000          100.000         
aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {0.000 10.000}       20.000          50.000          
clk_wiz_mmcm_0/inst/clk_in1                                                                                       {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_mmcm_by2                                                                                       {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_mmcm_by2                                                                                       {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                        {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_156M                                                                                                                4.945        0.000                      0                   86        0.155        0.000                      0                   86        0.696        0.000                       0                    35  
GTREFCLK_125M                                                                                                           6.998        0.000                      0                   12        0.172        0.000                      0                   12        3.358        0.000                       0                    18  
SYS_CLK_200M                                                                                                                                                                                                                                                        3.751        0.000                       0                     1  
aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK       14.473        0.000                      0                 6041        0.070        0.000                      0                 6041        9.232        0.000                       0                  3045  
clk_wiz_mmcm_0/inst/clk_in1                                                                                                                                                                                                                                         1.100        0.000                       0                     1  
  clk_out1_clk_wiz_mmcm_by2                                                                                             7.646        0.000                      0                  639        0.085        0.000                      0                  639        4.600        0.000                       0                   304  
  clkfbout_clk_wiz_mmcm_by2                                                                                                                                                                                                                                         3.929        0.000                       0                     2  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                             29.304        0.000                      0                  928        0.057        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                        To Clock                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                        --------                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_mmcm_by2                                                                                         aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK        7.936        0.000                      0                    2        0.155        0.000                      0                    2  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                        aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK       32.303        0.000                      0                    8                                                                        
aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                             19.354        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                        From Clock                                                                                                        To Clock                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                        ----------                                                                                                        --------                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK       18.222        0.000                      0                   99        0.273        0.000                      0                   99  
**async_default**                                                                                                 clk_out1_clk_wiz_mmcm_by2                                                                                         clk_out1_clk_wiz_mmcm_by2                                                                                               8.593        0.000                      0                   18        0.269        0.000                      0                   18  
**async_default**                                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                             29.638        0.000                      0                  100        0.246        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_156M
  To Clock:  CLK_156M

Setup :            0  Failing Endpoints,  Worst Slack        4.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.266ns (23.722%)  route 0.855ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 10.945 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.491     6.035    rst_count[0]_i_1_n_0
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.464    10.945    clk156
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[20]/C
                         clock pessimism              0.351    11.296    
                         clock uncertainty           -0.035    11.261    
    SLICE_X190Y124       FDRE (Setup_fdre_C_R)       -0.281    10.980    rst_count_reg[20]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.266ns (23.722%)  route 0.855ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 10.945 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.491     6.035    rst_count[0]_i_1_n_0
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.464    10.945    clk156
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[21]/C
                         clock pessimism              0.351    11.296    
                         clock uncertainty           -0.035    11.261    
    SLICE_X190Y124       FDRE (Setup_fdre_C_R)       -0.281    10.980    rst_count_reg[21]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.266ns (23.722%)  route 0.855ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 10.945 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.491     6.035    rst_count[0]_i_1_n_0
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.464    10.945    clk156
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[22]/C
                         clock pessimism              0.351    11.296    
                         clock uncertainty           -0.035    11.261    
    SLICE_X190Y124       FDRE (Setup_fdre_C_R)       -0.281    10.980    rst_count_reg[22]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.266ns (23.722%)  route 0.855ns (76.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 10.945 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.491     6.035    rst_count[0]_i_1_n_0
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.464    10.945    clk156
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[23]/C
                         clock pessimism              0.351    11.296    
                         clock uncertainty           -0.035    11.261    
    SLICE_X190Y124       FDRE (Setup_fdre_C_R)       -0.281    10.980    rst_count_reg[23]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.266ns (25.678%)  route 0.770ns (74.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 10.946 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.405     5.949    rst_count[0]_i_1_n_0
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.465    10.946    clk156
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[16]/C
                         clock pessimism              0.351    11.297    
                         clock uncertainty           -0.035    11.262    
    SLICE_X190Y123       FDRE (Setup_fdre_C_R)       -0.281    10.981    rst_count_reg[16]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.266ns (25.678%)  route 0.770ns (74.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 10.946 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.405     5.949    rst_count[0]_i_1_n_0
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.465    10.946    clk156
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[17]/C
                         clock pessimism              0.351    11.297    
                         clock uncertainty           -0.035    11.262    
    SLICE_X190Y123       FDRE (Setup_fdre_C_R)       -0.281    10.981    rst_count_reg[17]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.266ns (25.678%)  route 0.770ns (74.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 10.946 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.405     5.949    rst_count[0]_i_1_n_0
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.465    10.946    clk156
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[18]/C
                         clock pessimism              0.351    11.297    
                         clock uncertainty           -0.035    11.262    
    SLICE_X190Y123       FDRE (Setup_fdre_C_R)       -0.281    10.981    rst_count_reg[18]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.266ns (25.678%)  route 0.770ns (74.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 10.946 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.405     5.949    rst_count[0]_i_1_n_0
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.465    10.946    clk156
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[19]/C
                         clock pessimism              0.351    11.297    
                         clock uncertainty           -0.035    11.262    
    SLICE_X190Y123       FDRE (Setup_fdre_C_R)       -0.281    10.981    rst_count_reg[19]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.266ns (26.476%)  route 0.739ns (73.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 10.945 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.374     5.918    rst_count[0]_i_1_n_0
    SLICE_X190Y125       FDRE                                         r  rst_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.464    10.945    clk156
    SLICE_X190Y125       FDRE                                         r  rst_count_reg[24]/C
                         clock pessimism              0.326    11.271    
                         clock uncertainty           -0.035    11.236    
    SLICE_X190Y125       FDRE (Setup_fdre_C_R)       -0.281    10.955    rst_count_reg[24]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 flop_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (CLK_156M rise@6.410ns - CLK_156M rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.266ns (26.476%)  route 0.739ns (73.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 10.945 - 6.410 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  IBUFDS_1/O
                         net (fo=1, routed)           2.305     3.216    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.309 r  BUFG_0/O
                         net (fo=34, routed)          1.604     4.913    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.223     5.136 r  flop_2/Q
                         net (fo=4, routed)           0.365     5.501    flop_q2
    SLICE_X191Y120       LUT3 (Prop_lut3_I1_O)        0.043     5.544 r  rst_count[0]_i_1/O
                         net (fo=27, routed)          0.374     5.918    rst_count[0]_i_1_n_0
    SLICE_X190Y125       FDRE                                         r  rst_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      6.410     6.410 r  
    AK34                                              0.000     6.410 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     6.410    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.219 r  IBUFDS_1/O
                         net (fo=1, routed)           2.179     9.398    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.481 r  BUFG_0/O
                         net (fo=34, routed)          1.464    10.945    clk156
    SLICE_X190Y125       FDRE                                         r  rst_count_reg[25]/C
                         clock pessimism              0.326    11.271    
                         clock uncertainty           -0.035    11.236    
    SLICE_X190Y125       FDRE (Setup_fdre_C_R)       -0.281    10.955    rst_count_reg[25]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  5.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 flop_0/C
                            (rising edge-triggered cell FDSE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            flop_rst156/D
                            (rising edge-triggered cell FDSE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (72.918%)  route 0.058ns (27.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.721     2.228    clk156
    SLICE_X191Y120       FDSE                                         r  flop_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDSE (Prop_fdse_C_Q)         0.091     2.319 r  flop_0/Q
                         net (fo=2, routed)           0.058     2.377    flop_q0
    SLICE_X191Y120       LUT5 (Prop_lut5_I4_O)        0.066     2.443 r  flop_rst156_i_1/O
                         net (fo=1, routed)           0.000     2.443    rst_d
    SLICE_X191Y120       FDSE                                         r  flop_rst156/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.942     2.604    clk156
    SLICE_X191Y120       FDSE                                         r  flop_rst156/C
                         clock pessimism             -0.376     2.228    
    SLICE_X191Y120       FDSE (Hold_fdse_C_D)         0.060     2.288    flop_rst156
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 flop_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.721     2.228    clk156
    SLICE_X191Y120       FDRE                                         r  flop_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.100     2.328 r  flop_3/Q
                         net (fo=3, routed)           0.133     2.461    flop_q3
    SLICE_X191Y120       LUT5 (Prop_lut5_I2_O)        0.028     2.489 r  rst_stretch_i_1/O
                         net (fo=1, routed)           0.000     2.489    rst_stretch_i_1_n_0
    SLICE_X191Y120       FDRE                                         r  rst_stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.942     2.604    clk156
    SLICE_X191Y120       FDRE                                         r  rst_stretch_reg/C
                         clock pessimism             -0.376     2.228    
    SLICE_X191Y120       FDRE (Hold_fdre_C_D)         0.060     2.288    rst_stretch_reg
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rst_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.720     2.227    clk156
    SLICE_X190Y121       FDRE                                         r  rst_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y121       FDRE (Prop_fdre_C_Q)         0.118     2.345 r  rst_count_reg[10]/Q
                         net (fo=1, routed)           0.107     2.452    rst_count_reg_n_0_[10]
    SLICE_X190Y121       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.527 r  rst_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.527    rst_count_reg[8]_i_1_n_5
    SLICE_X190Y121       FDRE                                         r  rst_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.941     2.603    clk156
    SLICE_X190Y121       FDRE                                         r  rst_count_reg[10]/C
                         clock pessimism             -0.376     2.227    
    SLICE_X190Y121       FDRE (Hold_fdre_C_D)         0.092     2.319    rst_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rst_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.719     2.226    clk156
    SLICE_X190Y122       FDRE                                         r  rst_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y122       FDRE (Prop_fdre_C_Q)         0.118     2.344 r  rst_count_reg[14]/Q
                         net (fo=1, routed)           0.107     2.451    rst_count_reg_n_0_[14]
    SLICE_X190Y122       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.526 r  rst_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.526    rst_count_reg[12]_i_1_n_5
    SLICE_X190Y122       FDRE                                         r  rst_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.940     2.602    clk156
    SLICE_X190Y122       FDRE                                         r  rst_count_reg[14]/C
                         clock pessimism             -0.376     2.226    
    SLICE_X190Y122       FDRE (Hold_fdre_C_D)         0.092     2.318    rst_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rst_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.718     2.225    clk156
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y123       FDRE (Prop_fdre_C_Q)         0.118     2.343 r  rst_count_reg[18]/Q
                         net (fo=1, routed)           0.107     2.450    rst_count_reg_n_0_[18]
    SLICE_X190Y123       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.525 r  rst_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.525    rst_count_reg[16]_i_1_n_5
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.938     2.600    clk156
    SLICE_X190Y123       FDRE                                         r  rst_count_reg[18]/C
                         clock pessimism             -0.375     2.225    
    SLICE_X190Y123       FDRE (Hold_fdre_C_D)         0.092     2.317    rst_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rst_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.717     2.224    clk156
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y124       FDRE (Prop_fdre_C_Q)         0.118     2.342 r  rst_count_reg[22]/Q
                         net (fo=1, routed)           0.107     2.449    rst_count_reg_n_0_[22]
    SLICE_X190Y124       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.524 r  rst_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.524    rst_count_reg[20]_i_1_n_5
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.937     2.599    clk156
    SLICE_X190Y124       FDRE                                         r  rst_count_reg[22]/C
                         clock pessimism             -0.375     2.224    
    SLICE_X190Y124       FDRE (Hold_fdre_C_D)         0.092     2.316    rst_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rst_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.722     2.229    clk156
    SLICE_X190Y119       FDRE                                         r  rst_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y119       FDRE (Prop_fdre_C_Q)         0.118     2.347 r  rst_count_reg[2]/Q
                         net (fo=1, routed)           0.107     2.454    rst_count_reg_n_0_[2]
    SLICE_X190Y119       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.529 r  rst_count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.529    rst_count_reg[0]_i_3_n_5
    SLICE_X190Y119       FDRE                                         r  rst_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.943     2.605    clk156
    SLICE_X190Y119       FDRE                                         r  rst_count_reg[2]/C
                         clock pessimism             -0.376     2.229    
    SLICE_X190Y119       FDRE (Hold_fdre_C_D)         0.092     2.321    rst_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rst_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.721     2.228    clk156
    SLICE_X190Y120       FDRE                                         r  rst_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y120       FDRE (Prop_fdre_C_Q)         0.118     2.346 r  rst_count_reg[6]/Q
                         net (fo=1, routed)           0.107     2.453    rst_count_reg_n_0_[6]
    SLICE_X190Y120       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.528 r  rst_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.528    rst_count_reg[4]_i_1_n_5
    SLICE_X190Y120       FDRE                                         r  rst_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.942     2.604    clk156
    SLICE_X190Y120       FDRE                                         r  rst_count_reg[6]/C
                         clock pessimism             -0.376     2.228    
    SLICE_X190Y120       FDRE (Hold_fdre_C_D)         0.092     2.320    rst_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 flop_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            flop_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.091ns (40.906%)  route 0.131ns (59.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.721     2.228    clk156
    SLICE_X191Y120       FDRE                                         r  flop_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y120       FDRE (Prop_fdre_C_Q)         0.091     2.319 r  flop_1/Q
                         net (fo=4, routed)           0.131     2.451    flop_q1
    SLICE_X191Y120       FDRE                                         r  flop_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.942     2.604    clk156
    SLICE_X191Y120       FDRE                                         r  flop_2/C
                         clock pessimism             -0.376     2.228    
    SLICE_X191Y120       FDRE (Hold_fdre_C_D)         0.005     2.233    flop_2
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rst_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Destination:            rst_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_156M  {rise@0.000ns fall@3.200ns period=6.410ns})
  Path Group:             CLK_156M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_156M rise@0.000ns - CLK_156M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.193ns (60.928%)  route 0.124ns (39.072%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  IBUFDS_1/O
                         net (fo=1, routed)           1.087     1.481    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.507 r  BUFG_0/O
                         net (fo=34, routed)          0.717     2.224    clk156
    SLICE_X190Y125       FDRE                                         r  rst_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y125       FDRE (Prop_fdre_C_Q)         0.118     2.342 r  rst_count_reg[26]/Q
                         net (fo=3, routed)           0.124     2.466    p_0_in
    SLICE_X190Y125       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.541 r  rst_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.541    rst_count_reg[24]_i_1_n_5
    SLICE_X190Y125       FDRE                                         r  rst_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_156M rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK156M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK156M_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  IBUFDS_1/O
                         net (fo=1, routed)           1.157     1.632    clk156_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.662 r  BUFG_0/O
                         net (fo=34, routed)          0.937     2.599    clk156
    SLICE_X190Y125       FDRE                                         r  rst_count_reg[26]/C
                         clock pessimism             -0.375     2.224    
    SLICE_X190Y125       FDRE (Hold_fdre_C_D)         0.092     2.316    rst_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_156M
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.410
Sources:            { CLK156M_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         6.410       0.696      GTXE2_CHANNEL_X1Y2  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.409         6.410       5.001      BUFGCTRL_X0Y1       BUFG_0/I
Min Period        n/a     FDSE/C                n/a            0.750         6.410       5.660      SLICE_X191Y120      flop_0/C
Min Period        n/a     FDRE/C                n/a            0.750         6.410       5.660      SLICE_X191Y120      flop_1/C
Min Period        n/a     FDRE/C                n/a            0.700         6.410       5.710      SLICE_X190Y119      rst_count_reg[0]/C
Min Period        n/a     FDRE/C                n/a            0.700         6.410       5.710      SLICE_X190Y121      rst_count_reg[10]/C
Min Period        n/a     FDRE/C                n/a            0.700         6.410       5.710      SLICE_X190Y121      rst_count_reg[11]/C
Min Period        n/a     FDRE/C                n/a            0.700         6.410       5.710      SLICE_X190Y122      rst_count_reg[12]/C
Min Period        n/a     FDRE/C                n/a            0.700         6.410       5.710      SLICE_X190Y122      rst_count_reg[13]/C
Min Period        n/a     FDRE/C                n/a            0.700         6.410       5.710      SLICE_X190Y122      rst_count_reg[14]/C
Low Pulse Width   Fast    FDSE/C                n/a            0.400         3.210       2.810      SLICE_X191Y120      flop_0/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         3.210       2.810      SLICE_X191Y120      flop_1/C
Low Pulse Width   Slow    FDSE/C                n/a            0.400         3.210       2.810      SLICE_X191Y120      flop_0/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         3.210       2.810      SLICE_X191Y120      flop_1/C
Low Pulse Width   Fast    FDRE/C                n/a            0.350         3.210       2.860      SLICE_X190Y124      rst_count_reg[20]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.350         3.210       2.860      SLICE_X190Y124      rst_count_reg[21]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.350         3.210       2.860      SLICE_X190Y124      rst_count_reg[22]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.350         3.210       2.860      SLICE_X190Y124      rst_count_reg[23]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.350         3.210       2.860      SLICE_X190Y125      rst_count_reg[24]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.350         3.210       2.860      SLICE_X190Y125      rst_count_reg[25]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y121      rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y121      rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y122      rst_count_reg[12]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y122      rst_count_reg[13]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y122      rst_count_reg[14]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y122      rst_count_reg[15]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y123      rst_count_reg[16]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y123      rst_count_reg[17]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y123      rst_count_reg[18]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         3.200       2.850      SLICE_X190Y123      rst_count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTREFCLK_125M
  To Clock:  GTREFCLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        6.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.236ns (25.964%)  route 0.673ns (74.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 11.545 - 8.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    1.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.340     4.696    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y34        FDRE (Prop_fdre_C_Q)         0.236     4.932 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.673     5.604    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync5
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.126    11.545    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg6/C
                         clock pessimism              1.151    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X212Y34        FDRE (Setup_fdre_C_D)       -0.058    12.602    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 11.544 - 8.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    1.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.340     4.696    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y32        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.696 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.696    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y32        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.125    11.544    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.152    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X220Y32        FDRE (Setup_fdre_C_D)        0.064    12.724    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 11.544 - 8.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    1.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.339     4.695    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y33        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.695 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.695    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X212Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.125    11.544    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.151    12.695    
                         clock uncertainty           -0.035    12.659    
    SLICE_X212Y33        FDRE (Setup_fdre_C_D)        0.064    12.723    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.236ns (28.368%)  route 0.596ns (71.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 11.545 - 8.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    1.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.340     4.696    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y34        FDRE (Prop_fdre_C_Q)         0.236     4.932 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.596     5.527    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.126    11.545    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/C
                         clock pessimism              1.151    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X212Y34        FDRE (Setup_fdre_C_D)       -0.058    12.602    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.259ns (28.759%)  route 0.642ns (71.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 11.545 - 8.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    1.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.340     4.696    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y34        FDRE (Prop_fdre_C_Q)         0.259     4.955 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/Q
                         net (fo=1, routed)           0.642     5.596    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync4
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.126    11.545    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/C
                         clock pessimism              1.151    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X212Y34        FDRE (Setup_fdre_C_D)        0.013    12.673    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.259ns (29.148%)  route 0.630ns (70.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 11.545 - 8.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    1.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.340     4.696    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y34        FDRE (Prop_fdre_C_Q)         0.259     4.955 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/Q
                         net (fo=1, routed)           0.630     5.584    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync2
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.126    11.545    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/C
                         clock pessimism              1.151    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X212Y34        FDRE (Setup_fdre_C_D)        0.004    12.664    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.236ns (29.984%)  route 0.551ns (70.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 11.545 - 8.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    1.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.340     4.696    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y34        FDRE (Prop_fdre_C_Q)         0.236     4.932 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.551     5.483    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync3
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.126    11.545    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/C
                         clock pessimism              1.151    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X212Y34        FDRE (Setup_fdre_C_D)       -0.061    12.599    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 11.544 - 8.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    1.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.339     4.695    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y33        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     5.432 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.432    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.125    11.544    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.151    12.695    
                         clock uncertainty           -0.035    12.659    
    SLICE_X212Y33        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    12.623    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 11.544 - 8.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    1.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.340     4.696    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y32        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.439 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.439    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.125    11.544    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.152    12.696    
                         clock uncertainty           -0.035    12.660    
    SLICE_X220Y32        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    12.638    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTREFCLK_125M rise@8.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 11.544 - 8.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    1.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.339     4.695    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y33        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.438 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.438    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     8.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          2.125    11.544    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.151    12.695    
                         clock uncertainty           -0.035    12.659    
    SLICE_X212Y33        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    12.637    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  7.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.987     1.429    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y32        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.700 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.700    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.237     1.970    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.541     1.429    
    SLICE_X220Y32        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.528    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.986     1.428    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y33        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.699 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.699    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.236     1.969    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.541     1.428    
    SLICE_X212Y33        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.527    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.987     1.429    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y32        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.705 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.705    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.237     1.970    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.541     1.429    
    SLICE_X220Y32        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.531    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.986     1.428    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y33        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.704 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.704    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.236     1.969    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.541     1.428    
    SLICE_X212Y33        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.530    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.986     1.428    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y33        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.704 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.704    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.236     1.969    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.541     1.428    
    SLICE_X212Y33        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.522    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.987     1.429    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y32        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.827 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.827    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y32        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.237     1.970    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y32        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.541     1.429    
    SLICE_X220Y32        FDRE (Hold_fdre_C_D)         0.087     1.516    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.986     1.428    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        SRLC32E                                      r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y33        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.826 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.826    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X212Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.236     1.969    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.541     1.428    
    SLICE_X212Y33        FDRE (Hold_fdre_C_D)         0.087     1.515    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.107ns (24.821%)  route 0.324ns (75.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.987     1.429    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y34        FDRE (Prop_fdre_C_Q)         0.107     1.536 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.324     1.860    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync3
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.237     1.970    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/C
                         clock pessimism             -0.541     1.429    
    SLICE_X212Y34        FDRE (Hold_fdre_C_D)         0.021     1.450    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.107ns (23.676%)  route 0.345ns (76.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.987     1.429    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y34        FDRE (Prop_fdre_C_Q)         0.107     1.536 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.345     1.880    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.237     1.970    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/C
                         clock pessimism             -0.541     1.429    
    SLICE_X212Y34        FDRE (Hold_fdre_C_D)         0.028     1.457    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GTREFCLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTREFCLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTREFCLK_125M rise@0.000ns - GTREFCLK_125M rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.107ns (23.624%)  route 0.346ns (76.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          0.987     1.429    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y34        FDRE (Prop_fdre_C_Q)         0.107     1.536 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.346     1.881    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync5
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GTREFCLK_125M rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  GT_REFCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    GT_REFCLK1_P
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_REFCLK1_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GT_REFCLK1_P_IBUF
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_0/O
                         net (fo=17, routed)          1.237     1.970    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X212Y34        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg6/C
                         clock pessimism             -0.541     1.429    
    SLICE_X212Y34        FDRE (Hold_fdre_C_D)         0.023     1.452    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.430    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTREFCLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GT_REFCLK1_P }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X1Y2  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X1Y0   aurora_0/inst/gt_common_support/gtxe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X1Y0    IBUFDS_GTE2_0/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X212Y34       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X212Y34       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X212Y34       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X212Y33       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X212Y34       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X212Y34       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg4/C
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X212Y33       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X212Y33       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X212Y33       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X212Y33       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X212Y33       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X212Y33       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X212Y33       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X212Y33       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y32       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_200M
  To Clock:  SYS_CLK_200M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYS_CLK_P }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     BUFR/I   n/a            1.249         5.000       3.751      BUFR_X1Y21  BUFR_0/I



---------------------------------------------------------------------------------------------------
From Clock:  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  To Clock:  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       14.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.223ns (4.598%)  route 4.627ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 24.317 - 20.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.005     4.794    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X209Y6         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y6         FDRE (Prop_fdre_C_Q)         0.223     5.017 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=38, routed)          4.627     9.644    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[1]
    RAMB36_X8Y6          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.687    24.317    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X8Y6          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.568    
                         clock uncertainty           -0.035    24.533    
    RAMB36_X8Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    24.117    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.117    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.522ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.223ns (4.645%)  route 4.578ns (95.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 24.317 - 20.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.005     4.794    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X210Y9         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y9         FDRE (Prop_fdre_C_Q)         0.223     5.017 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=38, routed)          4.578     9.595    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X8Y6          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.687    24.317    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X8Y6          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.568    
                         clock uncertainty           -0.035    24.533    
    RAMB36_X8Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416    24.117    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.117    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                 14.522    

Slack (MET) :             14.574ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.266ns (5.495%)  route 4.575ns (94.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 24.317 - 20.000 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.001     4.790    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X209Y13        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y13        FDRE (Prop_fdre_C_Q)         0.223     5.013 f  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/Q
                         net (fo=6, routed)           1.270     6.283    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[0]
    SLICE_X181Y13        LUT3 (Prop_lut3_I0_O)        0.043     6.326 r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=9, routed)           3.305     9.631    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X8Y6          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.687    24.317    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X8Y6          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.568    
                         clock uncertainty           -0.035    24.533    
    RAMB36_X8Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    24.205    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.205    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 14.574    

Slack (MET) :             14.616ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.223ns (4.737%)  route 4.485ns (95.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 24.317 - 20.000 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.004     4.793    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X209Y8         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y8         FDRE (Prop_fdre_C_Q)         0.223     5.016 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=38, routed)          4.485     9.501    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[0]
    RAMB36_X8Y6          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.687    24.317    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X8Y6          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.568    
                         clock uncertainty           -0.035    24.533    
    RAMB36_X8Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    24.117    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.117    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                 14.616    

Slack (MET) :             14.617ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.223ns (4.737%)  route 4.485ns (95.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 24.318 - 20.000 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.004     4.793    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X209Y8         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y8         FDRE (Prop_fdre_C_Q)         0.223     5.016 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=38, routed)          4.485     9.501    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[0]
    RAMB36_X8Y2          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.688    24.318    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X8Y2          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.569    
                         clock uncertainty           -0.035    24.534    
    RAMB36_X8Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    24.118    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.118    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                 14.617    

Slack (MET) :             14.637ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.223ns (4.741%)  route 4.480ns (95.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 24.333 - 20.000 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.004     4.793    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X209Y8         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y8         FDRE (Prop_fdre_C_Q)         0.223     5.016 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=38, routed)          4.480     9.496    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[0]
    RAMB36_X9Y0          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.703    24.333    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X9Y0          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.584    
                         clock uncertainty           -0.035    24.549    
    RAMB36_X9Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    24.133    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.133    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                 14.637    

Slack (MET) :             14.734ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.223ns (4.864%)  route 4.362ns (95.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 24.313 - 20.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.005     4.794    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X209Y6         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y6         FDRE (Prop_fdre_C_Q)         0.223     5.017 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=38, routed)          4.362     9.379    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[1]
    RAMB36_X8Y5          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.683    24.313    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X8Y5          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.564    
                         clock uncertainty           -0.035    24.529    
    RAMB36_X8Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    24.113    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.113    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                 14.734    

Slack (MET) :             14.750ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.223ns (4.875%)  route 4.351ns (95.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 24.318 - 20.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.005     4.794    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X210Y9         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y9         FDRE (Prop_fdre_C_Q)         0.223     5.017 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=38, routed)          4.351     9.368    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[4]
    RAMB36_X8Y2          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.688    24.318    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X8Y2          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.569    
                         clock uncertainty           -0.035    24.534    
    RAMB36_X8Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416    24.118    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.118    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 14.750    

Slack (MET) :             14.783ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.223ns (4.917%)  route 4.313ns (95.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 24.313 - 20.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.005     4.794    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X210Y9         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y9         FDRE (Prop_fdre_C_Q)         0.223     5.017 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=38, routed)          4.313     9.330    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[7]
    RAMB36_X8Y5          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.683    24.313    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X8Y5          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.564    
                         clock uncertainty           -0.035    24.529    
    RAMB36_X8Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416    24.113    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.113    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 14.783    

Slack (MET) :             14.791ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.266ns (5.752%)  route 4.359ns (94.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 24.318 - 20.000 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.001     4.790    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X209Y13        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y13        FDRE (Prop_fdre_C_Q)         0.223     5.013 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/Q
                         net (fo=6, routed)           1.278     6.291    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out[12]
    SLICE_X179Y13        LUT3 (Prop_lut3_I1_O)        0.043     6.334 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=9, routed)           3.080     9.415    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    RAMB36_X8Y2          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.688    24.318    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X8Y2          RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    24.569    
                         clock uncertainty           -0.035    24.534    
    RAMB36_X8Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    24.206    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 14.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.827     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X185Y7         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y7         FDRE (Prop_fdre_C_Q)         0.100     2.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.096     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X184Y7         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.090     2.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X184Y7         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.344     2.140    
    SLICE_X184Y7         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/D
                            (rising edge-triggered cell SRL16E clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.979%)  route 0.104ns (51.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.856     2.158    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X207Y14        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y14        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/Q
                         net (fo=1, routed)           0.104     2.362    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[16]
    SLICE_X204Y14        SRL16E                                       r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.118     2.512    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X204Y14        SRL16E                                       r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/CLK
                         clock pessimism             -0.320     2.192    
    SLICE_X204Y14        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.290    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_en_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.823     2.125    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X181Y12        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y12        FDRE (Prop_fdre_C_Q)         0.091     2.216 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_en_reg/Q
                         net (fo=2, routed)           0.054     2.270    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_en
    SLICE_X180Y12        SRL16E                                       r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.084     2.478    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X180Y12        SRL16E                                       r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
                         clock pessimism             -0.342     2.136    
    SLICE_X180Y12        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     2.192    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.834     2.136    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X191Y3         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y3         FDRE (Prop_fdre_C_Q)         0.100     2.236 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/Q
                         net (fo=1, routed)           0.055     2.291    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[14]
    SLICE_X190Y3         LUT6 (Prop_lut6_I4_O)        0.028     2.319 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_1/O
                         net (fo=1, routed)           0.000     2.319    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]
    SLICE_X190Y3         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.097     2.491    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X190Y3         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism             -0.344     2.147    
    SLICE_X190Y3         FDRE (Hold_fdre_C_D)         0.087     2.234    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.827     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X185Y7         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y7         FDRE (Prop_fdre_C_Q)         0.100     2.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/Q
                         net (fo=1, routed)           0.107     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X184Y7         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.090     2.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X184Y7         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.344     2.140    
    SLICE_X184Y7         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][44]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.339%)  route 0.140ns (56.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.849     2.151    ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X204Y22        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y22        FDRE (Prop_fdre_C_Q)         0.107     2.258 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][44]/Q
                         net (fo=4, routed)           0.140     2.398    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[5]
    RAMB36_X13Y4         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.138     2.532    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X13Y4         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.341     2.191    
    RAMB36_X13Y4         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.119     2.310    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.107ns (48.866%)  route 0.112ns (51.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.847     2.149    fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X204Y24        FDRE                                         r  fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y24        FDRE (Prop_fdre_C_Q)         0.107     2.256 r  fifo_loop_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/Q
                         net (fo=3, routed)           0.112     2.368    ila_0/inst/ila_core_inst/probe1[9]
    SLICE_X204Y22        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.110     2.504    ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X204Y22        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism             -0.341     2.163    
    SLICE_X204Y22        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     2.279    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.285%)  route 0.168ns (58.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.849     2.151    ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X204Y22        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y22        FDRE (Prop_fdre_C_Q)         0.118     2.269 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][42]/Q
                         net (fo=4, routed)           0.168     2.437    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[3]
    RAMB36_X13Y4         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.138     2.532    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X13Y4         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.341     2.191    
    RAMB36_X13Y4         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.346    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.830     2.132    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/free_count_r_reg[13]_0
    SLICE_X203Y32        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y32        FDRE (Prop_fdre_C_Q)         0.100     2.232 r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.063     2.295    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/gtrxreset_extend_r[2]
    SLICE_X202Y32        LUT5 (Prop_lut5_I0_O)        0.028     2.323 r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.323    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_i_1_n_0
    SLICE_X202Y32        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.091     2.485    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/free_count_r_reg[13]_0
    SLICE_X202Y32        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/C
                         clock pessimism             -0.342     2.143    
    SLICE_X202Y32        FDRE (Hold_fdre_C_D)         0.087     2.230    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][81]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.753%)  route 0.195ns (62.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.822     2.124    ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X188Y28        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y28        FDRE (Prop_fdre_C_Q)         0.118     2.242 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][81]/Q
                         net (fo=4, routed)           0.195     2.437    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[6]
    RAMB36_X12Y5         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.113     2.507    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X12Y5         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.320     2.187    
    RAMB36_X12Y5         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     2.342    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         20.000      16.125     GTXE2_CHANNEL_X1Y2  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         20.000      16.125     GTXE2_CHANNEL_X1Y2  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         20.000      16.125     GTXE2_CHANNEL_X1Y2  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         20.000      16.125     GTXE2_CHANNEL_X1Y2  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         20.000      17.576     GTXE2_CHANNEL_X1Y2  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         20.000      17.905     RAMB36_X8Y5         ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         20.000      17.905     RAMB36_X8Y5         ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         20.000      17.905     RAMB36_X14Y1        ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         20.000      17.905     RAMB36_X14Y1        ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         20.000      17.905     RAMB36_X14Y4        ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X184Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X184Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         10.000      9.232      SLICE_X180Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X184Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         10.000      9.232      SLICE_X184Y7        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_mmcm_0/inst/clk_in1
  To Clock:  clk_wiz_mmcm_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_mmcm_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_mmcm_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_by2
  To Clock:  clk_out1_clk_wiz_mmcm_by2

Setup :            0  Failing Endpoints,  Worst Slack        7.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.487ns (23.920%)  route 1.549ns (76.080%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.006     4.514    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X212Y39        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y39        FDRE (Prop_fdre_C_Q)         0.259     4.773 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/Q
                         net (fo=4, routed)           0.589     5.362    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg_n_0
    SLICE_X215Y37        LUT4 (Prop_lut4_I2_O)        0.049     5.411 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=2, routed)           0.281     5.693    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X216Y36        LUT4 (Prop_lut4_I0_O)        0.136     5.829 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.334     6.162    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state_reg[0]
    SLICE_X215Y38        LUT6 (Prop_lut6_I0_O)        0.043     6.205 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.344     6.550    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X214Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.863    14.155    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X214Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.308    14.463    
                         clock uncertainty           -0.066    14.397    
    SLICE_X214Y38        FDRE (Setup_fdre_C_CE)      -0.201    14.196    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.487ns (24.643%)  route 1.489ns (75.357%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.006     4.514    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X212Y39        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y39        FDRE (Prop_fdre_C_Q)         0.259     4.773 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/Q
                         net (fo=4, routed)           0.589     5.362    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg_n_0
    SLICE_X215Y37        LUT4 (Prop_lut4_I2_O)        0.049     5.411 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=2, routed)           0.281     5.693    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X216Y36        LUT4 (Prop_lut4_I0_O)        0.136     5.829 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.334     6.162    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state_reg[0]
    SLICE_X215Y38        LUT6 (Prop_lut6_I0_O)        0.043     6.205 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.285     6.490    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X214Y37        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.863    14.155    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X214Y37        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.308    14.463    
                         clock uncertainty           -0.066    14.397    
    SLICE_X214Y37        FDRE (Setup_fdre_C_CE)      -0.201    14.196    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.487ns (24.643%)  route 1.489ns (75.357%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.006     4.514    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X212Y39        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y39        FDRE (Prop_fdre_C_Q)         0.259     4.773 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/Q
                         net (fo=4, routed)           0.589     5.362    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg_n_0
    SLICE_X215Y37        LUT4 (Prop_lut4_I2_O)        0.049     5.411 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=2, routed)           0.281     5.693    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X216Y36        LUT4 (Prop_lut4_I0_O)        0.136     5.829 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.334     6.162    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state_reg[0]
    SLICE_X215Y38        LUT6 (Prop_lut6_I0_O)        0.043     6.205 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.285     6.490    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X214Y37        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.863    14.155    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X214Y37        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.308    14.463    
                         clock uncertainty           -0.066    14.397    
    SLICE_X214Y37        FDRE (Setup_fdre_C_CE)      -0.201    14.196    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.352ns (17.672%)  route 1.640ns (82.328%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 14.153 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.007     4.515    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y42        FDSE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y42        FDSE (Prop_fdse_C_Q)         0.223     4.738 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt_reg[7]/Q
                         net (fo=2, routed)           0.368     5.106    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt_reg[7]
    SLICE_X207Y42        LUT4 (Prop_lut4_I0_O)        0.043     5.149 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_12/O
                         net (fo=1, routed)           0.411     5.560    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_12_n_0
    SLICE_X207Y43        LUT4 (Prop_lut4_I3_O)        0.043     5.603 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_5/O
                         net (fo=17, routed)          0.523     6.126    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_tx_state_reg[0]_1
    SLICE_X207Y38        LUT6 (Prop_lut6_I4_O)        0.043     6.169 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.338     6.507    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X206Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.861    14.153    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.334    14.487    
                         clock uncertainty           -0.066    14.421    
    SLICE_X206Y38        FDRE (Setup_fdre_C_CE)      -0.201    14.220    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.352ns (17.672%)  route 1.640ns (82.328%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 14.153 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.007     4.515    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y42        FDSE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y42        FDSE (Prop_fdse_C_Q)         0.223     4.738 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt_reg[7]/Q
                         net (fo=2, routed)           0.368     5.106    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt_reg[7]
    SLICE_X207Y42        LUT4 (Prop_lut4_I0_O)        0.043     5.149 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_12/O
                         net (fo=1, routed)           0.411     5.560    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_12_n_0
    SLICE_X207Y43        LUT4 (Prop_lut4_I3_O)        0.043     5.603 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_5/O
                         net (fo=17, routed)          0.523     6.126    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_tx_state_reg[0]_1
    SLICE_X207Y38        LUT6 (Prop_lut6_I4_O)        0.043     6.169 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.338     6.507    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X206Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.861    14.153    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.334    14.487    
                         clock uncertainty           -0.066    14.421    
    SLICE_X206Y38        FDRE (Setup_fdre_C_CE)      -0.201    14.220    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.388ns (19.367%)  route 1.615ns (80.633%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.006     4.514    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X220Y36        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y36        FDRE (Prop_fdre_C_Q)         0.259     4.773 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/Q
                         net (fo=2, routed)           0.438     5.211    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]
    SLICE_X221Y37        LUT4 (Prop_lut4_I3_O)        0.043     5.254 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_11/O
                         net (fo=1, routed)           0.350     5.604    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_11_n_0
    SLICE_X221Y38        LUT5 (Prop_lut5_I4_O)        0.043     5.647 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_6/O
                         net (fo=2, routed)           0.445     6.092    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_6_n_0
    SLICE_X221Y36        LUT4 (Prop_lut4_I3_O)        0.043     6.135 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.383     6.517    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count
    SLICE_X220Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.860    14.152    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X220Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[0]/C
                         clock pessimism              0.335    14.487    
                         clock uncertainty           -0.066    14.421    
    SLICE_X220Y33        FDRE (Setup_fdre_C_CE)      -0.178    14.243    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.388ns (19.367%)  route 1.615ns (80.633%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.006     4.514    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X220Y36        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y36        FDRE (Prop_fdre_C_Q)         0.259     4.773 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/Q
                         net (fo=2, routed)           0.438     5.211    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]
    SLICE_X221Y37        LUT4 (Prop_lut4_I3_O)        0.043     5.254 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_11/O
                         net (fo=1, routed)           0.350     5.604    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_11_n_0
    SLICE_X221Y38        LUT5 (Prop_lut5_I4_O)        0.043     5.647 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_6/O
                         net (fo=2, routed)           0.445     6.092    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_6_n_0
    SLICE_X221Y36        LUT4 (Prop_lut4_I3_O)        0.043     6.135 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.383     6.517    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count
    SLICE_X220Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.860    14.152    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X220Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/C
                         clock pessimism              0.335    14.487    
                         clock uncertainty           -0.066    14.421    
    SLICE_X220Y33        FDRE (Setup_fdre_C_CE)      -0.178    14.243    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.388ns (19.367%)  route 1.615ns (80.633%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.006     4.514    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X220Y36        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y36        FDRE (Prop_fdre_C_Q)         0.259     4.773 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/Q
                         net (fo=2, routed)           0.438     5.211    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]
    SLICE_X221Y37        LUT4 (Prop_lut4_I3_O)        0.043     5.254 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_11/O
                         net (fo=1, routed)           0.350     5.604    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_11_n_0
    SLICE_X221Y38        LUT5 (Prop_lut5_I4_O)        0.043     5.647 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_6/O
                         net (fo=2, routed)           0.445     6.092    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_6_n_0
    SLICE_X221Y36        LUT4 (Prop_lut4_I3_O)        0.043     6.135 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.383     6.517    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count
    SLICE_X220Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.860    14.152    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X220Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[2]/C
                         clock pessimism              0.335    14.487    
                         clock uncertainty           -0.066    14.421    
    SLICE_X220Y33        FDRE (Setup_fdre_C_CE)      -0.178    14.243    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.388ns (19.367%)  route 1.615ns (80.633%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.006     4.514    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X220Y36        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y36        FDRE (Prop_fdre_C_Q)         0.259     4.773 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]/Q
                         net (fo=2, routed)           0.438     5.211    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[15]
    SLICE_X221Y37        LUT4 (Prop_lut4_I3_O)        0.043     5.254 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_11/O
                         net (fo=1, routed)           0.350     5.604    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_11_n_0
    SLICE_X221Y38        LUT5 (Prop_lut5_I4_O)        0.043     5.647 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_6/O
                         net (fo=2, routed)           0.445     6.092    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_6_n_0
    SLICE_X221Y36        LUT4 (Prop_lut4_I3_O)        0.043     6.135 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.383     6.517    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count
    SLICE_X220Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.860    14.152    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X220Y33        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[3]/C
                         clock pessimism              0.335    14.487    
                         clock uncertainty           -0.066    14.421    
    SLICE_X220Y33        FDRE (Setup_fdre_C_CE)      -0.178    14.243    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.487ns (25.291%)  route 1.439ns (74.709%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.006     4.514    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X212Y39        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y39        FDRE (Prop_fdre_C_Q)         0.259     4.773 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg/Q
                         net (fo=4, routed)           0.589     5.362    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us_reg_n_0
    SLICE_X215Y37        LUT4 (Prop_lut4_I2_O)        0.049     5.411 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=2, routed)           0.281     5.693    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X216Y36        LUT4 (Prop_lut4_I0_O)        0.136     5.829 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.334     6.162    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state_reg[0]
    SLICE_X215Y38        LUT6 (Prop_lut6_I0_O)        0.043     6.205 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.234     6.440    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X215Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.863    14.155    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X215Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.308    14.463    
                         clock uncertainty           -0.066    14.397    
    SLICE_X215Y38        FDRE (Setup_fdre_C_CE)      -0.201    14.196    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  7.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X205Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y35        FDRE (Prop_fdre_C_Q)         0.100     2.058 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_r3_reg/Q
                         net (fo=1, routed)           0.055     2.113    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_r3
    SLICE_X204Y35        LUT2 (Prop_lut2_I1_O)        0.028     2.141 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_pulse_i_1/O
                         net (fo=1, routed)           0.000     2.141    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_pulse_i_1_n_0
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_pulse_reg/C
                         clock pessimism             -0.366     1.969    
    SLICE_X204Y35        FDRE (Hold_fdre_C_D)         0.087     2.056    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_pulse_reg
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.831     1.931    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/init_clk_in
    SLICE_X201Y31        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y31        FDRE (Prop_fdre_C_Q)         0.100     2.031 r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.086    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X201Y31        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.092     2.307    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/init_clk_in
    SLICE_X201Y31        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.376     1.931    
    SLICE_X201Y31        FDRE (Hold_fdre_C_D)         0.047     1.978    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/init_clk_in
    SLICE_X207Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y35        FDRE (Prop_fdre_C_Q)         0.100     2.058 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.113    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X207Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.121     2.336    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/init_clk_in
    SLICE_X207Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.378     1.958    
    SLICE_X207Y35        FDRE (Hold_fdre_C_D)         0.047     2.005    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.830     1.930    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/init_clk_in
    SLICE_X201Y30        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y30        FDRE (Prop_fdre_C_Q)         0.100     2.030 r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_0_reg/Q
                         net (fo=1, routed)           0.055     2.085    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_0
    SLICE_X201Y30        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.091     2.306    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/init_clk_in
    SLICE_X201Y30        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
                         clock pessimism             -0.376     1.930    
    SLICE_X201Y30        FDRE (Hold_fdre_C_D)         0.047     1.977    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835     1.935    aurora_0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.100     2.035 r  aurora_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.090    aurora_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.097     2.312    aurora_0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.377     1.935    
    SLICE_X201Y37        FDRE (Hold_fdre_C_D)         0.047     1.982    aurora_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.864     1.964    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/init_clk_in
    SLICE_X214Y42        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y42        FDRE (Prop_fdre_C_Q)         0.100     2.064 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.124    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X214Y42        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.127     2.342    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/init_clk_in
    SLICE_X214Y42        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.378     1.964    
    SLICE_X214Y42        FDRE (Hold_fdre_C_D)         0.047     2.011    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.860     1.960    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X206Y39        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y39        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.120    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X206Y39        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.124     2.339    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X206Y39        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.379     1.960    
    SLICE_X206Y39        FDRE (Hold_fdre_C_D)         0.047     2.007    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861     1.961    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X210Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y38        FDRE (Prop_fdre_C_Q)         0.100     2.061 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.121    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X210Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.124     2.339    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X210Y38        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.378     1.961    
    SLICE_X210Y38        FDRE (Hold_fdre_C_D)         0.047     2.008    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rx_reset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.130%)  route 0.117ns (53.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861     1.961    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X214Y36        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y36        FDRE (Prop_fdre_C_Q)         0.100     2.061 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.117     2.178    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gtrxreset_i_0
    SLICE_X216Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rx_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.123     2.338    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X216Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rx_reset_i_reg/C
                         clock pessimism             -0.343     1.995    
    SLICE_X216Y35        FDRE (Hold_fdre_C_D)         0.059     2.054    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rx_reset_i_reg
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_1us_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_mmcm_by2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.862     1.962    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X213Y40        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y40        FDRE (Prop_fdre_C_Q)         0.100     2.062 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[4]/Q
                         net (fo=5, routed)           0.098     2.160    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[4]
    SLICE_X212Y40        LUT6 (Prop_lut6_I1_O)        0.028     2.188 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_1us_i_1/O
                         net (fo=1, routed)           0.000     2.188    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_1us_i_1_n_0
    SLICE_X212Y40        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_1us_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.125     2.340    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X212Y40        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_1us_reg/C
                         clock pessimism             -0.367     1.973    
    SLICE_X212Y40        FDRE (Hold_fdre_C_D)         0.087     2.060    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_1us_reg
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_mmcm_by2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y2  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y0   aurora_0/inst/gt_common_support/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16      clk_wiz_mmcm_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0            n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5     clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X210Y38       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X210Y38       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d3_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X201Y30       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X201Y31       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X201Y31       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d3_reg/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X206Y36       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0            n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5     clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X210Y38       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X210Y38       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d3_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X201Y42       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X201Y42       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X201Y41       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X203Y41       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X203Y41       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d3_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X206Y39       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X206Y39       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d3_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X207Y39       aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/p_level_in_d1_cdc_from_reg/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X200Y30       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[0]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X200Y30       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[1]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X200Y30       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[2]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X200Y30       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[3]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X200Y31       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[4]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X200Y31       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[5]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X200Y31       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[6]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X200Y31       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[7]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X201Y30       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_0_reg/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X201Y30       aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_mmcm_by2
  To Clock:  clkfbout_clk_wiz_mmcm_by2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_mmcm_by2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.725ns (19.595%)  route 2.975ns (80.405%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 38.417 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.414     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X188Y40        LUT4 (Prop_lut4_I3_O)        0.123     8.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.535     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X188Y42        LUT6 (Prop_lut6_I1_O)        0.043     8.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X188Y42        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X188Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.817 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.347     9.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X190Y43        LUT5 (Prop_lut5_I1_O)        0.043     9.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.678     9.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X190Y40        LUT3 (Prop_lut3_I1_O)        0.043     9.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.817    38.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.785    39.202    
                         clock uncertainty           -0.035    39.167    
    SLICE_X190Y40        FDRE (Setup_fdre_C_D)        0.066    39.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                 29.304    

Slack (MET) :             29.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.725ns (19.682%)  route 2.959ns (80.318%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 38.418 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.414     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X188Y40        LUT4 (Prop_lut4_I3_O)        0.123     8.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.535     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X188Y42        LUT6 (Prop_lut6_I1_O)        0.043     8.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X188Y42        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X188Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.817 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.684     9.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X190Y44        LUT6 (Prop_lut6_I0_O)        0.043     9.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.325     9.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X190Y43        LUT6 (Prop_lut6_I0_O)        0.043     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X190Y43        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818    38.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y43        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.785    39.203    
                         clock uncertainty           -0.035    39.168    
    SLICE_X190Y43        FDRE (Setup_fdre_C_D)        0.064    39.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.232    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                 29.319    

Slack (MET) :             29.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.725ns (20.240%)  route 2.857ns (79.760%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 38.417 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.414     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X188Y40        LUT4 (Prop_lut4_I3_O)        0.123     8.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.535     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X188Y42        LUT6 (Prop_lut6_I1_O)        0.043     8.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X188Y42        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X188Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.817 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.347     9.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X190Y43        LUT5 (Prop_lut5_I1_O)        0.043     9.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.560     9.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X190Y40        LUT3 (Prop_lut3_I1_O)        0.043     9.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.817    38.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.785    39.202    
                         clock uncertainty           -0.035    39.167    
    SLICE_X190Y40        FDRE (Setup_fdre_C_D)        0.066    39.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                 29.422    

Slack (MET) :             29.557ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.725ns (21.045%)  route 2.720ns (78.955%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 38.417 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.414     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X188Y40        LUT4 (Prop_lut4_I3_O)        0.123     8.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.535     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X188Y42        LUT6 (Prop_lut6_I1_O)        0.043     8.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X188Y42        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X188Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.817 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.347     9.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X190Y43        LUT5 (Prop_lut5_I1_O)        0.043     9.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.423     9.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X190Y40        LUT3 (Prop_lut3_I1_O)        0.043     9.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.817    38.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.785    39.202    
                         clock uncertainty           -0.035    39.167    
    SLICE_X190Y40        FDRE (Setup_fdre_C_D)        0.064    39.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         39.231    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 29.557    

Slack (MET) :             29.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.725ns (21.057%)  route 2.718ns (78.943%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 38.417 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.414     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X188Y40        LUT4 (Prop_lut4_I3_O)        0.123     8.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.535     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X188Y42        LUT6 (Prop_lut6_I1_O)        0.043     8.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X188Y42        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X188Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.817 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.347     9.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X190Y43        LUT5 (Prop_lut5_I1_O)        0.043     9.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.421     9.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X190Y40        LUT3 (Prop_lut3_I1_O)        0.043     9.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.817    38.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.785    39.202    
                         clock uncertainty           -0.035    39.167    
    SLICE_X190Y40        FDRE (Setup_fdre_C_D)        0.065    39.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         39.232    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 29.560    

Slack (MET) :             29.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.445ns (14.817%)  route 2.558ns (85.183%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 38.400 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.947     7.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y40        LUT5 (Prop_lut5_I0_O)        0.123     7.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936     8.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X184Y23        LUT4 (Prop_lut4_I1_O)        0.043     8.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     8.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X184Y22        LUT5 (Prop_lut5_I4_O)        0.043     8.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319     9.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.800    38.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.760    39.160    
                         clock uncertainty           -0.035    39.125    
    SLICE_X182Y22        FDRE (Setup_fdre_C_R)       -0.281    38.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 29.611    

Slack (MET) :             29.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.445ns (14.817%)  route 2.558ns (85.183%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 38.400 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.947     7.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y40        LUT5 (Prop_lut5_I0_O)        0.123     7.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936     8.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X184Y23        LUT4 (Prop_lut4_I1_O)        0.043     8.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     8.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X184Y22        LUT5 (Prop_lut5_I4_O)        0.043     8.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319     9.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.800    38.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.760    39.160    
                         clock uncertainty           -0.035    39.125    
    SLICE_X182Y22        FDRE (Setup_fdre_C_R)       -0.281    38.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 29.611    

Slack (MET) :             29.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.445ns (14.817%)  route 2.558ns (85.183%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 38.400 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.947     7.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y40        LUT5 (Prop_lut5_I0_O)        0.123     7.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936     8.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X184Y23        LUT4 (Prop_lut4_I1_O)        0.043     8.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     8.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X184Y22        LUT5 (Prop_lut5_I4_O)        0.043     8.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319     9.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.800    38.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.760    39.160    
                         clock uncertainty           -0.035    39.125    
    SLICE_X182Y22        FDRE (Setup_fdre_C_R)       -0.281    38.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 29.611    

Slack (MET) :             29.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.445ns (14.817%)  route 2.558ns (85.183%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 38.400 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.947     7.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y40        LUT5 (Prop_lut5_I0_O)        0.123     7.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936     8.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X184Y23        LUT4 (Prop_lut4_I1_O)        0.043     8.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     8.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X184Y22        LUT5 (Prop_lut5_I4_O)        0.043     8.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319     9.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.800    38.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.760    39.160    
                         clock uncertainty           -0.035    39.125    
    SLICE_X182Y22        FDRE (Setup_fdre_C_R)       -0.281    38.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 29.611    

Slack (MET) :             29.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.445ns (14.817%)  route 2.558ns (85.183%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 38.400 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.947     7.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y40        LUT5 (Prop_lut5_I0_O)        0.123     7.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936     8.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X184Y23        LUT4 (Prop_lut4_I1_O)        0.043     8.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     8.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X184Y22        LUT5 (Prop_lut5_I4_O)        0.043     8.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.319     9.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.800    38.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X182Y22        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.760    39.160    
                         clock uncertainty           -0.035    39.125    
    SLICE_X182Y22        FDRE (Setup_fdre_C_R)       -0.281    38.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 29.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.602%)  route 0.106ns (47.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X186Y4         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y4         FDCE (Prop_fdce_C_Q)         0.118     3.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.106     3.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X188Y4         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X188Y4         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.626     3.130    
    SLICE_X188Y4         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.996%)  route 0.109ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X186Y2         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y2         FDCE (Prop_fdce_C_Q)         0.118     3.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.109     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X188Y2         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097     3.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X188Y2         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.626     3.131    
    SLICE_X188Y2         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.302%)  route 0.112ns (48.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X186Y3         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y3         FDCE (Prop_fdce_C_Q)         0.118     3.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.112     3.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X188Y3         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X188Y3         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.626     3.130    
    SLICE_X188Y3         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (50.977%)  route 0.113ns (49.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X186Y3         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y3         FDCE (Prop_fdce_C_Q)         0.118     3.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.113     3.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X188Y3         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X188Y3         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.626     3.130    
    SLICE_X188Y3         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.968%)  route 0.109ns (48.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X186Y2         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y2         FDCE (Prop_fdce_C_Q)         0.118     3.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.109     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X188Y2         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097     3.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X188Y2         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.626     3.131    
    SLICE_X188Y2         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.107ns (49.902%)  route 0.107ns (50.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X186Y4         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y4         FDCE (Prop_fdce_C_Q)         0.107     3.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.107     3.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X188Y4         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X188Y4         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.626     3.130    
    SLICE_X188Y4         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     3.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.431%)  route 0.071ns (35.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X191Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y40        FDRE (Prop_fdre_C_Q)         0.100     3.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/Q
                         net (fo=4, routed)           0.071     3.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]
    SLICE_X190Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     3.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y40        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.650     3.106    
    SLICE_X190Y40        FDRE (Hold_fdre_C_D)         0.087     3.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.298%)  route 0.155ns (56.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X186Y4         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y4         FDCE (Prop_fdce_C_Q)         0.118     3.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.155     3.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X188Y4         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X188Y4         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.626     3.130    
    SLICE_X188Y4         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.298%)  route 0.155ns (56.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X186Y2         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y2         FDCE (Prop_fdce_C_Q)         0.118     3.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.155     3.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X188Y2         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097     3.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X188Y2         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.626     3.131    
    SLICE_X188Y2         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.159%)  route 0.106ns (49.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X186Y3         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y3         FDCE (Prop_fdce_C_Q)         0.107     3.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.106     3.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X188Y3         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096     3.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X188Y3         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.626     3.130    
    SLICE_X188Y3         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X180Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X179Y24  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X180Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X181Y24  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X180Y24  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X187Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X186Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X184Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X182Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X188Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_by2
  To Clock:  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - clk_out1_clk_wiz_mmcm_by2 rise@10.000ns)
  Data Path Delay:        1.772ns  (logic 0.204ns (11.510%)  route 1.568ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 24.435 - 20.000 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 14.461 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641    10.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    12.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    12.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.953    14.461    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/init_clk_in
    SLICE_X201Y30        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y30        FDRE (Prop_fdre_C_Q)         0.204    14.665 r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/Q
                         net (fo=3, routed)           1.568    16.233    ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X190Y26        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.805    24.435    ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X190Y26        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8/CLK
                         clock pessimism              0.000    24.435    
                         clock uncertainty           -0.156    24.279    
    SLICE_X190Y26        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.109    24.170    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8
  -------------------------------------------------------------------
                         required time                         24.170    
                         arrival time                         -16.233    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - clk_out1_clk_wiz_mmcm_by2 rise@10.000ns)
  Data Path Delay:        1.600ns  (logic 0.204ns (12.747%)  route 1.396ns (87.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 24.438 - 20.000 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 14.461 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641    10.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    12.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    12.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.953    14.461    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/init_clk_in
    SLICE_X201Y30        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y30        FDRE (Prop_fdre_C_Q)         0.204    14.665 r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/Q
                         net (fo=3, routed)           1.396    16.061    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[0]
    SLICE_X196Y28        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.808    24.438    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X196Y28        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    24.438    
                         clock uncertainty           -0.156    24.282    
    SLICE_X196Y28        FDRE (Setup_fdre_C_D)       -0.083    24.199    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         24.199    
                         arrival time                         -16.061    
  -------------------------------------------------------------------
                         slack                                  8.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.091ns (10.552%)  route 0.771ns (89.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.830     1.930    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/init_clk_in
    SLICE_X201Y30        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y30        FDRE (Prop_fdre_C_Q)         0.091     2.021 r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/Q
                         net (fo=3, routed)           0.771     2.792    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[0]
    SLICE_X196Y28        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.085     2.479    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X196Y28        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     2.479    
                         clock uncertainty            0.156     2.635    
    SLICE_X196Y28        FDRE (Hold_fdre_C_D)         0.002     2.637    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.091ns (9.565%)  route 0.860ns (90.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.830     1.930    aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/init_clk_in
    SLICE_X201Y30        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y30        FDRE (Prop_fdre_C_Q)         0.091     2.021 r  aurora_0/inst/aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/link_reset_r_reg[0]/Q
                         net (fo=3, routed)           0.860     2.881    ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X190Y26        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.082     2.476    ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X190Y26        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8/CLK
                         clock pessimism              0.000     2.476    
                         clock uncertainty            0.156     2.632    
    SLICE_X190Y26        SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     2.693    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       32.303ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.597%)  route 0.403ns (66.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y7                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X177Y7         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.403     0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X179Y7         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X179Y7         FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                 32.303    

Slack (MET) :             32.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.632ns  (logic 0.223ns (35.296%)  route 0.409ns (64.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y7                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X177Y7         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.409     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X178Y7         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X178Y7         FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 32.390    

Slack (MET) :             32.411ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.499ns  (logic 0.236ns (47.260%)  route 0.263ns (52.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y2                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X184Y2         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.263     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X183Y2         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X183Y2         FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 32.411    

Slack (MET) :             32.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.570ns  (logic 0.223ns (39.147%)  route 0.347ns (60.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y7                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X177Y7         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.347     0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X179Y7         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X179Y7         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                 32.421    

Slack (MET) :             32.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.552ns  (logic 0.259ns (46.926%)  route 0.293ns (53.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y2                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X180Y2         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.293     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X181Y2         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X181Y2         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                 32.439    

Slack (MET) :             32.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.539ns  (logic 0.259ns (48.015%)  route 0.280ns (51.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y2                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X184Y2         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.280     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X182Y2         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X182Y2         FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                 32.482    

Slack (MET) :             32.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.535ns  (logic 0.259ns (48.374%)  route 0.276ns (51.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y2                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X184Y2         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.276     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X182Y2         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X182Y2         FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                 32.487    

Slack (MET) :             32.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.500ns  (logic 0.259ns (51.833%)  route 0.241ns (48.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y6                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X178Y6         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.241     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X178Y7         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X178Y7         FDCE (Setup_fdce_C_D)        0.026    33.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.026    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 32.526    





---------------------------------------------------------------------------------------------------
From Clock:  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.354ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.586ns  (logic 0.204ns (34.811%)  route 0.382ns (65.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y2                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X183Y2         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.382     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X184Y2         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X184Y2         FDCE (Setup_fdce_C_D)       -0.060    19.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                 19.354    

Slack (MET) :             19.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.563ns  (logic 0.236ns (41.895%)  route 0.327ns (58.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y7                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X178Y7         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.327     0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X178Y6         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X178Y6         FDCE (Setup_fdce_C_D)       -0.059    19.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.941    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                 19.378    

Slack (MET) :             19.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.577ns  (logic 0.259ns (44.860%)  route 0.318ns (55.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y7                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X178Y7         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.318     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X177Y7         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X177Y7         FDCE (Setup_fdce_C_D)       -0.009    19.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                 19.414    

Slack (MET) :             19.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.589ns  (logic 0.259ns (44.007%)  route 0.330ns (55.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y8                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X178Y8         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.330     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X176Y7         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X176Y7         FDCE (Setup_fdce_C_D)        0.021    20.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 19.432    

Slack (MET) :             19.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.960%)  route 0.364ns (62.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y2                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X181Y2         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.364     0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X180Y2         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X180Y2         FDCE (Setup_fdce_C_D)        0.021    20.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                 19.434    

Slack (MET) :             19.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.068%)  route 0.270ns (56.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y2                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X183Y2         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.270     0.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X183Y1         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X183Y1         FDCE (Setup_fdce_C_D)       -0.089    19.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                 19.437    

Slack (MET) :             19.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.576ns  (logic 0.259ns (44.938%)  route 0.317ns (55.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y7                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X178Y7         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.317     0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X176Y7         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X176Y7         FDCE (Setup_fdce_C_D)        0.022    20.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.022    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                 19.446    

Slack (MET) :             19.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.567%)  route 0.277ns (55.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y2                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X183Y2         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X183Y1         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X183Y1         FDCE (Setup_fdce_C_D)       -0.010    19.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 19.490    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
  To Clock:  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       18.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.259ns (18.091%)  route 1.173ns (81.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 24.383 - 20.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.944     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X184Y18        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y18        FDRE (Prop_fdre_C_Q)         0.259     4.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.173     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X177Y13        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.753    24.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X177Y13        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.251    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X177Y13        FDCE (Recov_fdce_C_CLR)     -0.212    24.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         24.387    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                 18.222    

Slack (MET) :             18.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.259ns (18.091%)  route 1.173ns (81.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 24.383 - 20.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.944     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X184Y18        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y18        FDRE (Prop_fdre_C_Q)         0.259     4.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.173     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X177Y13        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.753    24.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X177Y13        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.251    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X177Y13        FDCE (Recov_fdce_C_CLR)     -0.212    24.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         24.387    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                 18.222    

Slack (MET) :             18.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.259ns (18.091%)  route 1.173ns (81.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 24.383 - 20.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.944     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X184Y18        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y18        FDRE (Prop_fdre_C_Q)         0.259     4.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.173     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X177Y13        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.753    24.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X177Y13        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.251    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X177Y13        FDCE (Recov_fdce_C_CLR)     -0.212    24.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         24.387    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                 18.222    

Slack (MET) :             18.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.259ns (18.091%)  route 1.173ns (81.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 24.383 - 20.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.944     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X184Y18        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y18        FDRE (Prop_fdre_C_Q)         0.259     4.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.173     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X177Y13        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.753    24.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X177Y13        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.251    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X177Y13        FDPE (Recov_fdpe_C_PRE)     -0.178    24.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         24.421    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                 18.256    

Slack (MET) :             18.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.259ns (18.091%)  route 1.173ns (81.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 24.383 - 20.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.944     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X184Y18        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y18        FDRE (Prop_fdre_C_Q)         0.259     4.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.173     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X176Y13        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.753    24.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X176Y13        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.251    24.634    
                         clock uncertainty           -0.035    24.599    
    SLICE_X176Y13        FDCE (Recov_fdce_C_CLR)     -0.154    24.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.445    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                 18.280    

Slack (MET) :             18.386ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.330ns (25.130%)  route 0.983ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 24.487 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.002     4.791    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/p_level_in_d1_cdc_from_reg
    SLICE_X218Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y35        FDRE (Prop_fdre_C_Q)         0.204     4.995 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.680     5.675    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X212Y34        LUT1 (Prop_lut1_I0_O)        0.126     5.801 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.303     6.104    aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X206Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.857    24.487    aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/s_level_out_d5_reg
    SLICE_X206Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.251    24.738    
                         clock uncertainty           -0.035    24.703    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    24.491    aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         24.491    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                 18.386    

Slack (MET) :             18.386ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.330ns (25.130%)  route 0.983ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 24.487 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        2.002     4.791    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/p_level_in_d1_cdc_from_reg
    SLICE_X218Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y35        FDRE (Prop_fdre_C_Q)         0.204     4.995 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.680     5.675    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X212Y34        LUT1 (Prop_lut1_I0_O)        0.126     5.801 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.303     6.104    aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X206Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.857    24.487    aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/s_level_out_d5_reg
    SLICE_X206Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.251    24.738    
                         clock uncertainty           -0.035    24.703    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    24.491    aurora_0/inst/aurora_8b10b_0_core_i/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         24.491    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                 18.386    

Slack (MET) :             18.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.259ns (19.752%)  route 1.052ns (80.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.944     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X184Y18        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y18        FDRE (Prop_fdre_C_Q)         0.259     4.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.052     6.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X181Y13        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.807    24.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X181Y13        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.251    24.688    
                         clock uncertainty           -0.035    24.653    
    SLICE_X181Y13        FDCE (Recov_fdce_C_CLR)     -0.212    24.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         24.441    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                 18.396    

Slack (MET) :             18.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.259ns (19.752%)  route 1.052ns (80.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.944     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X184Y18        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y18        FDRE (Prop_fdre_C_Q)         0.259     4.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.052     6.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X181Y13        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.807    24.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X181Y13        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.251    24.688    
                         clock uncertainty           -0.035    24.653    
    SLICE_X181Y13        FDCE (Recov_fdce_C_CLR)     -0.212    24.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         24.441    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                 18.396    

Slack (MET) :             18.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@20.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.359ns (26.700%)  route 0.986ns (73.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 24.439 - 20.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.898     4.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X176Y1         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y1         FDRE (Prop_fdre_C_Q)         0.236     4.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     5.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X176Y1         LUT2 (Prop_lut2_I1_O)        0.123     5.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.521     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X179Y3         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000    20.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    22.547    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.630 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.809    24.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y3         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.251    24.690    
                         clock uncertainty           -0.035    24.655    
    SLICE_X179Y3         FDPE (Recov_fdpe_C_PRE)     -0.178    24.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 18.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.132%)  route 0.162ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.824     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y3         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y3         FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.162     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X182Y3         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.091     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X182Y3         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.320     2.165    
    SLICE_X182Y3         FDCE (Remov_fdce_C_CLR)     -0.050     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.132%)  route 0.162ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.824     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y3         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y3         FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.162     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X182Y3         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.091     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X182Y3         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.320     2.165    
    SLICE_X182Y3         FDCE (Remov_fdce_C_CLR)     -0.050     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.132%)  route 0.162ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.824     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y3         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y3         FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.162     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X182Y3         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.091     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X182Y3         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.320     2.165    
    SLICE_X182Y3         FDCE (Remov_fdce_C_CLR)     -0.050     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.132%)  route 0.162ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.824     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y3         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y3         FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.162     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X182Y3         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.091     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X182Y3         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.320     2.165    
    SLICE_X182Y3         FDPE (Remov_fdpe_C_PRE)     -0.052     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.717%)  route 0.146ns (59.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.827     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X183Y7         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y7         FDRE (Prop_fdre_C_Q)         0.100     2.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.146     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X181Y7         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.087     2.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y7         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.320     2.161    
    SLICE_X181Y7         FDPE (Remov_fdpe_C_PRE)     -0.072     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.717%)  route 0.146ns (59.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.827     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X183Y7         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y7         FDRE (Prop_fdre_C_Q)         0.100     2.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.146     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X181Y7         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.087     2.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y7         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.320     2.161    
    SLICE_X181Y7         FDPE (Remov_fdpe_C_PRE)     -0.072     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.102%)  route 0.138ns (53.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.822     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X178Y10        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y10        FDPE (Prop_fdpe_C_Q)         0.118     2.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.138     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X178Y8         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.086     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X178Y8         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.341     2.139    
    SLICE_X178Y8         FDCE (Remov_fdce_C_CLR)     -0.050     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.102%)  route 0.138ns (53.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.822     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X178Y10        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y10        FDPE (Prop_fdpe_C_Q)         0.118     2.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.138     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X178Y8         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.086     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X178Y8         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.341     2.139    
    SLICE_X178Y8         FDCE (Remov_fdce_C_CLR)     -0.050     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.102%)  route 0.138ns (53.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.822     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X178Y10        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y10        FDPE (Prop_fdpe_C_Q)         0.118     2.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.138     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X178Y8         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.086     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X178Y8         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.341     2.139    
    SLICE_X178Y8         FDCE (Remov_fdce_C_CLR)     -0.050     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.132%)  route 0.162ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        0.824     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y3         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y3         FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.162     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X183Y3         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    aurora_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  aurora_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=3043, routed)        1.091     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X183Y3         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.320     2.165    
    SLICE_X183Y3         FDCE (Remov_fdce_C_CLR)     -0.069     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_mmcm_by2
  To Clock:  clk_out1_clk_wiz_mmcm_by2

Setup :            0  Failing Endpoints,  Worst Slack        8.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.223ns (19.900%)  route 0.898ns (80.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 14.153 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.961     4.469    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.223     4.692 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.898     5.590    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X206Y36        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.861    14.153    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y36        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.308    14.461    
                         clock uncertainty           -0.066    14.395    
    SLICE_X206Y36        FDCE (Recov_fdce_C_CLR)     -0.212    14.183    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.223ns (19.900%)  route 0.898ns (80.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 14.153 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.961     4.469    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.223     4.692 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.898     5.590    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X206Y36        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.861    14.153    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y36        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.308    14.461    
                         clock uncertainty           -0.066    14.395    
    SLICE_X206Y36        FDCE (Recov_fdce_C_CLR)     -0.212    14.183    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.223ns (19.900%)  route 0.898ns (80.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 14.153 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.961     4.469    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.223     4.692 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.898     5.590    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X206Y36        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.861    14.153    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y36        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.308    14.461    
                         clock uncertainty           -0.066    14.395    
    SLICE_X206Y36        FDCE (Recov_fdce_C_CLR)     -0.212    14.183    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.223ns (19.900%)  route 0.898ns (80.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 14.153 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.961     4.469    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.223     4.692 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.898     5.590    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X206Y36        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.861    14.153    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y36        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.308    14.461    
                         clock uncertainty           -0.066    14.395    
    SLICE_X206Y36        FDCE (Recov_fdce_C_CLR)     -0.212    14.183    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.223ns (19.937%)  route 0.895ns (80.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 14.153 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.961     4.469    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.223     4.692 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.895     5.587    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X207Y36        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.861    14.153    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X207Y36        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.308    14.461    
                         clock uncertainty           -0.066    14.395    
    SLICE_X207Y36        FDCE (Recov_fdce_C_CLR)     -0.212    14.183    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  8.595    

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.223ns (21.719%)  route 0.804ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.961     4.469    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.223     4.692 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.804     5.496    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X206Y35        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.860    14.152    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y35        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.308    14.460    
                         clock uncertainty           -0.066    14.394    
    SLICE_X206Y35        FDCE (Recov_fdce_C_CLR)     -0.212    14.182    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.223ns (24.052%)  route 0.704ns (75.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.961     4.469    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.223     4.692 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.704     5.396    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X205Y36        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.860    14.152    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X205Y36        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.308    14.460    
                         clock uncertainty           -0.066    14.394    
    SLICE_X205Y36        FDCE (Recov_fdce_C_CLR)     -0.212    14.182    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.223ns (24.052%)  route 0.704ns (75.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.961     4.469    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.223     4.692 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.704     5.396    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X205Y36        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.860    14.152    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X205Y36        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.308    14.460    
                         clock uncertainty           -0.066    14.394    
    SLICE_X205Y36        FDCE (Recov_fdce_C_CLR)     -0.212    14.182    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.223ns (24.052%)  route 0.704ns (75.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.961     4.469    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.223     4.692 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.704     5.396    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X205Y36        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.860    14.152    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X205Y36        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.308    14.460    
                         clock uncertainty           -0.066    14.394    
    SLICE_X205Y36        FDCE (Recov_fdce_C_CLR)     -0.212    14.182    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@10.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.259ns (29.976%)  route 0.605ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.641     0.641    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     0.718 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697     2.415    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.508 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         2.001     4.509    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.259     4.768 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.605     5.373    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X211Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                     10.000    10.000 r  
    BUFR_X1Y21           BUFR                         0.000    10.000 r  BUFR_0/O
                         net (fo=1, routed)           0.570    10.570    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.643 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    12.209    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.292 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.860    14.152    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X211Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.308    14.460    
                         clock uncertainty           -0.066    14.394    
    SLICE_X211Y34        FDCE (Recov_fdce_C_CLR)     -0.212    14.182    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  8.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.136%)  route 0.117ns (49.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.118     2.076 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.117     2.193    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X213Y35        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.121     2.336    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X213Y35        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.343     1.993    
    SLICE_X213Y35        FDCE (Remov_fdce_C_CLR)     -0.069     1.924    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.681%)  route 0.213ns (64.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.118     2.076 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.213     2.289    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X213Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X213Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.343     1.992    
    SLICE_X213Y34        FDCE (Remov_fdce_C_CLR)     -0.069     1.923    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.681%)  route 0.213ns (64.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.118     2.076 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.213     2.289    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X213Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X213Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.343     1.992    
    SLICE_X213Y34        FDCE (Remov_fdce_C_CLR)     -0.069     1.923    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.681%)  route 0.213ns (64.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.118     2.076 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.213     2.289    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X213Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X213Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.343     1.992    
    SLICE_X213Y34        FDCE (Remov_fdce_C_CLR)     -0.069     1.923    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.681%)  route 0.213ns (64.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.118     2.076 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.213     2.289    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X213Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X213Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.343     1.992    
    SLICE_X213Y34        FDCE (Remov_fdce_C_CLR)     -0.069     1.923    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.118ns (28.295%)  route 0.299ns (71.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.118     2.076 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.299     2.375    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X211Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X211Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.343     1.992    
    SLICE_X211Y34        FDCE (Remov_fdce_C_CLR)     -0.069     1.923    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.118ns (28.295%)  route 0.299ns (71.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.118     2.076 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.299     2.375    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X211Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X211Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.343     1.992    
    SLICE_X211Y34        FDCE (Remov_fdce_C_CLR)     -0.069     1.923    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.118ns (28.295%)  route 0.299ns (71.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.118     2.076 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.299     2.375    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X211Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X211Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.343     1.992    
    SLICE_X211Y34        FDCE (Remov_fdce_C_CLR)     -0.069     1.923    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.118ns (28.295%)  route 0.299ns (71.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.858     1.958    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/init_clk_in
    SLICE_X204Y35        FDRE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y35        FDRE (Prop_fdre_C_Q)         0.118     2.076 f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.299     2.375    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X211Y34        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X211Y34        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.343     1.992    
    SLICE_X211Y34        FDCE (Remov_fdce_C_CLR)     -0.069     1.923    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_mmcm_by2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_by2 rise@0.000ns - clk_out1_clk_wiz_mmcm_by2 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.100ns (21.224%)  route 0.371ns (78.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.255     0.255    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.305 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     1.074    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.100 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         0.835     1.935    aurora_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X201Y37        FDRE                                         r  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y37        FDRE (Prop_fdre_C_Q)         0.100     2.035 f  aurora_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.371     2.406    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]_0
    SLICE_X205Y36        FDCE                                         f  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_by2 rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y21           BUFR                         0.000     0.000 r  BUFR_0/O
                         net (fo=1, routed)           0.298     0.298    clk_wiz_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.351 r  clk_wiz_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834     1.185    clk_wiz_mmcm_0/inst/clk_out1_clk_wiz_mmcm_by2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.215 r  clk_wiz_mmcm_0/inst/clkout1_buf/O
                         net (fo=302, routed)         1.120     2.335    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X205Y36        FDCE                                         r  aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.343     1.992    
    SLICE_X205Y36        FDCE (Remov_fdce_C_CLR)     -0.069     1.923    aurora_0/inst/aurora_8b10b_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.402ns (13.203%)  route 2.643ns (86.797%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 38.399 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     9.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X185Y23        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.799    38.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X185Y23        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.760    39.159    
                         clock uncertainty           -0.035    39.124    
    SLICE_X185Y23        FDCE (Recov_fdce_C_CLR)     -0.212    38.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 29.638    

Slack (MET) :             29.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.402ns (13.203%)  route 2.643ns (86.797%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 38.399 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     9.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X185Y23        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.799    38.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X185Y23        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.760    39.159    
                         clock uncertainty           -0.035    39.124    
    SLICE_X185Y23        FDCE (Recov_fdce_C_CLR)     -0.212    38.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 29.638    

Slack (MET) :             29.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.402ns (13.203%)  route 2.643ns (86.797%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 38.399 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     9.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X184Y23        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.799    38.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X184Y23        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.760    39.159    
                         clock uncertainty           -0.035    39.124    
    SLICE_X184Y23        FDCE (Recov_fdce_C_CLR)     -0.154    38.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 29.696    

Slack (MET) :             29.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.402ns (13.203%)  route 2.643ns (86.797%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 38.399 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     9.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X184Y23        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.799    38.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X184Y23        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.760    39.159    
                         clock uncertainty           -0.035    39.124    
    SLICE_X184Y23        FDCE (Recov_fdce_C_CLR)     -0.154    38.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 29.696    

Slack (MET) :             29.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.402ns (13.203%)  route 2.643ns (86.797%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 38.399 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     9.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X184Y23        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.799    38.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X184Y23        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.760    39.159    
                         clock uncertainty           -0.035    39.124    
    SLICE_X184Y23        FDCE (Recov_fdce_C_CLR)     -0.154    38.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 29.696    

Slack (MET) :             29.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.402ns (13.203%)  route 2.643ns (86.797%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 38.399 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     9.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X184Y23        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.799    38.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X184Y23        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.760    39.159    
                         clock uncertainty           -0.035    39.124    
    SLICE_X184Y23        FDCE (Recov_fdce_C_CLR)     -0.154    38.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 29.696    

Slack (MET) :             29.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.402ns (13.604%)  route 2.553ns (86.396%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 38.400 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.410     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X185Y22        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.800    38.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X185Y22        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.760    39.160    
                         clock uncertainty           -0.035    39.125    
    SLICE_X185Y22        FDCE (Recov_fdce_C_CLR)     -0.212    38.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 29.729    

Slack (MET) :             29.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.402ns (13.604%)  route 2.553ns (86.396%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 38.400 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.410     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X185Y22        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.800    38.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X185Y22        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.760    39.160    
                         clock uncertainty           -0.035    39.125    
    SLICE_X185Y22        FDCE (Recov_fdce_C_CLR)     -0.212    38.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 29.729    

Slack (MET) :             29.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.402ns (13.604%)  route 2.553ns (86.396%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 38.400 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.410     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X185Y22        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.800    38.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X185Y22        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.760    39.160    
                         clock uncertainty           -0.035    39.125    
    SLICE_X185Y22        FDCE (Recov_fdce_C_CLR)     -0.212    38.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 29.729    

Slack (MET) :             29.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.402ns (13.604%)  route 2.553ns (86.396%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 38.400 - 33.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.175     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.961     6.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X190Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y44        FDRE (Prop_fdre_C_Q)         0.236     6.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.270     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X186Y39        LUT4 (Prop_lut4_I0_O)        0.123     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.873     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X185Y25        LUT1 (Prop_lut1_I0_O)        0.043     8.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.410     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X185Y22        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.517    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.800    38.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X185Y22        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.760    39.160    
                         clock uncertainty           -0.035    39.125    
    SLICE_X185Y22        FDCE (Recov_fdce_C_CLR)     -0.212    38.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 29.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.925%)  route 0.113ns (53.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     3.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y0         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y0         FDPE (Prop_fdpe_C_Q)         0.100     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X181Y0         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089     3.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X181Y0         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.626     3.123    
    SLICE_X181Y0         FDCE (Remov_fdce_C_CLR)     -0.069     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.925%)  route 0.113ns (53.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     3.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y0         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y0         FDPE (Prop_fdpe_C_Q)         0.100     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.113     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X181Y0         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089     3.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X181Y0         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.626     3.123    
    SLICE_X181Y0         FDCE (Remov_fdce_C_CLR)     -0.069     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.984%)  route 0.105ns (47.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.646ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.796     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y5         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y5         FDPE (Prop_fdpe_C_Q)         0.118     3.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     3.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X176Y6         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.058     3.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X176Y6         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.646     3.072    
    SLICE_X176Y6         FDCE (Remov_fdce_C_CLR)     -0.050     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.984%)  route 0.105ns (47.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.646ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.796     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y5         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y5         FDPE (Prop_fdpe_C_Q)         0.118     3.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     3.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X176Y6         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.058     3.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X176Y6         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.646     3.072    
    SLICE_X176Y6         FDCE (Remov_fdce_C_CLR)     -0.050     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.984%)  route 0.105ns (47.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.646ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.796     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y5         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y5         FDPE (Prop_fdpe_C_Q)         0.118     3.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     3.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X176Y6         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.058     3.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X176Y6         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.646     3.072    
    SLICE_X176Y6         FDCE (Remov_fdce_C_CLR)     -0.050     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.984%)  route 0.105ns (47.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.646ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.796     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y5         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y5         FDPE (Prop_fdpe_C_Q)         0.118     3.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     3.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X176Y6         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.058     3.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X176Y6         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.646     3.072    
    SLICE_X176Y6         FDPE (Remov_fdpe_C_PRE)     -0.052     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.466%)  route 0.160ns (61.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     3.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y0         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y0         FDPE (Prop_fdpe_C_Q)         0.100     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.160     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X180Y0         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089     3.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X180Y0         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.626     3.123    
    SLICE_X180Y0         FDCE (Remov_fdce_C_CLR)     -0.050     3.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.466%)  route 0.160ns (61.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     3.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y0         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y0         FDPE (Prop_fdpe_C_Q)         0.100     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.160     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X180Y0         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089     3.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X180Y0         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.626     3.123    
    SLICE_X180Y0         FDCE (Remov_fdce_C_CLR)     -0.050     3.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.466%)  route 0.160ns (61.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     3.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y0         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y0         FDPE (Prop_fdpe_C_Q)         0.100     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.160     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X180Y0         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089     3.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X180Y0         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.626     3.123    
    SLICE_X180Y0         FDCE (Remov_fdce_C_CLR)     -0.050     3.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.984%)  route 0.105ns (47.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.646ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.236     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.796     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y5         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y5         FDPE (Prop_fdpe_C_Q)         0.118     3.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     3.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X177Y6         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.630     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.058     3.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X177Y6         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.646     3.072    
    SLICE_X177Y6         FDCE (Remov_fdce_C_CLR)     -0.069     3.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.278    





