{
  "design": {
    "design_info": {
      "boundary_crc": "0xB56C43F59A5E8346",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../zxrtc.gen/sources_1/bd/tb",
      "name": "tb",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "xlconcat_0": "",
      "ledsegment_wrapper_0": "",
      "axi_iic_0": "",
      "fifo_generator_0": "",
      "fifo_generator_1": "",
      "axi_controller_0": ""
    },
    "interface_ports": {
      "rtc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "addri_0": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "addro_0": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "dati_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "dato_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "rd_ack_0": {
        "direction": "O"
      },
      "rd_t_0": {
        "direction": "I"
      },
      "wr_ack_0": {
        "direction": "O"
      },
      "wr_t_0": {
        "direction": "I"
      },
      "anodes_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "cathodes_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "tb_clk_wiz_0_0",
        "xci_path": "ip\\tb_clk_wiz_0_0\\tb_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "300.893"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "293.793"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "28"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "49.875"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "35.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "tb_proc_sys_reset_0_0",
        "xci_path": "ip\\tb_proc_sys_reset_0_0\\tb_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "tb_xlconcat_0_0",
        "xci_path": "ip\\tb_xlconcat_0_0\\tb_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN1_WIDTH": {
            "value": "2"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "9"
          },
          "NUM_PORTS": {
            "value": "7"
          }
        }
      },
      "ledsegment_wrapper_0": {
        "vlnv": "xilinx.com:user:ledsegment_wrapper:1.0",
        "xci_name": "tb_ledsegment_wrapper_0_0",
        "xci_path": "ip\\tb_ledsegment_wrapper_0_0\\tb_ledsegment_wrapper_0_0.xci",
        "inst_hier_path": "ledsegment_wrapper_0"
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "tb_axi_iic_0_0",
        "xci_path": "ip\\tb_axi_iic_0_0\\tb_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0"
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "tb_fifo_generator_0_0",
        "xci_path": "ip\\tb_fifo_generator_0_0\\tb_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Input_Data_Width": {
            "value": "17"
          },
          "Output_Data_Width": {
            "value": "17"
          }
        }
      },
      "fifo_generator_1": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "tb_fifo_generator_1_0",
        "xci_path": "ip\\tb_fifo_generator_1_0\\tb_fifo_generator_1_0.xci",
        "inst_hier_path": "fifo_generator_1",
        "parameters": {
          "Input_Data_Width": {
            "value": "16"
          },
          "Output_Data_Width": {
            "value": "16"
          },
          "Valid_Flag": {
            "value": "true"
          },
          "Write_Acknowledge_Flag": {
            "value": "true"
          }
        }
      },
      "axi_controller_0": {
        "vlnv": "xilinx.com:module_ref:axi_controller:1.0",
        "xci_name": "tb_axi_controller_0_0",
        "xci_path": "ip\\tb_axi_controller_0_0\\tb_axi_controller_0_0.xci",
        "inst_hier_path": "axi_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_controller",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "fifo_write": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "wr_data",
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "wr_en",
                "direction": "O"
              }
            }
          },
          "fifo_read": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "rd_data",
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "almost_empty",
                "direction": "I"
              }
            }
          },
          "interface_aximm": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "9",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "address_space_ref": "interface_aximm",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x000001FF",
              "width": "9"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "AWADDR",
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "WREADY",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "BREADY",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "ARADDR",
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "wr_ack": {
            "direction": "I"
          },
          "valid": {
            "direction": "I"
          },
          "clk_peripheral": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "interface_aximm",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "interface_aximm": {
              "range": "64K",
              "width": "16"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_controller_0_interface_aximm": {
        "interface_ports": [
          "axi_controller_0/interface_aximm",
          "axi_iic_0/S_AXI"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "rtc",
          "axi_iic_0/IIC"
        ]
      }
    },
    "nets": {
      "addri_0_1": {
        "ports": [
          "addri_0"
        ]
      },
      "axi_controller_0_addro": {
        "ports": [
          "addro_0"
        ]
      },
      "axi_controller_0_dato": {
        "ports": [
          "dato_0"
        ]
      },
      "axi_controller_0_rd_ack": {
        "ports": [
          "rd_ack_0"
        ]
      },
      "axi_controller_0_rstate": {
        "ports": [
          "xlconcat_0/In2"
        ]
      },
      "axi_controller_0_state": {
        "ports": [
          "xlconcat_0/In0"
        ]
      },
      "axi_controller_0_wr_ack": {
        "ports": [
          "wr_ack_0"
        ]
      },
      "axi_controller_0_wstate": {
        "ports": [
          "xlconcat_0/In4"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "ledsegment_wrapper_0/clock_i",
          "axi_iic_0/s_axi_aclk",
          "axi_controller_0/clk_peripheral"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "dati_0_1": {
        "ports": [
          "dati_0"
        ]
      },
      "ledsegment_wrapper_0_anodes": {
        "ports": [
          "ledsegment_wrapper_0/anodes",
          "anodes_0"
        ]
      },
      "ledsegment_wrapper_0_cathodes": {
        "ports": [
          "ledsegment_wrapper_0/cathodes",
          "cathodes_0"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "ledsegment_wrapper_0/resetn_i",
          "axi_iic_0/s_axi_aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "axi_controller_0/reset"
        ]
      },
      "rd_t_0_1": {
        "ports": [
          "rd_t_0"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/resetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "wr_t_0_1": {
        "ports": [
          "wr_t_0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "ledsegment_wrapper_0/value_i"
        ]
      }
    },
    "addressing": {
      "/axi_controller_0": {
        "address_spaces": {
          "interface_aximm": {
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x0000",
                "range": "512"
              }
            }
          }
        }
      }
    }
  }
}