$date
	Tue Jan 11 10:02:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2x1_str_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$var wire 1 % out1 $end
$var wire 1 & out2 $end
$var wire 1 $ sel $end
$var wire 1 ' selb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#10
0'
1$
#20
1!
1&
1'
0$
1#
#30
0!
0&
0'
1$
#40
1'
0$
0#
1"
#50
1!
1%
0'
1$
#60
1&
0%
1'
0$
1#
#70
0&
1%
0'
1$
#80
