Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Nov 30 18:40:33 2015

drc -z UART_echo_test_module.ncd UART_echo_test_module.pcf

WARNING:PhysDesignRules:367 - The signal <fifo_tx/Mram_FIFO1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo_rx/Mram_FIFO1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
