// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/09/2025 18:04:45"

// 
// Device: Altera EP4CGX110DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Block1 (
	locked,
	inclk0,
	areset,
	Y,
	load,
	parallel_in,
	CERO,
	UNO,
	pulso_384,
	Q,
	so);
output 	locked;
input 	inclk0;
input 	areset;
output 	Y;
input 	load;
input 	[383:0] parallel_in;
output 	CERO;
output 	UNO;
output 	pulso_384;
output 	Q;
output 	so;

// Design Ports Information
// locked	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CERO	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UNO	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pulso_384	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// so	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// areset	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inclk0	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[383]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[382]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[381]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[380]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[379]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[378]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[377]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[376]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[375]	=>  Location: PIN_AJ13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[374]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[373]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[372]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[371]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[370]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[369]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[368]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[367]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[366]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[365]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[364]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[363]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[362]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[361]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[360]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[359]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[358]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[357]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[356]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[355]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[354]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[353]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[352]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[351]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[350]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[349]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[348]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[347]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[346]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[345]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[344]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[343]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[342]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[341]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[340]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[339]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[338]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[337]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[336]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[335]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[334]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[333]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[332]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[331]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[330]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[329]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[328]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[327]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[326]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[325]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[324]	=>  Location: PIN_AJ28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[323]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[322]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[321]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[320]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[319]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[318]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[317]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[316]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[315]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[314]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[313]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[312]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[311]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[310]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[309]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[308]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[307]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[306]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[305]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[304]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[303]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[302]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[301]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[300]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[299]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[298]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[297]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[296]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[295]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[294]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[293]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[292]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[291]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[290]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[289]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[288]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[287]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[286]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[285]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[284]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[283]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[282]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[281]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[280]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[279]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[278]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[277]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[276]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[275]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[274]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[273]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[272]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[271]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[270]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[269]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[268]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[267]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[266]	=>  Location: PIN_H30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[265]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[264]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[263]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[262]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[261]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[260]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[259]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[258]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[257]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[256]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[255]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[254]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[253]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[252]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[251]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[250]	=>  Location: PIN_V30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[249]	=>  Location: PIN_V29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[248]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[247]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[246]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[245]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[244]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[243]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[242]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[241]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[240]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[239]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[238]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[237]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[236]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[235]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[234]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[233]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[232]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[231]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[230]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[229]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[228]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[227]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[226]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[225]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[224]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[223]	=>  Location: PIN_AA29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[222]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[221]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[220]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[219]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[218]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[217]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[216]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[215]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[214]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[213]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[212]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[211]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[210]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[209]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[208]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[207]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[206]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[205]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[204]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[203]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[202]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[201]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[200]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[199]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[198]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[197]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[196]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[195]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[194]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[193]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[192]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[191]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[190]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[189]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[188]	=>  Location: PIN_AJ3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[187]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[186]	=>  Location: PIN_AK5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[185]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[184]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[183]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[182]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[181]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[180]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[179]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[178]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[177]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[176]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[175]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[174]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[173]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[172]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[171]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[170]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[169]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[168]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[167]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[166]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[165]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[164]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[163]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[162]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[161]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[160]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[159]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[158]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[157]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[156]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[155]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[154]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[153]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[152]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[151]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[150]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[149]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[148]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[147]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[146]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[145]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[144]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[143]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[142]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[141]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[140]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[139]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[138]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[137]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[136]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[135]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[134]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[133]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[132]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[131]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[130]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[129]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[128]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[127]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[126]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[125]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[124]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[123]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[122]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[121]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[120]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[119]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[118]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[117]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[116]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[115]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[114]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[113]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[112]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[111]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[110]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[109]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[108]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[107]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[106]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[105]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[104]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[103]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[102]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[101]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[100]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[99]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[98]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[97]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[96]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[95]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[94]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[93]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[92]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[91]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[90]	=>  Location: PIN_B27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[89]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[88]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[87]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[86]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[85]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[84]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[83]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[82]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[81]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[80]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[79]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[78]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[77]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[76]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[75]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[74]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[73]	=>  Location: PIN_F29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[72]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[71]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[70]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[69]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[68]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[67]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[66]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[65]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[64]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[63]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[62]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[61]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[60]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[59]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[58]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[57]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[56]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[55]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[54]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[53]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[52]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[51]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[50]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[49]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[48]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[47]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[46]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[45]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[44]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[43]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[42]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[41]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[40]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[39]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[38]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[37]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[36]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[35]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[34]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[33]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[32]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[31]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[30]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[29]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[28]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[27]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[26]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[25]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[24]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[23]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[22]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[21]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[20]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[19]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[18]	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[17]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[16]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[15]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[14]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[13]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[12]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[11]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[10]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[9]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[8]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[5]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[4]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[3]	=>  Location: PIN_A29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[2]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[1]	=>  Location: PIN_T29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parallel_in[0]	=>  Location: PIN_B30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("prubaleds_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \inst12|count[1]~12_combout ;
wire \inst12|count[6]~22_combout ;
wire \inst12|LessThan0~0_combout ;
wire \inst1|shift_reg~1_combout ;
wire \inst1|shift_reg~2_combout ;
wire \inst1|shift_reg~3_combout ;
wire \inst1|shift_reg~4_combout ;
wire \inst1|shift_reg~5_combout ;
wire \inst1|shift_reg~6_combout ;
wire \inst1|shift_reg~7_combout ;
wire \inst1|shift_reg~8_combout ;
wire \inst1|shift_reg~9_combout ;
wire \inst1|shift_reg~10_combout ;
wire \inst1|shift_reg~11_combout ;
wire \inst1|shift_reg~12_combout ;
wire \inst1|shift_reg~13_combout ;
wire \inst1|shift_reg~14_combout ;
wire \inst1|shift_reg~15_combout ;
wire \inst1|shift_reg~16_combout ;
wire \inst1|shift_reg~17_combout ;
wire \inst1|shift_reg~18_combout ;
wire \inst1|shift_reg~19_combout ;
wire \inst1|shift_reg~20_combout ;
wire \inst1|shift_reg~21_combout ;
wire \inst1|shift_reg~22_combout ;
wire \inst1|shift_reg~23_combout ;
wire \inst1|shift_reg~24_combout ;
wire \inst1|shift_reg~25_combout ;
wire \inst1|shift_reg~26_combout ;
wire \inst1|shift_reg~27_combout ;
wire \inst1|shift_reg~28_combout ;
wire \inst1|shift_reg~29_combout ;
wire \inst1|shift_reg~30_combout ;
wire \inst1|shift_reg~31_combout ;
wire \inst1|shift_reg~32_combout ;
wire \inst1|shift_reg~33_combout ;
wire \inst1|shift_reg~34_combout ;
wire \inst1|shift_reg~35_combout ;
wire \inst1|shift_reg~36_combout ;
wire \inst1|shift_reg~37_combout ;
wire \inst1|shift_reg~38_combout ;
wire \inst1|shift_reg~39_combout ;
wire \inst1|shift_reg~40_combout ;
wire \inst1|shift_reg~41_combout ;
wire \inst1|shift_reg~42_combout ;
wire \inst1|shift_reg~43_combout ;
wire \inst1|shift_reg~44_combout ;
wire \inst1|shift_reg~45_combout ;
wire \inst1|shift_reg~46_combout ;
wire \inst1|shift_reg~47_combout ;
wire \inst1|shift_reg~48_combout ;
wire \inst1|shift_reg~49_combout ;
wire \inst1|shift_reg~50_combout ;
wire \inst1|shift_reg~51_combout ;
wire \inst1|shift_reg~52_combout ;
wire \inst1|shift_reg~53_combout ;
wire \inst1|shift_reg~54_combout ;
wire \inst1|shift_reg~55_combout ;
wire \inst1|shift_reg~56_combout ;
wire \inst1|shift_reg~57_combout ;
wire \inst1|shift_reg~58_combout ;
wire \inst1|shift_reg~59_combout ;
wire \inst1|shift_reg~60_combout ;
wire \inst1|shift_reg~61_combout ;
wire \inst1|shift_reg~62_combout ;
wire \inst1|shift_reg~63_combout ;
wire \inst1|shift_reg~64_combout ;
wire \inst1|shift_reg~65_combout ;
wire \inst1|shift_reg~66_combout ;
wire \inst1|shift_reg~67_combout ;
wire \inst1|shift_reg~68_combout ;
wire \inst1|shift_reg~69_combout ;
wire \inst1|shift_reg~70_combout ;
wire \inst1|shift_reg~71_combout ;
wire \inst1|shift_reg~72_combout ;
wire \inst1|shift_reg~73_combout ;
wire \inst1|shift_reg~74_combout ;
wire \inst1|shift_reg~75_combout ;
wire \inst1|shift_reg~76_combout ;
wire \inst1|shift_reg~77_combout ;
wire \inst1|shift_reg~78_combout ;
wire \inst1|shift_reg~79_combout ;
wire \inst1|shift_reg~80_combout ;
wire \inst1|shift_reg~81_combout ;
wire \inst1|shift_reg~82_combout ;
wire \inst1|shift_reg~83_combout ;
wire \inst1|shift_reg~84_combout ;
wire \inst1|shift_reg~85_combout ;
wire \inst1|shift_reg~86_combout ;
wire \inst1|shift_reg~87_combout ;
wire \inst1|shift_reg~88_combout ;
wire \inst1|shift_reg~89_combout ;
wire \inst1|shift_reg~90_combout ;
wire \inst1|shift_reg~91_combout ;
wire \inst1|shift_reg~92_combout ;
wire \inst1|shift_reg~93_combout ;
wire \inst1|shift_reg~94_combout ;
wire \inst1|shift_reg~95_combout ;
wire \inst1|shift_reg~96_combout ;
wire \inst1|shift_reg~97_combout ;
wire \inst1|shift_reg~98_combout ;
wire \inst1|shift_reg~99_combout ;
wire \inst1|shift_reg~100_combout ;
wire \inst1|shift_reg~101_combout ;
wire \inst1|shift_reg~102_combout ;
wire \inst1|shift_reg~103_combout ;
wire \inst1|shift_reg~104_combout ;
wire \inst1|shift_reg~105_combout ;
wire \inst1|shift_reg~106_combout ;
wire \inst1|shift_reg~107_combout ;
wire \inst1|shift_reg~108_combout ;
wire \inst1|shift_reg~109_combout ;
wire \inst1|shift_reg~110_combout ;
wire \inst1|shift_reg~111_combout ;
wire \inst1|shift_reg~112_combout ;
wire \inst1|shift_reg~113_combout ;
wire \inst1|shift_reg~114_combout ;
wire \inst1|shift_reg~115_combout ;
wire \inst1|shift_reg~116_combout ;
wire \inst1|shift_reg~117_combout ;
wire \inst1|shift_reg~118_combout ;
wire \inst1|shift_reg~119_combout ;
wire \inst1|shift_reg~120_combout ;
wire \inst1|shift_reg~121_combout ;
wire \inst1|shift_reg~122_combout ;
wire \inst1|shift_reg~123_combout ;
wire \inst1|shift_reg~124_combout ;
wire \inst1|shift_reg~125_combout ;
wire \inst1|shift_reg~126_combout ;
wire \inst1|shift_reg~127_combout ;
wire \inst1|shift_reg~128_combout ;
wire \inst1|shift_reg~129_combout ;
wire \inst1|shift_reg~130_combout ;
wire \inst1|shift_reg~131_combout ;
wire \inst1|shift_reg~132_combout ;
wire \inst1|shift_reg~133_combout ;
wire \inst1|shift_reg~134_combout ;
wire \inst1|shift_reg~135_combout ;
wire \inst1|shift_reg~136_combout ;
wire \inst1|shift_reg~137_combout ;
wire \inst1|shift_reg~138_combout ;
wire \inst1|shift_reg~139_combout ;
wire \inst1|shift_reg~140_combout ;
wire \inst1|shift_reg~141_combout ;
wire \inst1|shift_reg~142_combout ;
wire \inst1|shift_reg~143_combout ;
wire \inst1|shift_reg~144_combout ;
wire \inst1|shift_reg~145_combout ;
wire \inst1|shift_reg~146_combout ;
wire \inst1|shift_reg~147_combout ;
wire \inst1|shift_reg~148_combout ;
wire \inst1|shift_reg~149_combout ;
wire \inst1|shift_reg~150_combout ;
wire \inst1|shift_reg~151_combout ;
wire \inst1|shift_reg~152_combout ;
wire \inst1|shift_reg~153_combout ;
wire \inst1|shift_reg~154_combout ;
wire \inst1|shift_reg~155_combout ;
wire \inst1|shift_reg~156_combout ;
wire \inst1|shift_reg~157_combout ;
wire \inst1|shift_reg~158_combout ;
wire \inst1|shift_reg~159_combout ;
wire \inst1|shift_reg~160_combout ;
wire \inst1|shift_reg~161_combout ;
wire \inst1|shift_reg~162_combout ;
wire \inst1|shift_reg~163_combout ;
wire \inst1|shift_reg~164_combout ;
wire \inst1|shift_reg~165_combout ;
wire \inst1|shift_reg~166_combout ;
wire \inst1|shift_reg~167_combout ;
wire \inst1|shift_reg~168_combout ;
wire \inst1|shift_reg~169_combout ;
wire \inst1|shift_reg~170_combout ;
wire \inst1|shift_reg~171_combout ;
wire \inst1|shift_reg~172_combout ;
wire \inst1|shift_reg~173_combout ;
wire \inst1|shift_reg~174_combout ;
wire \inst1|shift_reg~175_combout ;
wire \inst1|shift_reg~176_combout ;
wire \inst1|shift_reg~177_combout ;
wire \inst1|shift_reg~178_combout ;
wire \inst1|shift_reg~179_combout ;
wire \inst1|shift_reg~180_combout ;
wire \inst1|shift_reg~181_combout ;
wire \inst1|shift_reg~182_combout ;
wire \inst1|shift_reg~183_combout ;
wire \inst1|shift_reg~184_combout ;
wire \inst1|shift_reg~185_combout ;
wire \inst1|shift_reg~186_combout ;
wire \inst1|shift_reg~187_combout ;
wire \inst1|shift_reg~188_combout ;
wire \inst1|shift_reg~189_combout ;
wire \inst1|shift_reg~190_combout ;
wire \inst1|shift_reg~191_combout ;
wire \inst1|shift_reg~192_combout ;
wire \inst1|shift_reg~193_combout ;
wire \inst1|shift_reg~194_combout ;
wire \inst1|shift_reg~195_combout ;
wire \inst1|shift_reg~196_combout ;
wire \inst1|shift_reg~197_combout ;
wire \inst1|shift_reg~198_combout ;
wire \inst1|shift_reg~199_combout ;
wire \inst1|shift_reg~200_combout ;
wire \inst1|shift_reg~201_combout ;
wire \inst1|shift_reg~202_combout ;
wire \inst1|shift_reg~203_combout ;
wire \inst1|shift_reg~204_combout ;
wire \inst1|shift_reg~205_combout ;
wire \inst1|shift_reg~206_combout ;
wire \inst1|shift_reg~207_combout ;
wire \inst1|shift_reg~208_combout ;
wire \inst1|shift_reg~209_combout ;
wire \inst1|shift_reg~210_combout ;
wire \inst1|shift_reg~211_combout ;
wire \inst1|shift_reg~212_combout ;
wire \inst1|shift_reg~213_combout ;
wire \inst1|shift_reg~214_combout ;
wire \inst1|shift_reg~215_combout ;
wire \inst1|shift_reg~216_combout ;
wire \inst1|shift_reg~217_combout ;
wire \inst1|shift_reg~218_combout ;
wire \inst1|shift_reg~219_combout ;
wire \inst1|shift_reg~220_combout ;
wire \inst1|shift_reg~221_combout ;
wire \inst1|shift_reg~222_combout ;
wire \inst1|shift_reg~223_combout ;
wire \inst1|shift_reg~224_combout ;
wire \inst1|shift_reg~225_combout ;
wire \inst1|shift_reg~226_combout ;
wire \inst1|shift_reg~227_combout ;
wire \inst1|shift_reg~228_combout ;
wire \inst1|shift_reg~229_combout ;
wire \inst1|shift_reg~230_combout ;
wire \inst1|shift_reg~231_combout ;
wire \inst1|shift_reg~232_combout ;
wire \inst1|shift_reg~233_combout ;
wire \inst1|shift_reg~234_combout ;
wire \inst1|shift_reg~235_combout ;
wire \inst1|shift_reg~236_combout ;
wire \inst1|shift_reg~237_combout ;
wire \inst1|shift_reg~238_combout ;
wire \inst1|shift_reg~239_combout ;
wire \inst1|shift_reg~240_combout ;
wire \inst1|shift_reg~241_combout ;
wire \inst1|shift_reg~242_combout ;
wire \inst1|shift_reg~243_combout ;
wire \inst1|shift_reg~244_combout ;
wire \inst1|shift_reg~245_combout ;
wire \inst1|shift_reg~246_combout ;
wire \inst1|shift_reg~247_combout ;
wire \inst1|shift_reg~248_combout ;
wire \inst1|shift_reg~249_combout ;
wire \inst1|shift_reg~250_combout ;
wire \inst1|shift_reg~251_combout ;
wire \inst1|shift_reg~252_combout ;
wire \inst1|shift_reg~253_combout ;
wire \inst1|shift_reg~254_combout ;
wire \inst1|shift_reg~255_combout ;
wire \inst1|shift_reg~256_combout ;
wire \inst1|shift_reg~257_combout ;
wire \inst1|shift_reg~258_combout ;
wire \inst1|shift_reg~259_combout ;
wire \inst1|shift_reg~260_combout ;
wire \inst1|shift_reg~261_combout ;
wire \inst1|shift_reg~262_combout ;
wire \inst1|shift_reg~263_combout ;
wire \inst1|shift_reg~264_combout ;
wire \inst1|shift_reg~265_combout ;
wire \inst1|shift_reg~266_combout ;
wire \inst1|shift_reg~267_combout ;
wire \inst1|shift_reg~268_combout ;
wire \inst1|shift_reg~269_combout ;
wire \inst1|shift_reg~270_combout ;
wire \inst1|shift_reg~271_combout ;
wire \inst1|shift_reg~272_combout ;
wire \inst1|shift_reg~273_combout ;
wire \inst1|shift_reg~274_combout ;
wire \inst1|shift_reg~275_combout ;
wire \inst1|shift_reg~276_combout ;
wire \inst1|shift_reg~277_combout ;
wire \inst1|shift_reg~278_combout ;
wire \inst1|shift_reg~279_combout ;
wire \inst1|shift_reg~280_combout ;
wire \inst1|shift_reg~281_combout ;
wire \inst1|shift_reg~282_combout ;
wire \inst1|shift_reg~283_combout ;
wire \inst1|shift_reg~284_combout ;
wire \inst1|shift_reg~285_combout ;
wire \inst1|shift_reg~286_combout ;
wire \inst1|shift_reg~287_combout ;
wire \inst1|shift_reg~288_combout ;
wire \inst1|shift_reg~289_combout ;
wire \inst1|shift_reg~290_combout ;
wire \inst1|shift_reg~291_combout ;
wire \inst1|shift_reg~292_combout ;
wire \inst1|shift_reg~293_combout ;
wire \inst1|shift_reg~294_combout ;
wire \inst1|shift_reg~295_combout ;
wire \inst1|shift_reg~296_combout ;
wire \inst1|shift_reg~297_combout ;
wire \inst1|shift_reg~298_combout ;
wire \inst1|shift_reg~299_combout ;
wire \inst1|shift_reg~300_combout ;
wire \inst1|shift_reg~301_combout ;
wire \inst1|shift_reg~302_combout ;
wire \inst1|shift_reg~303_combout ;
wire \inst1|shift_reg~304_combout ;
wire \inst1|shift_reg~305_combout ;
wire \inst1|shift_reg~306_combout ;
wire \inst1|shift_reg~307_combout ;
wire \inst1|shift_reg~308_combout ;
wire \inst1|shift_reg~309_combout ;
wire \inst1|shift_reg~310_combout ;
wire \inst1|shift_reg~311_combout ;
wire \inst1|shift_reg~312_combout ;
wire \inst1|shift_reg~313_combout ;
wire \inst1|shift_reg~314_combout ;
wire \inst1|shift_reg~315_combout ;
wire \inst1|shift_reg~316_combout ;
wire \inst1|shift_reg~317_combout ;
wire \inst1|shift_reg~318_combout ;
wire \inst1|shift_reg~319_combout ;
wire \inst1|shift_reg~320_combout ;
wire \inst1|shift_reg~321_combout ;
wire \inst1|shift_reg~322_combout ;
wire \inst1|shift_reg~323_combout ;
wire \inst1|shift_reg~324_combout ;
wire \inst1|shift_reg~325_combout ;
wire \inst1|shift_reg~326_combout ;
wire \inst1|shift_reg~327_combout ;
wire \inst1|shift_reg~328_combout ;
wire \inst1|shift_reg~329_combout ;
wire \inst1|shift_reg~330_combout ;
wire \inst1|shift_reg~331_combout ;
wire \inst1|shift_reg~332_combout ;
wire \inst1|shift_reg~333_combout ;
wire \inst1|shift_reg~334_combout ;
wire \inst1|shift_reg~335_combout ;
wire \inst1|shift_reg~336_combout ;
wire \inst1|shift_reg~337_combout ;
wire \inst1|shift_reg~338_combout ;
wire \inst1|shift_reg~339_combout ;
wire \inst1|shift_reg~340_combout ;
wire \inst1|shift_reg~341_combout ;
wire \inst1|shift_reg~342_combout ;
wire \inst1|shift_reg~343_combout ;
wire \inst1|shift_reg~344_combout ;
wire \inst1|shift_reg~345_combout ;
wire \inst1|shift_reg~346_combout ;
wire \inst1|shift_reg~347_combout ;
wire \inst1|shift_reg~348_combout ;
wire \inst1|shift_reg~349_combout ;
wire \inst1|shift_reg~350_combout ;
wire \inst1|shift_reg~351_combout ;
wire \inst1|shift_reg~352_combout ;
wire \inst1|shift_reg~353_combout ;
wire \inst1|shift_reg~354_combout ;
wire \inst1|shift_reg~355_combout ;
wire \inst1|shift_reg~356_combout ;
wire \inst1|shift_reg~357_combout ;
wire \inst1|shift_reg~358_combout ;
wire \inst1|shift_reg~359_combout ;
wire \inst1|shift_reg~360_combout ;
wire \inst1|shift_reg~361_combout ;
wire \inst1|shift_reg~362_combout ;
wire \inst1|shift_reg~363_combout ;
wire \inst1|shift_reg~364_combout ;
wire \inst1|shift_reg~365_combout ;
wire \inst1|shift_reg~366_combout ;
wire \inst1|shift_reg~367_combout ;
wire \inst1|shift_reg~368_combout ;
wire \inst1|shift_reg~369_combout ;
wire \inst1|shift_reg~370_combout ;
wire \inst1|shift_reg~371_combout ;
wire \inst1|shift_reg~372_combout ;
wire \inst1|shift_reg~373_combout ;
wire \inst1|shift_reg~374_combout ;
wire \inst1|shift_reg~375_combout ;
wire \inst1|shift_reg~376_combout ;
wire \inst1|shift_reg~377_combout ;
wire \inst1|shift_reg~378_combout ;
wire \inst1|shift_reg~379_combout ;
wire \inst1|shift_reg~380_combout ;
wire \inst1|shift_reg~381_combout ;
wire \inst1|shift_reg~382_combout ;
wire \inst1|shift_reg~383_combout ;
wire \parallel_in[382]~input_o ;
wire \parallel_in[381]~input_o ;
wire \parallel_in[380]~input_o ;
wire \parallel_in[379]~input_o ;
wire \parallel_in[378]~input_o ;
wire \parallel_in[377]~input_o ;
wire \parallel_in[376]~input_o ;
wire \parallel_in[375]~input_o ;
wire \parallel_in[374]~input_o ;
wire \parallel_in[373]~input_o ;
wire \parallel_in[372]~input_o ;
wire \parallel_in[371]~input_o ;
wire \parallel_in[370]~input_o ;
wire \parallel_in[369]~input_o ;
wire \parallel_in[368]~input_o ;
wire \parallel_in[367]~input_o ;
wire \parallel_in[366]~input_o ;
wire \parallel_in[365]~input_o ;
wire \parallel_in[364]~input_o ;
wire \parallel_in[363]~input_o ;
wire \parallel_in[362]~input_o ;
wire \parallel_in[361]~input_o ;
wire \parallel_in[360]~input_o ;
wire \parallel_in[359]~input_o ;
wire \parallel_in[358]~input_o ;
wire \parallel_in[357]~input_o ;
wire \parallel_in[356]~input_o ;
wire \parallel_in[355]~input_o ;
wire \parallel_in[354]~input_o ;
wire \parallel_in[353]~input_o ;
wire \parallel_in[352]~input_o ;
wire \parallel_in[351]~input_o ;
wire \parallel_in[350]~input_o ;
wire \parallel_in[349]~input_o ;
wire \parallel_in[348]~input_o ;
wire \parallel_in[347]~input_o ;
wire \parallel_in[346]~input_o ;
wire \parallel_in[345]~input_o ;
wire \parallel_in[344]~input_o ;
wire \parallel_in[343]~input_o ;
wire \parallel_in[342]~input_o ;
wire \parallel_in[341]~input_o ;
wire \parallel_in[340]~input_o ;
wire \parallel_in[339]~input_o ;
wire \parallel_in[338]~input_o ;
wire \parallel_in[337]~input_o ;
wire \parallel_in[336]~input_o ;
wire \parallel_in[335]~input_o ;
wire \parallel_in[334]~input_o ;
wire \parallel_in[333]~input_o ;
wire \parallel_in[332]~input_o ;
wire \parallel_in[331]~input_o ;
wire \parallel_in[330]~input_o ;
wire \parallel_in[329]~input_o ;
wire \parallel_in[328]~input_o ;
wire \parallel_in[327]~input_o ;
wire \parallel_in[326]~input_o ;
wire \parallel_in[325]~input_o ;
wire \parallel_in[324]~input_o ;
wire \parallel_in[323]~input_o ;
wire \parallel_in[322]~input_o ;
wire \parallel_in[321]~input_o ;
wire \parallel_in[320]~input_o ;
wire \parallel_in[319]~input_o ;
wire \parallel_in[318]~input_o ;
wire \parallel_in[317]~input_o ;
wire \parallel_in[316]~input_o ;
wire \parallel_in[315]~input_o ;
wire \parallel_in[314]~input_o ;
wire \parallel_in[313]~input_o ;
wire \parallel_in[312]~input_o ;
wire \parallel_in[311]~input_o ;
wire \parallel_in[310]~input_o ;
wire \parallel_in[309]~input_o ;
wire \parallel_in[308]~input_o ;
wire \parallel_in[307]~input_o ;
wire \parallel_in[306]~input_o ;
wire \parallel_in[305]~input_o ;
wire \parallel_in[304]~input_o ;
wire \parallel_in[303]~input_o ;
wire \parallel_in[302]~input_o ;
wire \parallel_in[301]~input_o ;
wire \parallel_in[300]~input_o ;
wire \parallel_in[299]~input_o ;
wire \parallel_in[298]~input_o ;
wire \parallel_in[297]~input_o ;
wire \parallel_in[296]~input_o ;
wire \parallel_in[295]~input_o ;
wire \parallel_in[294]~input_o ;
wire \parallel_in[293]~input_o ;
wire \parallel_in[292]~input_o ;
wire \parallel_in[291]~input_o ;
wire \parallel_in[290]~input_o ;
wire \parallel_in[289]~input_o ;
wire \parallel_in[288]~input_o ;
wire \parallel_in[287]~input_o ;
wire \parallel_in[286]~input_o ;
wire \parallel_in[285]~input_o ;
wire \parallel_in[284]~input_o ;
wire \parallel_in[283]~input_o ;
wire \parallel_in[282]~input_o ;
wire \parallel_in[281]~input_o ;
wire \parallel_in[280]~input_o ;
wire \parallel_in[279]~input_o ;
wire \parallel_in[278]~input_o ;
wire \parallel_in[277]~input_o ;
wire \parallel_in[276]~input_o ;
wire \parallel_in[275]~input_o ;
wire \parallel_in[274]~input_o ;
wire \parallel_in[273]~input_o ;
wire \parallel_in[272]~input_o ;
wire \parallel_in[271]~input_o ;
wire \parallel_in[270]~input_o ;
wire \parallel_in[269]~input_o ;
wire \parallel_in[268]~input_o ;
wire \parallel_in[267]~input_o ;
wire \parallel_in[266]~input_o ;
wire \parallel_in[265]~input_o ;
wire \parallel_in[264]~input_o ;
wire \parallel_in[263]~input_o ;
wire \parallel_in[262]~input_o ;
wire \parallel_in[261]~input_o ;
wire \parallel_in[260]~input_o ;
wire \parallel_in[259]~input_o ;
wire \parallel_in[258]~input_o ;
wire \parallel_in[257]~input_o ;
wire \parallel_in[256]~input_o ;
wire \parallel_in[255]~input_o ;
wire \parallel_in[254]~input_o ;
wire \parallel_in[253]~input_o ;
wire \parallel_in[252]~input_o ;
wire \parallel_in[251]~input_o ;
wire \parallel_in[250]~input_o ;
wire \parallel_in[249]~input_o ;
wire \parallel_in[248]~input_o ;
wire \parallel_in[247]~input_o ;
wire \parallel_in[246]~input_o ;
wire \parallel_in[245]~input_o ;
wire \parallel_in[244]~input_o ;
wire \parallel_in[243]~input_o ;
wire \parallel_in[242]~input_o ;
wire \parallel_in[241]~input_o ;
wire \parallel_in[240]~input_o ;
wire \parallel_in[239]~input_o ;
wire \parallel_in[238]~input_o ;
wire \parallel_in[237]~input_o ;
wire \parallel_in[236]~input_o ;
wire \parallel_in[235]~input_o ;
wire \parallel_in[234]~input_o ;
wire \parallel_in[233]~input_o ;
wire \parallel_in[232]~input_o ;
wire \parallel_in[231]~input_o ;
wire \parallel_in[230]~input_o ;
wire \parallel_in[229]~input_o ;
wire \parallel_in[228]~input_o ;
wire \parallel_in[227]~input_o ;
wire \parallel_in[226]~input_o ;
wire \parallel_in[225]~input_o ;
wire \parallel_in[224]~input_o ;
wire \parallel_in[223]~input_o ;
wire \parallel_in[222]~input_o ;
wire \parallel_in[221]~input_o ;
wire \parallel_in[220]~input_o ;
wire \parallel_in[219]~input_o ;
wire \parallel_in[218]~input_o ;
wire \parallel_in[217]~input_o ;
wire \parallel_in[216]~input_o ;
wire \parallel_in[215]~input_o ;
wire \parallel_in[214]~input_o ;
wire \parallel_in[213]~input_o ;
wire \parallel_in[212]~input_o ;
wire \parallel_in[211]~input_o ;
wire \parallel_in[210]~input_o ;
wire \parallel_in[209]~input_o ;
wire \parallel_in[208]~input_o ;
wire \parallel_in[207]~input_o ;
wire \parallel_in[206]~input_o ;
wire \parallel_in[205]~input_o ;
wire \parallel_in[204]~input_o ;
wire \parallel_in[203]~input_o ;
wire \parallel_in[202]~input_o ;
wire \parallel_in[201]~input_o ;
wire \parallel_in[200]~input_o ;
wire \parallel_in[199]~input_o ;
wire \parallel_in[198]~input_o ;
wire \parallel_in[197]~input_o ;
wire \parallel_in[196]~input_o ;
wire \parallel_in[195]~input_o ;
wire \parallel_in[194]~input_o ;
wire \parallel_in[193]~input_o ;
wire \parallel_in[192]~input_o ;
wire \parallel_in[191]~input_o ;
wire \parallel_in[190]~input_o ;
wire \parallel_in[189]~input_o ;
wire \parallel_in[188]~input_o ;
wire \parallel_in[187]~input_o ;
wire \parallel_in[186]~input_o ;
wire \parallel_in[185]~input_o ;
wire \parallel_in[184]~input_o ;
wire \parallel_in[183]~input_o ;
wire \parallel_in[182]~input_o ;
wire \parallel_in[181]~input_o ;
wire \parallel_in[180]~input_o ;
wire \parallel_in[179]~input_o ;
wire \parallel_in[178]~input_o ;
wire \parallel_in[177]~input_o ;
wire \parallel_in[176]~input_o ;
wire \parallel_in[175]~input_o ;
wire \parallel_in[174]~input_o ;
wire \parallel_in[173]~input_o ;
wire \parallel_in[172]~input_o ;
wire \parallel_in[171]~input_o ;
wire \parallel_in[170]~input_o ;
wire \parallel_in[169]~input_o ;
wire \parallel_in[168]~input_o ;
wire \parallel_in[167]~input_o ;
wire \parallel_in[166]~input_o ;
wire \parallel_in[165]~input_o ;
wire \parallel_in[164]~input_o ;
wire \parallel_in[163]~input_o ;
wire \parallel_in[162]~input_o ;
wire \parallel_in[161]~input_o ;
wire \parallel_in[160]~input_o ;
wire \parallel_in[159]~input_o ;
wire \parallel_in[158]~input_o ;
wire \parallel_in[157]~input_o ;
wire \parallel_in[156]~input_o ;
wire \parallel_in[155]~input_o ;
wire \parallel_in[154]~input_o ;
wire \parallel_in[153]~input_o ;
wire \parallel_in[152]~input_o ;
wire \parallel_in[151]~input_o ;
wire \parallel_in[150]~input_o ;
wire \parallel_in[149]~input_o ;
wire \parallel_in[148]~input_o ;
wire \parallel_in[147]~input_o ;
wire \parallel_in[146]~input_o ;
wire \parallel_in[145]~input_o ;
wire \parallel_in[144]~input_o ;
wire \parallel_in[143]~input_o ;
wire \parallel_in[142]~input_o ;
wire \parallel_in[141]~input_o ;
wire \parallel_in[140]~input_o ;
wire \parallel_in[139]~input_o ;
wire \parallel_in[138]~input_o ;
wire \parallel_in[137]~input_o ;
wire \parallel_in[136]~input_o ;
wire \parallel_in[135]~input_o ;
wire \parallel_in[134]~input_o ;
wire \parallel_in[133]~input_o ;
wire \parallel_in[132]~input_o ;
wire \parallel_in[131]~input_o ;
wire \parallel_in[130]~input_o ;
wire \parallel_in[129]~input_o ;
wire \parallel_in[128]~input_o ;
wire \parallel_in[127]~input_o ;
wire \parallel_in[126]~input_o ;
wire \parallel_in[125]~input_o ;
wire \parallel_in[124]~input_o ;
wire \parallel_in[123]~input_o ;
wire \parallel_in[122]~input_o ;
wire \parallel_in[121]~input_o ;
wire \parallel_in[120]~input_o ;
wire \parallel_in[119]~input_o ;
wire \parallel_in[118]~input_o ;
wire \parallel_in[117]~input_o ;
wire \parallel_in[116]~input_o ;
wire \parallel_in[115]~input_o ;
wire \parallel_in[114]~input_o ;
wire \parallel_in[113]~input_o ;
wire \parallel_in[112]~input_o ;
wire \parallel_in[111]~input_o ;
wire \parallel_in[110]~input_o ;
wire \parallel_in[109]~input_o ;
wire \parallel_in[108]~input_o ;
wire \parallel_in[107]~input_o ;
wire \parallel_in[106]~input_o ;
wire \parallel_in[105]~input_o ;
wire \parallel_in[104]~input_o ;
wire \parallel_in[103]~input_o ;
wire \parallel_in[102]~input_o ;
wire \parallel_in[101]~input_o ;
wire \parallel_in[100]~input_o ;
wire \parallel_in[99]~input_o ;
wire \parallel_in[98]~input_o ;
wire \parallel_in[97]~input_o ;
wire \parallel_in[96]~input_o ;
wire \parallel_in[95]~input_o ;
wire \parallel_in[94]~input_o ;
wire \parallel_in[93]~input_o ;
wire \parallel_in[92]~input_o ;
wire \parallel_in[91]~input_o ;
wire \parallel_in[90]~input_o ;
wire \parallel_in[89]~input_o ;
wire \parallel_in[88]~input_o ;
wire \parallel_in[87]~input_o ;
wire \parallel_in[86]~input_o ;
wire \parallel_in[85]~input_o ;
wire \parallel_in[84]~input_o ;
wire \parallel_in[83]~input_o ;
wire \parallel_in[82]~input_o ;
wire \parallel_in[81]~input_o ;
wire \parallel_in[80]~input_o ;
wire \parallel_in[79]~input_o ;
wire \parallel_in[78]~input_o ;
wire \parallel_in[77]~input_o ;
wire \parallel_in[76]~input_o ;
wire \parallel_in[75]~input_o ;
wire \parallel_in[74]~input_o ;
wire \parallel_in[73]~input_o ;
wire \parallel_in[72]~input_o ;
wire \parallel_in[71]~input_o ;
wire \parallel_in[70]~input_o ;
wire \parallel_in[69]~input_o ;
wire \parallel_in[68]~input_o ;
wire \parallel_in[67]~input_o ;
wire \parallel_in[66]~input_o ;
wire \parallel_in[65]~input_o ;
wire \parallel_in[64]~input_o ;
wire \parallel_in[63]~input_o ;
wire \parallel_in[62]~input_o ;
wire \parallel_in[61]~input_o ;
wire \parallel_in[60]~input_o ;
wire \parallel_in[59]~input_o ;
wire \parallel_in[58]~input_o ;
wire \parallel_in[57]~input_o ;
wire \parallel_in[56]~input_o ;
wire \parallel_in[55]~input_o ;
wire \parallel_in[54]~input_o ;
wire \parallel_in[53]~input_o ;
wire \parallel_in[52]~input_o ;
wire \parallel_in[51]~input_o ;
wire \parallel_in[50]~input_o ;
wire \parallel_in[49]~input_o ;
wire \parallel_in[48]~input_o ;
wire \parallel_in[47]~input_o ;
wire \parallel_in[46]~input_o ;
wire \parallel_in[45]~input_o ;
wire \parallel_in[44]~input_o ;
wire \parallel_in[43]~input_o ;
wire \parallel_in[42]~input_o ;
wire \parallel_in[41]~input_o ;
wire \parallel_in[40]~input_o ;
wire \parallel_in[39]~input_o ;
wire \parallel_in[38]~input_o ;
wire \parallel_in[37]~input_o ;
wire \parallel_in[36]~input_o ;
wire \parallel_in[35]~input_o ;
wire \parallel_in[34]~input_o ;
wire \parallel_in[33]~input_o ;
wire \parallel_in[32]~input_o ;
wire \parallel_in[31]~input_o ;
wire \parallel_in[30]~input_o ;
wire \parallel_in[29]~input_o ;
wire \parallel_in[28]~input_o ;
wire \parallel_in[27]~input_o ;
wire \parallel_in[26]~input_o ;
wire \parallel_in[25]~input_o ;
wire \parallel_in[24]~input_o ;
wire \parallel_in[23]~input_o ;
wire \parallel_in[22]~input_o ;
wire \parallel_in[21]~input_o ;
wire \parallel_in[20]~input_o ;
wire \parallel_in[19]~input_o ;
wire \parallel_in[18]~input_o ;
wire \parallel_in[17]~input_o ;
wire \parallel_in[16]~input_o ;
wire \parallel_in[15]~input_o ;
wire \parallel_in[14]~input_o ;
wire \parallel_in[13]~input_o ;
wire \parallel_in[12]~input_o ;
wire \parallel_in[11]~input_o ;
wire \parallel_in[10]~input_o ;
wire \parallel_in[9]~input_o ;
wire \parallel_in[8]~input_o ;
wire \parallel_in[7]~input_o ;
wire \parallel_in[6]~input_o ;
wire \parallel_in[5]~input_o ;
wire \parallel_in[4]~input_o ;
wire \parallel_in[3]~input_o ;
wire \parallel_in[2]~input_o ;
wire \parallel_in[1]~input_o ;
wire \parallel_in[0]~input_o ;
wire \areset~input_o ;
wire \inclk0~input_o ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \inst12|count[0]~9_combout ;
wire \inst12|count[7]~25 ;
wire \inst12|count[8]~26_combout ;
wire \load~input_o ;
wire \inst12|count[8]~11_combout ;
wire \inst12|count[0]~10 ;
wire \inst12|count[1]~13 ;
wire \inst12|count[2]~14_combout ;
wire \inst12|count[2]~15 ;
wire \inst12|count[3]~16_combout ;
wire \inst12|count[3]~17 ;
wire \inst12|count[4]~19 ;
wire \inst12|count[5]~20_combout ;
wire \inst12|count[5]~21 ;
wire \inst12|count[6]~23 ;
wire \inst12|count[7]~24_combout ;
wire \inst12|count[4]~18_combout ;
wire \inst12|LessThan0~1_combout ;
wire \inst12|LessThan0~2_combout ;
wire \inst12|pulso~0_combout ;
wire \inst12|activo~q ;
wire \parallel_in[383]~input_o ;
wire \inst1|shift_reg~0_combout ;
wire \inst7~q ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst2~0_combout ;
wire \inst2~1_combout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CERO_outclk ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [8:0] \inst12|count ;
wire [383:0] \inst1|shift_reg ;

wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: FF_X54_Y1_N17
dffeas \inst12|count[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst12|activo~q ),
	.sload(gnd),
	.ena(\inst12|count[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|count[1] .is_wysiwyg = "true";
defparam \inst12|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y1_N27
dffeas \inst12|count[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst12|activo~q ),
	.sload(gnd),
	.ena(\inst12|count[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|count[6] .is_wysiwyg = "true";
defparam \inst12|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N16
cycloneiv_lcell_comb \inst12|count[1]~12 (
// Equation(s):
// \inst12|count[1]~12_combout  = (\inst12|count [1] & (!\inst12|count[0]~10 )) # (!\inst12|count [1] & ((\inst12|count[0]~10 ) # (GND)))
// \inst12|count[1]~13  = CARRY((!\inst12|count[0]~10 ) # (!\inst12|count [1]))

	.dataa(\inst12|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|count[0]~10 ),
	.combout(\inst12|count[1]~12_combout ),
	.cout(\inst12|count[1]~13 ));
// synopsys translate_off
defparam \inst12|count[1]~12 .lut_mask = 16'h5A5F;
defparam \inst12|count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N26
cycloneiv_lcell_comb \inst12|count[6]~22 (
// Equation(s):
// \inst12|count[6]~22_combout  = (\inst12|count [6] & (\inst12|count[5]~21  $ (GND))) # (!\inst12|count [6] & (!\inst12|count[5]~21  & VCC))
// \inst12|count[6]~23  = CARRY((\inst12|count [6] & !\inst12|count[5]~21 ))

	.dataa(\inst12|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|count[5]~21 ),
	.combout(\inst12|count[6]~22_combout ),
	.cout(\inst12|count[6]~23 ));
// synopsys translate_off
defparam \inst12|count[6]~22 .lut_mask = 16'hA50A;
defparam \inst12|count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N12
cycloneiv_lcell_comb \inst12|LessThan0~0 (
// Equation(s):
// \inst12|LessThan0~0_combout  = (((!\inst12|count [2]) # (!\inst12|count [0])) # (!\inst12|count [3])) # (!\inst12|count [1])

	.dataa(\inst12|count [1]),
	.datab(\inst12|count [3]),
	.datac(\inst12|count [0]),
	.datad(\inst12|count [2]),
	.cin(gnd),
	.combout(\inst12|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \inst12|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N7
dffeas \inst1|shift_reg[382] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [382]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[382] .is_wysiwyg = "true";
defparam \inst1|shift_reg[382] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y1_N15
dffeas \inst1|shift_reg[381] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [381]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[381] .is_wysiwyg = "true";
defparam \inst1|shift_reg[381] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N6
cycloneiv_lcell_comb \inst1|shift_reg~1 (
// Equation(s):
// \inst1|shift_reg~1_combout  = (\load~input_o  & ((\parallel_in[382]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [381]))

	.dataa(\inst1|shift_reg [381]),
	.datab(gnd),
	.datac(\parallel_in[382]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~1 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N19
dffeas \inst1|shift_reg[380] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [380]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[380] .is_wysiwyg = "true";
defparam \inst1|shift_reg[380] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N14
cycloneiv_lcell_comb \inst1|shift_reg~2 (
// Equation(s):
// \inst1|shift_reg~2_combout  = (\load~input_o  & ((\parallel_in[381]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [380]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [380]),
	.datac(\parallel_in[381]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~2 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N9
dffeas \inst1|shift_reg[379] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [379]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[379] .is_wysiwyg = "true";
defparam \inst1|shift_reg[379] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N18
cycloneiv_lcell_comb \inst1|shift_reg~3 (
// Equation(s):
// \inst1|shift_reg~3_combout  = (\load~input_o  & ((\parallel_in[380]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [379]))

	.dataa(\inst1|shift_reg [379]),
	.datab(\parallel_in[380]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~3 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N5
dffeas \inst1|shift_reg[378] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [378]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[378] .is_wysiwyg = "true";
defparam \inst1|shift_reg[378] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N8
cycloneiv_lcell_comb \inst1|shift_reg~4 (
// Equation(s):
// \inst1|shift_reg~4_combout  = (\load~input_o  & (\parallel_in[379]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [378])))

	.dataa(gnd),
	.datab(\parallel_in[379]~input_o ),
	.datac(\inst1|shift_reg [378]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~4 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N1
dffeas \inst1|shift_reg[377] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [377]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[377] .is_wysiwyg = "true";
defparam \inst1|shift_reg[377] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N4
cycloneiv_lcell_comb \inst1|shift_reg~5 (
// Equation(s):
// \inst1|shift_reg~5_combout  = (\load~input_o  & ((\parallel_in[378]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [377]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [377]),
	.datac(\parallel_in[378]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~5 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N27
dffeas \inst1|shift_reg[376] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [376]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[376] .is_wysiwyg = "true";
defparam \inst1|shift_reg[376] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N0
cycloneiv_lcell_comb \inst1|shift_reg~6 (
// Equation(s):
// \inst1|shift_reg~6_combout  = (\load~input_o  & ((\parallel_in[377]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [376]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [376]),
	.datac(\parallel_in[377]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~6 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N21
dffeas \inst1|shift_reg[375] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [375]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[375] .is_wysiwyg = "true";
defparam \inst1|shift_reg[375] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N26
cycloneiv_lcell_comb \inst1|shift_reg~7 (
// Equation(s):
// \inst1|shift_reg~7_combout  = (\load~input_o  & (\parallel_in[376]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [375])))

	.dataa(gnd),
	.datab(\parallel_in[376]~input_o ),
	.datac(\inst1|shift_reg [375]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~7 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N31
dffeas \inst1|shift_reg[374] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [374]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[374] .is_wysiwyg = "true";
defparam \inst1|shift_reg[374] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N20
cycloneiv_lcell_comb \inst1|shift_reg~8 (
// Equation(s):
// \inst1|shift_reg~8_combout  = (\load~input_o  & (\parallel_in[375]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [374])))

	.dataa(gnd),
	.datab(\parallel_in[375]~input_o ),
	.datac(\inst1|shift_reg [374]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~8 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N3
dffeas \inst1|shift_reg[373] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [373]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[373] .is_wysiwyg = "true";
defparam \inst1|shift_reg[373] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N30
cycloneiv_lcell_comb \inst1|shift_reg~9 (
// Equation(s):
// \inst1|shift_reg~9_combout  = (\load~input_o  & ((\parallel_in[374]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [373]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [373]),
	.datac(\parallel_in[374]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~9 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N25
dffeas \inst1|shift_reg[372] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [372]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[372] .is_wysiwyg = "true";
defparam \inst1|shift_reg[372] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N2
cycloneiv_lcell_comb \inst1|shift_reg~10 (
// Equation(s):
// \inst1|shift_reg~10_combout  = (\load~input_o  & ((\parallel_in[373]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [372]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [372]),
	.datac(\parallel_in[373]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~10 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N17
dffeas \inst1|shift_reg[371] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [371]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[371] .is_wysiwyg = "true";
defparam \inst1|shift_reg[371] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N24
cycloneiv_lcell_comb \inst1|shift_reg~11 (
// Equation(s):
// \inst1|shift_reg~11_combout  = (\load~input_o  & (\parallel_in[372]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [371])))

	.dataa(\parallel_in[372]~input_o ),
	.datab(\inst1|shift_reg [371]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~11 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N13
dffeas \inst1|shift_reg[370] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [370]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[370] .is_wysiwyg = "true";
defparam \inst1|shift_reg[370] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N16
cycloneiv_lcell_comb \inst1|shift_reg~12 (
// Equation(s):
// \inst1|shift_reg~12_combout  = (\load~input_o  & ((\parallel_in[371]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [370]))

	.dataa(\inst1|shift_reg [370]),
	.datab(\load~input_o ),
	.datac(gnd),
	.datad(\parallel_in[371]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~12 .lut_mask = 16'hEE22;
defparam \inst1|shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N11
dffeas \inst1|shift_reg[369] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [369]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[369] .is_wysiwyg = "true";
defparam \inst1|shift_reg[369] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N12
cycloneiv_lcell_comb \inst1|shift_reg~13 (
// Equation(s):
// \inst1|shift_reg~13_combout  = (\load~input_o  & ((\parallel_in[370]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [369]))

	.dataa(\inst1|shift_reg [369]),
	.datab(gnd),
	.datac(\parallel_in[370]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~13 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N17
dffeas \inst1|shift_reg[368] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [368]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[368] .is_wysiwyg = "true";
defparam \inst1|shift_reg[368] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N10
cycloneiv_lcell_comb \inst1|shift_reg~14 (
// Equation(s):
// \inst1|shift_reg~14_combout  = (\load~input_o  & ((\parallel_in[369]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [368]))

	.dataa(\inst1|shift_reg [368]),
	.datab(gnd),
	.datac(\parallel_in[369]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~14 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N19
dffeas \inst1|shift_reg[367] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [367]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[367] .is_wysiwyg = "true";
defparam \inst1|shift_reg[367] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N16
cycloneiv_lcell_comb \inst1|shift_reg~15 (
// Equation(s):
// \inst1|shift_reg~15_combout  = (\load~input_o  & ((\parallel_in[368]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [367]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [367]),
	.datac(\load~input_o ),
	.datad(\parallel_in[368]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~15 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N29
dffeas \inst1|shift_reg[366] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [366]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[366] .is_wysiwyg = "true";
defparam \inst1|shift_reg[366] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N18
cycloneiv_lcell_comb \inst1|shift_reg~16 (
// Equation(s):
// \inst1|shift_reg~16_combout  = (\load~input_o  & (\parallel_in[367]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [366])))

	.dataa(\parallel_in[367]~input_o ),
	.datab(\inst1|shift_reg [366]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~16 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N31
dffeas \inst1|shift_reg[365] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [365]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[365] .is_wysiwyg = "true";
defparam \inst1|shift_reg[365] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N28
cycloneiv_lcell_comb \inst1|shift_reg~17 (
// Equation(s):
// \inst1|shift_reg~17_combout  = (\load~input_o  & ((\parallel_in[366]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [365]))

	.dataa(\inst1|shift_reg [365]),
	.datab(\load~input_o ),
	.datac(\parallel_in[366]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~17 .lut_mask = 16'hE2E2;
defparam \inst1|shift_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N1
dffeas \inst1|shift_reg[364] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [364]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[364] .is_wysiwyg = "true";
defparam \inst1|shift_reg[364] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N30
cycloneiv_lcell_comb \inst1|shift_reg~18 (
// Equation(s):
// \inst1|shift_reg~18_combout  = (\load~input_o  & ((\parallel_in[365]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [364]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [364]),
	.datac(\load~input_o ),
	.datad(\parallel_in[365]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~18 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N3
dffeas \inst1|shift_reg[363] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [363]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[363] .is_wysiwyg = "true";
defparam \inst1|shift_reg[363] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N0
cycloneiv_lcell_comb \inst1|shift_reg~19 (
// Equation(s):
// \inst1|shift_reg~19_combout  = (\load~input_o  & (\parallel_in[364]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [363])))

	.dataa(gnd),
	.datab(\parallel_in[364]~input_o ),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [363]),
	.cin(gnd),
	.combout(\inst1|shift_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~19 .lut_mask = 16'hCFC0;
defparam \inst1|shift_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N13
dffeas \inst1|shift_reg[362] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [362]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[362] .is_wysiwyg = "true";
defparam \inst1|shift_reg[362] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N2
cycloneiv_lcell_comb \inst1|shift_reg~20 (
// Equation(s):
// \inst1|shift_reg~20_combout  = (\load~input_o  & (\parallel_in[363]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [362])))

	.dataa(\parallel_in[363]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [362]),
	.cin(gnd),
	.combout(\inst1|shift_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~20 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N7
dffeas \inst1|shift_reg[361] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [361]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[361] .is_wysiwyg = "true";
defparam \inst1|shift_reg[361] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N12
cycloneiv_lcell_comb \inst1|shift_reg~21 (
// Equation(s):
// \inst1|shift_reg~21_combout  = (\load~input_o  & (\parallel_in[362]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [361])))

	.dataa(\parallel_in[362]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [361]),
	.cin(gnd),
	.combout(\inst1|shift_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~21 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N9
dffeas \inst1|shift_reg[360] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [360]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[360] .is_wysiwyg = "true";
defparam \inst1|shift_reg[360] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N6
cycloneiv_lcell_comb \inst1|shift_reg~22 (
// Equation(s):
// \inst1|shift_reg~22_combout  = (\load~input_o  & (\parallel_in[361]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [360])))

	.dataa(\parallel_in[361]~input_o ),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [360]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~22 .lut_mask = 16'hB8B8;
defparam \inst1|shift_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N11
dffeas \inst1|shift_reg[359] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [359]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[359] .is_wysiwyg = "true";
defparam \inst1|shift_reg[359] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N8
cycloneiv_lcell_comb \inst1|shift_reg~23 (
// Equation(s):
// \inst1|shift_reg~23_combout  = (\load~input_o  & ((\parallel_in[360]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [359]))

	.dataa(\inst1|shift_reg [359]),
	.datab(\parallel_in[360]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~23 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N21
dffeas \inst1|shift_reg[358] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [358]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[358] .is_wysiwyg = "true";
defparam \inst1|shift_reg[358] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N10
cycloneiv_lcell_comb \inst1|shift_reg~24 (
// Equation(s):
// \inst1|shift_reg~24_combout  = (\load~input_o  & (\parallel_in[359]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [358])))

	.dataa(\parallel_in[359]~input_o ),
	.datab(\inst1|shift_reg [358]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~24 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N15
dffeas \inst1|shift_reg[357] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [357]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[357] .is_wysiwyg = "true";
defparam \inst1|shift_reg[357] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N20
cycloneiv_lcell_comb \inst1|shift_reg~25 (
// Equation(s):
// \inst1|shift_reg~25_combout  = (\load~input_o  & ((\parallel_in[358]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [357]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [357]),
	.datac(\load~input_o ),
	.datad(\parallel_in[358]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~25 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N25
dffeas \inst1|shift_reg[356] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [356]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[356] .is_wysiwyg = "true";
defparam \inst1|shift_reg[356] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N14
cycloneiv_lcell_comb \inst1|shift_reg~26 (
// Equation(s):
// \inst1|shift_reg~26_combout  = (\load~input_o  & (\parallel_in[357]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [356])))

	.dataa(\parallel_in[357]~input_o ),
	.datab(\inst1|shift_reg [356]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~26 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N27
dffeas \inst1|shift_reg[355] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [355]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[355] .is_wysiwyg = "true";
defparam \inst1|shift_reg[355] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N24
cycloneiv_lcell_comb \inst1|shift_reg~27 (
// Equation(s):
// \inst1|shift_reg~27_combout  = (\load~input_o  & ((\parallel_in[356]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [355]))

	.dataa(\inst1|shift_reg [355]),
	.datab(\parallel_in[356]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~27 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N5
dffeas \inst1|shift_reg[354] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [354]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[354] .is_wysiwyg = "true";
defparam \inst1|shift_reg[354] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N26
cycloneiv_lcell_comb \inst1|shift_reg~28 (
// Equation(s):
// \inst1|shift_reg~28_combout  = (\load~input_o  & (\parallel_in[355]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [354])))

	.dataa(\parallel_in[355]~input_o ),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [354]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~28 .lut_mask = 16'hB8B8;
defparam \inst1|shift_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y1_N23
dffeas \inst1|shift_reg[353] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [353]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[353] .is_wysiwyg = "true";
defparam \inst1|shift_reg[353] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N4
cycloneiv_lcell_comb \inst1|shift_reg~29 (
// Equation(s):
// \inst1|shift_reg~29_combout  = (\load~input_o  & ((\parallel_in[354]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [353]))

	.dataa(\inst1|shift_reg [353]),
	.datab(\parallel_in[354]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~29 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y1_N9
dffeas \inst1|shift_reg[352] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [352]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[352] .is_wysiwyg = "true";
defparam \inst1|shift_reg[352] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y1_N22
cycloneiv_lcell_comb \inst1|shift_reg~30 (
// Equation(s):
// \inst1|shift_reg~30_combout  = (\load~input_o  & (\parallel_in[353]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [352])))

	.dataa(\parallel_in[353]~input_o ),
	.datab(\inst1|shift_reg [352]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~30 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y1_N3
dffeas \inst1|shift_reg[351] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [351]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[351] .is_wysiwyg = "true";
defparam \inst1|shift_reg[351] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y1_N8
cycloneiv_lcell_comb \inst1|shift_reg~31 (
// Equation(s):
// \inst1|shift_reg~31_combout  = (\load~input_o  & ((\parallel_in[352]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [351]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [351]),
	.datac(\load~input_o ),
	.datad(\parallel_in[352]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~31 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y1_N13
dffeas \inst1|shift_reg[350] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [350]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[350] .is_wysiwyg = "true";
defparam \inst1|shift_reg[350] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y1_N2
cycloneiv_lcell_comb \inst1|shift_reg~32 (
// Equation(s):
// \inst1|shift_reg~32_combout  = (\load~input_o  & ((\parallel_in[351]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [350]))

	.dataa(\inst1|shift_reg [350]),
	.datab(\parallel_in[351]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~32 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y1_N7
dffeas \inst1|shift_reg[349] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [349]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[349] .is_wysiwyg = "true";
defparam \inst1|shift_reg[349] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y1_N12
cycloneiv_lcell_comb \inst1|shift_reg~33 (
// Equation(s):
// \inst1|shift_reg~33_combout  = (\load~input_o  & ((\parallel_in[350]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [349]))

	.dataa(\inst1|shift_reg [349]),
	.datab(\load~input_o ),
	.datac(\parallel_in[350]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~33 .lut_mask = 16'hE2E2;
defparam \inst1|shift_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N25
dffeas \inst1|shift_reg[348] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [348]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[348] .is_wysiwyg = "true";
defparam \inst1|shift_reg[348] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y1_N6
cycloneiv_lcell_comb \inst1|shift_reg~34 (
// Equation(s):
// \inst1|shift_reg~34_combout  = (\load~input_o  & (\parallel_in[349]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [348])))

	.dataa(\parallel_in[349]~input_o ),
	.datab(\inst1|shift_reg [348]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~34 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N3
dffeas \inst1|shift_reg[347] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [347]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[347] .is_wysiwyg = "true";
defparam \inst1|shift_reg[347] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N24
cycloneiv_lcell_comb \inst1|shift_reg~35 (
// Equation(s):
// \inst1|shift_reg~35_combout  = (\load~input_o  & ((\parallel_in[348]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [347]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [347]),
	.datac(\load~input_o ),
	.datad(\parallel_in[348]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~35 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N5
dffeas \inst1|shift_reg[346] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [346]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[346] .is_wysiwyg = "true";
defparam \inst1|shift_reg[346] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N2
cycloneiv_lcell_comb \inst1|shift_reg~36 (
// Equation(s):
// \inst1|shift_reg~36_combout  = (\load~input_o  & (\parallel_in[347]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [346])))

	.dataa(\parallel_in[347]~input_o ),
	.datab(\inst1|shift_reg [346]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~36 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N23
dffeas \inst1|shift_reg[345] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [345]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[345] .is_wysiwyg = "true";
defparam \inst1|shift_reg[345] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N4
cycloneiv_lcell_comb \inst1|shift_reg~37 (
// Equation(s):
// \inst1|shift_reg~37_combout  = (\load~input_o  & (\parallel_in[346]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [345])))

	.dataa(\parallel_in[346]~input_o ),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [345]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~37 .lut_mask = 16'hB8B8;
defparam \inst1|shift_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N1
dffeas \inst1|shift_reg[344] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [344]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[344] .is_wysiwyg = "true";
defparam \inst1|shift_reg[344] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N22
cycloneiv_lcell_comb \inst1|shift_reg~38 (
// Equation(s):
// \inst1|shift_reg~38_combout  = (\load~input_o  & (\parallel_in[345]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [344])))

	.dataa(\parallel_in[345]~input_o ),
	.datab(\inst1|shift_reg [344]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~38 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N27
dffeas \inst1|shift_reg[343] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [343]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[343] .is_wysiwyg = "true";
defparam \inst1|shift_reg[343] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N0
cycloneiv_lcell_comb \inst1|shift_reg~39 (
// Equation(s):
// \inst1|shift_reg~39_combout  = (\load~input_o  & ((\parallel_in[344]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [343]))

	.dataa(\inst1|shift_reg [343]),
	.datab(\parallel_in[344]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~39 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N21
dffeas \inst1|shift_reg[342] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [342]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[342] .is_wysiwyg = "true";
defparam \inst1|shift_reg[342] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N26
cycloneiv_lcell_comb \inst1|shift_reg~40 (
// Equation(s):
// \inst1|shift_reg~40_combout  = (\load~input_o  & (\parallel_in[343]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [342])))

	.dataa(\parallel_in[343]~input_o ),
	.datab(\inst1|shift_reg [342]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~40 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N15
dffeas \inst1|shift_reg[341] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [341]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[341] .is_wysiwyg = "true";
defparam \inst1|shift_reg[341] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N20
cycloneiv_lcell_comb \inst1|shift_reg~41 (
// Equation(s):
// \inst1|shift_reg~41_combout  = (\load~input_o  & (\parallel_in[342]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [341])))

	.dataa(\parallel_in[342]~input_o ),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [341]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~41 .lut_mask = 16'hB8B8;
defparam \inst1|shift_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N17
dffeas \inst1|shift_reg[340] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [340]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[340] .is_wysiwyg = "true";
defparam \inst1|shift_reg[340] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N14
cycloneiv_lcell_comb \inst1|shift_reg~42 (
// Equation(s):
// \inst1|shift_reg~42_combout  = (\load~input_o  & (\parallel_in[341]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [340])))

	.dataa(gnd),
	.datab(\parallel_in[341]~input_o ),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [340]),
	.cin(gnd),
	.combout(\inst1|shift_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~42 .lut_mask = 16'hCFC0;
defparam \inst1|shift_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N19
dffeas \inst1|shift_reg[339] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [339]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[339] .is_wysiwyg = "true";
defparam \inst1|shift_reg[339] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N16
cycloneiv_lcell_comb \inst1|shift_reg~43 (
// Equation(s):
// \inst1|shift_reg~43_combout  = (\load~input_o  & ((\parallel_in[340]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [339]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [339]),
	.datac(\load~input_o ),
	.datad(\parallel_in[340]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~43 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N29
dffeas \inst1|shift_reg[338] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [338]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[338] .is_wysiwyg = "true";
defparam \inst1|shift_reg[338] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N18
cycloneiv_lcell_comb \inst1|shift_reg~44 (
// Equation(s):
// \inst1|shift_reg~44_combout  = (\load~input_o  & (\parallel_in[339]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [338])))

	.dataa(\parallel_in[339]~input_o ),
	.datab(\inst1|shift_reg [338]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~44 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N31
dffeas \inst1|shift_reg[337] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [337]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[337] .is_wysiwyg = "true";
defparam \inst1|shift_reg[337] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N28
cycloneiv_lcell_comb \inst1|shift_reg~45 (
// Equation(s):
// \inst1|shift_reg~45_combout  = (\load~input_o  & ((\parallel_in[338]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [337]))

	.dataa(\inst1|shift_reg [337]),
	.datab(\parallel_in[338]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~45 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N9
dffeas \inst1|shift_reg[336] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [336]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[336] .is_wysiwyg = "true";
defparam \inst1|shift_reg[336] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N30
cycloneiv_lcell_comb \inst1|shift_reg~46 (
// Equation(s):
// \inst1|shift_reg~46_combout  = (\load~input_o  & ((\parallel_in[337]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [336]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [336]),
	.datac(\load~input_o ),
	.datad(\parallel_in[337]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~46 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N11
dffeas \inst1|shift_reg[335] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [335]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[335] .is_wysiwyg = "true";
defparam \inst1|shift_reg[335] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N8
cycloneiv_lcell_comb \inst1|shift_reg~47 (
// Equation(s):
// \inst1|shift_reg~47_combout  = (\load~input_o  & ((\parallel_in[336]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [335]))

	.dataa(\inst1|shift_reg [335]),
	.datab(\parallel_in[336]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~47 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N13
dffeas \inst1|shift_reg[334] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [334]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[334] .is_wysiwyg = "true";
defparam \inst1|shift_reg[334] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N10
cycloneiv_lcell_comb \inst1|shift_reg~48 (
// Equation(s):
// \inst1|shift_reg~48_combout  = (\load~input_o  & ((\parallel_in[335]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [334]))

	.dataa(\inst1|shift_reg [334]),
	.datab(\load~input_o ),
	.datac(\parallel_in[335]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~48 .lut_mask = 16'hE2E2;
defparam \inst1|shift_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y1_N7
dffeas \inst1|shift_reg[333] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [333]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[333] .is_wysiwyg = "true";
defparam \inst1|shift_reg[333] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N12
cycloneiv_lcell_comb \inst1|shift_reg~49 (
// Equation(s):
// \inst1|shift_reg~49_combout  = (\load~input_o  & ((\parallel_in[334]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [333]))

	.dataa(\inst1|shift_reg [333]),
	.datab(\parallel_in[334]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~49 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N25
dffeas \inst1|shift_reg[332] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [332]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[332] .is_wysiwyg = "true";
defparam \inst1|shift_reg[332] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y1_N6
cycloneiv_lcell_comb \inst1|shift_reg~50 (
// Equation(s):
// \inst1|shift_reg~50_combout  = (\load~input_o  & ((\parallel_in[333]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [332]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [332]),
	.datac(\load~input_o ),
	.datad(\parallel_in[333]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~50 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N3
dffeas \inst1|shift_reg[331] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [331]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[331] .is_wysiwyg = "true";
defparam \inst1|shift_reg[331] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N24
cycloneiv_lcell_comb \inst1|shift_reg~51 (
// Equation(s):
// \inst1|shift_reg~51_combout  = (\load~input_o  & (\parallel_in[332]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [331])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[332]~input_o ),
	.datac(gnd),
	.datad(\inst1|shift_reg [331]),
	.cin(gnd),
	.combout(\inst1|shift_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~51 .lut_mask = 16'hDD88;
defparam \inst1|shift_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N13
dffeas \inst1|shift_reg[330] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [330]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[330] .is_wysiwyg = "true";
defparam \inst1|shift_reg[330] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N2
cycloneiv_lcell_comb \inst1|shift_reg~52 (
// Equation(s):
// \inst1|shift_reg~52_combout  = (\load~input_o  & ((\parallel_in[331]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [330]))

	.dataa(\inst1|shift_reg [330]),
	.datab(gnd),
	.datac(\parallel_in[331]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~52 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N15
dffeas \inst1|shift_reg[329] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [329]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[329] .is_wysiwyg = "true";
defparam \inst1|shift_reg[329] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N12
cycloneiv_lcell_comb \inst1|shift_reg~53 (
// Equation(s):
// \inst1|shift_reg~53_combout  = (\load~input_o  & ((\parallel_in[330]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [329]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [329]),
	.datac(\parallel_in[330]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~53 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N1
dffeas \inst1|shift_reg[328] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [328]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[328] .is_wysiwyg = "true";
defparam \inst1|shift_reg[328] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N14
cycloneiv_lcell_comb \inst1|shift_reg~54 (
// Equation(s):
// \inst1|shift_reg~54_combout  = (\load~input_o  & ((\parallel_in[329]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [328]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [328]),
	.datac(\parallel_in[329]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~54 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N27
dffeas \inst1|shift_reg[327] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [327]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[327] .is_wysiwyg = "true";
defparam \inst1|shift_reg[327] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N0
cycloneiv_lcell_comb \inst1|shift_reg~55 (
// Equation(s):
// \inst1|shift_reg~55_combout  = (\load~input_o  & (\parallel_in[328]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [327])))

	.dataa(gnd),
	.datab(\parallel_in[328]~input_o ),
	.datac(\inst1|shift_reg [327]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~55 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N5
dffeas \inst1|shift_reg[326] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [326]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[326] .is_wysiwyg = "true";
defparam \inst1|shift_reg[326] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N26
cycloneiv_lcell_comb \inst1|shift_reg~56 (
// Equation(s):
// \inst1|shift_reg~56_combout  = (\load~input_o  & ((\parallel_in[327]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [326]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [326]),
	.datac(\parallel_in[327]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~56 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N31
dffeas \inst1|shift_reg[325] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [325]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[325] .is_wysiwyg = "true";
defparam \inst1|shift_reg[325] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N4
cycloneiv_lcell_comb \inst1|shift_reg~57 (
// Equation(s):
// \inst1|shift_reg~57_combout  = (\load~input_o  & ((\parallel_in[326]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [325]))

	.dataa(\inst1|shift_reg [325]),
	.datab(gnd),
	.datac(\parallel_in[326]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~57 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N9
dffeas \inst1|shift_reg[324] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [324]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[324] .is_wysiwyg = "true";
defparam \inst1|shift_reg[324] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N30
cycloneiv_lcell_comb \inst1|shift_reg~58 (
// Equation(s):
// \inst1|shift_reg~58_combout  = (\load~input_o  & (\parallel_in[325]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [324])))

	.dataa(gnd),
	.datab(\parallel_in[325]~input_o ),
	.datac(\inst1|shift_reg [324]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~58 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N19
dffeas \inst1|shift_reg[323] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [323]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[323] .is_wysiwyg = "true";
defparam \inst1|shift_reg[323] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N8
cycloneiv_lcell_comb \inst1|shift_reg~59 (
// Equation(s):
// \inst1|shift_reg~59_combout  = (\load~input_o  & ((\parallel_in[324]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [323]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [323]),
	.datac(\parallel_in[324]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~59 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N21
dffeas \inst1|shift_reg[322] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [322]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[322] .is_wysiwyg = "true";
defparam \inst1|shift_reg[322] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N18
cycloneiv_lcell_comb \inst1|shift_reg~60 (
// Equation(s):
// \inst1|shift_reg~60_combout  = (\load~input_o  & ((\parallel_in[323]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [322]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [322]),
	.datac(\parallel_in[323]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~60 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N23
dffeas \inst1|shift_reg[321] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [321]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[321] .is_wysiwyg = "true";
defparam \inst1|shift_reg[321] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N20
cycloneiv_lcell_comb \inst1|shift_reg~61 (
// Equation(s):
// \inst1|shift_reg~61_combout  = (\load~input_o  & (\parallel_in[322]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [321])))

	.dataa(gnd),
	.datab(\parallel_in[322]~input_o ),
	.datac(\inst1|shift_reg [321]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~61 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N17
dffeas \inst1|shift_reg[320] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [320]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[320] .is_wysiwyg = "true";
defparam \inst1|shift_reg[320] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N22
cycloneiv_lcell_comb \inst1|shift_reg~62 (
// Equation(s):
// \inst1|shift_reg~62_combout  = (\load~input_o  & (\parallel_in[321]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [320])))

	.dataa(\parallel_in[321]~input_o ),
	.datab(\inst1|shift_reg [320]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~62 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N11
dffeas \inst1|shift_reg[319] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [319]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[319] .is_wysiwyg = "true";
defparam \inst1|shift_reg[319] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N16
cycloneiv_lcell_comb \inst1|shift_reg~63 (
// Equation(s):
// \inst1|shift_reg~63_combout  = (\load~input_o  & ((\parallel_in[320]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [319]))

	.dataa(\inst1|shift_reg [319]),
	.datab(\parallel_in[320]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~63 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N29
dffeas \inst1|shift_reg[318] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [318]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[318] .is_wysiwyg = "true";
defparam \inst1|shift_reg[318] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N10
cycloneiv_lcell_comb \inst1|shift_reg~64 (
// Equation(s):
// \inst1|shift_reg~64_combout  = (\load~input_o  & (\parallel_in[319]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [318])))

	.dataa(\parallel_in[319]~input_o ),
	.datab(\inst1|shift_reg [318]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~64 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y1_N7
dffeas \inst1|shift_reg[317] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [317]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[317] .is_wysiwyg = "true";
defparam \inst1|shift_reg[317] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N28
cycloneiv_lcell_comb \inst1|shift_reg~65 (
// Equation(s):
// \inst1|shift_reg~65_combout  = (\load~input_o  & ((\parallel_in[318]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [317]))

	.dataa(\inst1|shift_reg [317]),
	.datab(\parallel_in[318]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~65 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N25
dffeas \inst1|shift_reg[316] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [316]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[316] .is_wysiwyg = "true";
defparam \inst1|shift_reg[316] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y1_N6
cycloneiv_lcell_comb \inst1|shift_reg~66 (
// Equation(s):
// \inst1|shift_reg~66_combout  = (\load~input_o  & (\parallel_in[317]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [316])))

	.dataa(gnd),
	.datab(\parallel_in[317]~input_o ),
	.datac(\inst1|shift_reg [316]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~66 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N27
dffeas \inst1|shift_reg[315] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [315]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[315] .is_wysiwyg = "true";
defparam \inst1|shift_reg[315] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N24
cycloneiv_lcell_comb \inst1|shift_reg~67 (
// Equation(s):
// \inst1|shift_reg~67_combout  = (\load~input_o  & (\parallel_in[316]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [315])))

	.dataa(\parallel_in[316]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [315]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~67 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N5
dffeas \inst1|shift_reg[314] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [314]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[314] .is_wysiwyg = "true";
defparam \inst1|shift_reg[314] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N26
cycloneiv_lcell_comb \inst1|shift_reg~68 (
// Equation(s):
// \inst1|shift_reg~68_combout  = (\load~input_o  & (\parallel_in[315]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [314])))

	.dataa(\parallel_in[315]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [314]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~68 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N7
dffeas \inst1|shift_reg[313] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [313]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[313] .is_wysiwyg = "true";
defparam \inst1|shift_reg[313] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N4
cycloneiv_lcell_comb \inst1|shift_reg~69 (
// Equation(s):
// \inst1|shift_reg~69_combout  = (\load~input_o  & ((\parallel_in[314]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [313]))

	.dataa(\inst1|shift_reg [313]),
	.datab(gnd),
	.datac(\parallel_in[314]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~69 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N1
dffeas \inst1|shift_reg[312] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [312]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[312] .is_wysiwyg = "true";
defparam \inst1|shift_reg[312] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N6
cycloneiv_lcell_comb \inst1|shift_reg~70 (
// Equation(s):
// \inst1|shift_reg~70_combout  = (\load~input_o  & ((\parallel_in[313]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [312]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [312]),
	.datac(\parallel_in[313]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~70 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N19
dffeas \inst1|shift_reg[311] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [311]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[311] .is_wysiwyg = "true";
defparam \inst1|shift_reg[311] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N0
cycloneiv_lcell_comb \inst1|shift_reg~71 (
// Equation(s):
// \inst1|shift_reg~71_combout  = (\load~input_o  & ((\parallel_in[312]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [311]))

	.dataa(\inst1|shift_reg [311]),
	.datab(\parallel_in[312]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~71 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N21
dffeas \inst1|shift_reg[310] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [310]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[310] .is_wysiwyg = "true";
defparam \inst1|shift_reg[310] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N18
cycloneiv_lcell_comb \inst1|shift_reg~72 (
// Equation(s):
// \inst1|shift_reg~72_combout  = (\load~input_o  & (\parallel_in[311]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [310])))

	.dataa(gnd),
	.datab(\parallel_in[311]~input_o ),
	.datac(\inst1|shift_reg [310]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~72 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N23
dffeas \inst1|shift_reg[309] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [309]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[309] .is_wysiwyg = "true";
defparam \inst1|shift_reg[309] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N20
cycloneiv_lcell_comb \inst1|shift_reg~73 (
// Equation(s):
// \inst1|shift_reg~73_combout  = (\load~input_o  & (\parallel_in[310]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [309])))

	.dataa(\parallel_in[310]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [309]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~73 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N9
dffeas \inst1|shift_reg[308] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [308]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[308] .is_wysiwyg = "true";
defparam \inst1|shift_reg[308] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N22
cycloneiv_lcell_comb \inst1|shift_reg~74 (
// Equation(s):
// \inst1|shift_reg~74_combout  = (\load~input_o  & (\parallel_in[309]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [308])))

	.dataa(\parallel_in[309]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [308]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~74 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N11
dffeas \inst1|shift_reg[307] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [307]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[307] .is_wysiwyg = "true";
defparam \inst1|shift_reg[307] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N8
cycloneiv_lcell_comb \inst1|shift_reg~75 (
// Equation(s):
// \inst1|shift_reg~75_combout  = (\load~input_o  & ((\parallel_in[308]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [307]))

	.dataa(\inst1|shift_reg [307]),
	.datab(gnd),
	.datac(\parallel_in[308]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~75 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N13
dffeas \inst1|shift_reg[306] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [306]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[306] .is_wysiwyg = "true";
defparam \inst1|shift_reg[306] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N10
cycloneiv_lcell_comb \inst1|shift_reg~76 (
// Equation(s):
// \inst1|shift_reg~76_combout  = (\load~input_o  & ((\parallel_in[307]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [306]))

	.dataa(\inst1|shift_reg [306]),
	.datab(\parallel_in[307]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~76 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N15
dffeas \inst1|shift_reg[305] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [305]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[305] .is_wysiwyg = "true";
defparam \inst1|shift_reg[305] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N12
cycloneiv_lcell_comb \inst1|shift_reg~77 (
// Equation(s):
// \inst1|shift_reg~77_combout  = (\load~input_o  & (\parallel_in[306]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [305])))

	.dataa(\parallel_in[306]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [305]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~77 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N17
dffeas \inst1|shift_reg[304] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [304]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[304] .is_wysiwyg = "true";
defparam \inst1|shift_reg[304] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N14
cycloneiv_lcell_comb \inst1|shift_reg~78 (
// Equation(s):
// \inst1|shift_reg~78_combout  = (\load~input_o  & ((\parallel_in[305]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [304]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [304]),
	.datac(\parallel_in[305]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~78 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N3
dffeas \inst1|shift_reg[303] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [303]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[303] .is_wysiwyg = "true";
defparam \inst1|shift_reg[303] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N16
cycloneiv_lcell_comb \inst1|shift_reg~79 (
// Equation(s):
// \inst1|shift_reg~79_combout  = (\load~input_o  & ((\parallel_in[304]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [303]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [303]),
	.datac(\parallel_in[304]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~79 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N29
dffeas \inst1|shift_reg[302] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [302]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[302] .is_wysiwyg = "true";
defparam \inst1|shift_reg[302] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N2
cycloneiv_lcell_comb \inst1|shift_reg~80 (
// Equation(s):
// \inst1|shift_reg~80_combout  = (\load~input_o  & (\parallel_in[303]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [302])))

	.dataa(gnd),
	.datab(\parallel_in[303]~input_o ),
	.datac(\inst1|shift_reg [302]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~80 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N31
dffeas \inst1|shift_reg[301] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [301]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[301] .is_wysiwyg = "true";
defparam \inst1|shift_reg[301] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N28
cycloneiv_lcell_comb \inst1|shift_reg~81 (
// Equation(s):
// \inst1|shift_reg~81_combout  = (\load~input_o  & (\parallel_in[302]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [301])))

	.dataa(\parallel_in[302]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [301]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~81 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N25
dffeas \inst1|shift_reg[300] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [300]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[300] .is_wysiwyg = "true";
defparam \inst1|shift_reg[300] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N30
cycloneiv_lcell_comb \inst1|shift_reg~82 (
// Equation(s):
// \inst1|shift_reg~82_combout  = (\load~input_o  & (\parallel_in[301]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [300])))

	.dataa(gnd),
	.datab(\parallel_in[301]~input_o ),
	.datac(\inst1|shift_reg [300]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~82 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N3
dffeas \inst1|shift_reg[299] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [299]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[299] .is_wysiwyg = "true";
defparam \inst1|shift_reg[299] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N24
cycloneiv_lcell_comb \inst1|shift_reg~83 (
// Equation(s):
// \inst1|shift_reg~83_combout  = (\load~input_o  & (\parallel_in[300]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [299])))

	.dataa(\parallel_in[300]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [299]),
	.cin(gnd),
	.combout(\inst1|shift_reg~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~83 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N13
dffeas \inst1|shift_reg[298] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [298]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[298] .is_wysiwyg = "true";
defparam \inst1|shift_reg[298] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N2
cycloneiv_lcell_comb \inst1|shift_reg~84 (
// Equation(s):
// \inst1|shift_reg~84_combout  = (\load~input_o  & (\parallel_in[299]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [298])))

	.dataa(gnd),
	.datab(\parallel_in[299]~input_o ),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [298]),
	.cin(gnd),
	.combout(\inst1|shift_reg~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~84 .lut_mask = 16'hCFC0;
defparam \inst1|shift_reg~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N7
dffeas \inst1|shift_reg[297] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [297]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[297] .is_wysiwyg = "true";
defparam \inst1|shift_reg[297] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N12
cycloneiv_lcell_comb \inst1|shift_reg~85 (
// Equation(s):
// \inst1|shift_reg~85_combout  = (\load~input_o  & ((\parallel_in[298]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [297]))

	.dataa(\inst1|shift_reg [297]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[298]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~85 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N1
dffeas \inst1|shift_reg[296] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [296]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[296] .is_wysiwyg = "true";
defparam \inst1|shift_reg[296] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N6
cycloneiv_lcell_comb \inst1|shift_reg~86 (
// Equation(s):
// \inst1|shift_reg~86_combout  = (\load~input_o  & (\parallel_in[297]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [296])))

	.dataa(gnd),
	.datab(\parallel_in[297]~input_o ),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [296]),
	.cin(gnd),
	.combout(\inst1|shift_reg~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~86 .lut_mask = 16'hCFC0;
defparam \inst1|shift_reg~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N27
dffeas \inst1|shift_reg[295] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [295]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[295] .is_wysiwyg = "true";
defparam \inst1|shift_reg[295] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N0
cycloneiv_lcell_comb \inst1|shift_reg~87 (
// Equation(s):
// \inst1|shift_reg~87_combout  = (\load~input_o  & ((\parallel_in[296]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [295]))

	.dataa(\inst1|shift_reg [295]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[296]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~87 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N5
dffeas \inst1|shift_reg[294] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [294]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[294] .is_wysiwyg = "true";
defparam \inst1|shift_reg[294] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N26
cycloneiv_lcell_comb \inst1|shift_reg~88 (
// Equation(s):
// \inst1|shift_reg~88_combout  = (\load~input_o  & ((\parallel_in[295]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [294]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [294]),
	.datac(\load~input_o ),
	.datad(\parallel_in[295]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~88 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N23
dffeas \inst1|shift_reg[293] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [293]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[293] .is_wysiwyg = "true";
defparam \inst1|shift_reg[293] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N4
cycloneiv_lcell_comb \inst1|shift_reg~89 (
// Equation(s):
// \inst1|shift_reg~89_combout  = (\load~input_o  & ((\parallel_in[294]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [293]))

	.dataa(\inst1|shift_reg [293]),
	.datab(\parallel_in[294]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~89 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N9
dffeas \inst1|shift_reg[292] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [292]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[292] .is_wysiwyg = "true";
defparam \inst1|shift_reg[292] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N22
cycloneiv_lcell_comb \inst1|shift_reg~90 (
// Equation(s):
// \inst1|shift_reg~90_combout  = (\load~input_o  & (\parallel_in[293]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [292])))

	.dataa(\parallel_in[293]~input_o ),
	.datab(\inst1|shift_reg [292]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~90 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N19
dffeas \inst1|shift_reg[291] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [291]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[291] .is_wysiwyg = "true";
defparam \inst1|shift_reg[291] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N8
cycloneiv_lcell_comb \inst1|shift_reg~91 (
// Equation(s):
// \inst1|shift_reg~91_combout  = (\load~input_o  & (\parallel_in[292]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [291])))

	.dataa(\parallel_in[292]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [291]),
	.cin(gnd),
	.combout(\inst1|shift_reg~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~91 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N21
dffeas \inst1|shift_reg[290] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [290]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[290] .is_wysiwyg = "true";
defparam \inst1|shift_reg[290] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N18
cycloneiv_lcell_comb \inst1|shift_reg~92 (
// Equation(s):
// \inst1|shift_reg~92_combout  = (\load~input_o  & (\parallel_in[291]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [290])))

	.dataa(gnd),
	.datab(\parallel_in[291]~input_o ),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [290]),
	.cin(gnd),
	.combout(\inst1|shift_reg~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~92 .lut_mask = 16'hCFC0;
defparam \inst1|shift_reg~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N31
dffeas \inst1|shift_reg[289] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [289]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[289] .is_wysiwyg = "true";
defparam \inst1|shift_reg[289] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N20
cycloneiv_lcell_comb \inst1|shift_reg~93 (
// Equation(s):
// \inst1|shift_reg~93_combout  = (\load~input_o  & ((\parallel_in[290]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [289]))

	.dataa(\inst1|shift_reg [289]),
	.datab(\parallel_in[290]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~93 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N17
dffeas \inst1|shift_reg[288] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [288]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[288] .is_wysiwyg = "true";
defparam \inst1|shift_reg[288] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N30
cycloneiv_lcell_comb \inst1|shift_reg~94 (
// Equation(s):
// \inst1|shift_reg~94_combout  = (\load~input_o  & (\parallel_in[289]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [288])))

	.dataa(\parallel_in[289]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [288]),
	.cin(gnd),
	.combout(\inst1|shift_reg~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~94 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N11
dffeas \inst1|shift_reg[287] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [287]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[287] .is_wysiwyg = "true";
defparam \inst1|shift_reg[287] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N16
cycloneiv_lcell_comb \inst1|shift_reg~95 (
// Equation(s):
// \inst1|shift_reg~95_combout  = (\load~input_o  & ((\parallel_in[288]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [287]))

	.dataa(\inst1|shift_reg [287]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[288]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~95 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N29
dffeas \inst1|shift_reg[286] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [286]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[286] .is_wysiwyg = "true";
defparam \inst1|shift_reg[286] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N10
cycloneiv_lcell_comb \inst1|shift_reg~96 (
// Equation(s):
// \inst1|shift_reg~96_combout  = (\load~input_o  & (\parallel_in[287]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [286])))

	.dataa(gnd),
	.datab(\parallel_in[287]~input_o ),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [286]),
	.cin(gnd),
	.combout(\inst1|shift_reg~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~96 .lut_mask = 16'hCFC0;
defparam \inst1|shift_reg~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y1_N15
dffeas \inst1|shift_reg[285] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [285]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[285] .is_wysiwyg = "true";
defparam \inst1|shift_reg[285] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N28
cycloneiv_lcell_comb \inst1|shift_reg~97 (
// Equation(s):
// \inst1|shift_reg~97_combout  = (\load~input_o  & (\parallel_in[286]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [285])))

	.dataa(\parallel_in[286]~input_o ),
	.datab(\inst1|shift_reg [285]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~97 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N25
dffeas \inst1|shift_reg[284] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [284]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[284] .is_wysiwyg = "true";
defparam \inst1|shift_reg[284] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y1_N14
cycloneiv_lcell_comb \inst1|shift_reg~98 (
// Equation(s):
// \inst1|shift_reg~98_combout  = (\load~input_o  & (\parallel_in[285]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [284])))

	.dataa(\parallel_in[285]~input_o ),
	.datab(\inst1|shift_reg [284]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~98 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N3
dffeas \inst1|shift_reg[283] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [283]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[283] .is_wysiwyg = "true";
defparam \inst1|shift_reg[283] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N24
cycloneiv_lcell_comb \inst1|shift_reg~99 (
// Equation(s):
// \inst1|shift_reg~99_combout  = (\load~input_o  & ((\parallel_in[284]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [283]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [283]),
	.datac(\parallel_in[284]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~99 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N5
dffeas \inst1|shift_reg[282] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [282]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[282] .is_wysiwyg = "true";
defparam \inst1|shift_reg[282] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N2
cycloneiv_lcell_comb \inst1|shift_reg~100 (
// Equation(s):
// \inst1|shift_reg~100_combout  = (\load~input_o  & (\parallel_in[283]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [282])))

	.dataa(\parallel_in[283]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [282]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~100 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N23
dffeas \inst1|shift_reg[281] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [281]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[281] .is_wysiwyg = "true";
defparam \inst1|shift_reg[281] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N4
cycloneiv_lcell_comb \inst1|shift_reg~101 (
// Equation(s):
// \inst1|shift_reg~101_combout  = (\load~input_o  & (\parallel_in[282]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [281])))

	.dataa(\parallel_in[282]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [281]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~101 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N1
dffeas \inst1|shift_reg[280] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [280]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[280] .is_wysiwyg = "true";
defparam \inst1|shift_reg[280] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N22
cycloneiv_lcell_comb \inst1|shift_reg~102 (
// Equation(s):
// \inst1|shift_reg~102_combout  = (\load~input_o  & ((\parallel_in[281]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [280]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [280]),
	.datac(\parallel_in[281]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~102 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N27
dffeas \inst1|shift_reg[279] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [279]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[279] .is_wysiwyg = "true";
defparam \inst1|shift_reg[279] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N0
cycloneiv_lcell_comb \inst1|shift_reg~103 (
// Equation(s):
// \inst1|shift_reg~103_combout  = (\load~input_o  & (\parallel_in[280]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [279])))

	.dataa(\parallel_in[280]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [279]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~103 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N21
dffeas \inst1|shift_reg[278] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [278]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[278] .is_wysiwyg = "true";
defparam \inst1|shift_reg[278] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N26
cycloneiv_lcell_comb \inst1|shift_reg~104 (
// Equation(s):
// \inst1|shift_reg~104_combout  = (\load~input_o  & ((\parallel_in[279]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [278]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [278]),
	.datac(gnd),
	.datad(\parallel_in[279]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~104 .lut_mask = 16'hEE44;
defparam \inst1|shift_reg~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N15
dffeas \inst1|shift_reg[277] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [277]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[277] .is_wysiwyg = "true";
defparam \inst1|shift_reg[277] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N20
cycloneiv_lcell_comb \inst1|shift_reg~105 (
// Equation(s):
// \inst1|shift_reg~105_combout  = (\load~input_o  & (\parallel_in[278]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [277])))

	.dataa(gnd),
	.datab(\parallel_in[278]~input_o ),
	.datac(\inst1|shift_reg [277]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~105 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N9
dffeas \inst1|shift_reg[276] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [276]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[276] .is_wysiwyg = "true";
defparam \inst1|shift_reg[276] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N14
cycloneiv_lcell_comb \inst1|shift_reg~106 (
// Equation(s):
// \inst1|shift_reg~106_combout  = (\load~input_o  & (\parallel_in[277]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [276])))

	.dataa(gnd),
	.datab(\parallel_in[277]~input_o ),
	.datac(\inst1|shift_reg [276]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~106 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N19
dffeas \inst1|shift_reg[275] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [275]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[275] .is_wysiwyg = "true";
defparam \inst1|shift_reg[275] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N8
cycloneiv_lcell_comb \inst1|shift_reg~107 (
// Equation(s):
// \inst1|shift_reg~107_combout  = (\load~input_o  & (\parallel_in[276]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [275])))

	.dataa(\parallel_in[276]~input_o ),
	.datab(\inst1|shift_reg [275]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~107 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N29
dffeas \inst1|shift_reg[274] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [274]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[274] .is_wysiwyg = "true";
defparam \inst1|shift_reg[274] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N18
cycloneiv_lcell_comb \inst1|shift_reg~108 (
// Equation(s):
// \inst1|shift_reg~108_combout  = (\load~input_o  & ((\parallel_in[275]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [274]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [274]),
	.datac(\parallel_in[275]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~108 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N31
dffeas \inst1|shift_reg[273] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [273]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[273] .is_wysiwyg = "true";
defparam \inst1|shift_reg[273] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N28
cycloneiv_lcell_comb \inst1|shift_reg~109 (
// Equation(s):
// \inst1|shift_reg~109_combout  = (\load~input_o  & (\parallel_in[274]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [273])))

	.dataa(gnd),
	.datab(\parallel_in[274]~input_o ),
	.datac(\inst1|shift_reg [273]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~109 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N17
dffeas \inst1|shift_reg[272] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [272]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[272] .is_wysiwyg = "true";
defparam \inst1|shift_reg[272] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N30
cycloneiv_lcell_comb \inst1|shift_reg~110 (
// Equation(s):
// \inst1|shift_reg~110_combout  = (\load~input_o  & ((\parallel_in[273]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [272]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [272]),
	.datac(\parallel_in[273]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~110 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N11
dffeas \inst1|shift_reg[271] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [271]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[271] .is_wysiwyg = "true";
defparam \inst1|shift_reg[271] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N16
cycloneiv_lcell_comb \inst1|shift_reg~111 (
// Equation(s):
// \inst1|shift_reg~111_combout  = (\load~input_o  & ((\parallel_in[272]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [271]))

	.dataa(\inst1|shift_reg [271]),
	.datab(\parallel_in[272]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~111 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N13
dffeas \inst1|shift_reg[270] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [270]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[270] .is_wysiwyg = "true";
defparam \inst1|shift_reg[270] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N10
cycloneiv_lcell_comb \inst1|shift_reg~112 (
// Equation(s):
// \inst1|shift_reg~112_combout  = (\load~input_o  & (\parallel_in[271]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [270])))

	.dataa(\parallel_in[271]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [270]),
	.cin(gnd),
	.combout(\inst1|shift_reg~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~112 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y49_N7
dffeas \inst1|shift_reg[269] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [269]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[269] .is_wysiwyg = "true";
defparam \inst1|shift_reg[269] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N12
cycloneiv_lcell_comb \inst1|shift_reg~113 (
// Equation(s):
// \inst1|shift_reg~113_combout  = (\load~input_o  & ((\parallel_in[270]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [269]))

	.dataa(\inst1|shift_reg [269]),
	.datab(\parallel_in[270]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~113 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N9
dffeas \inst1|shift_reg[268] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [268]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[268] .is_wysiwyg = "true";
defparam \inst1|shift_reg[268] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y49_N6
cycloneiv_lcell_comb \inst1|shift_reg~114 (
// Equation(s):
// \inst1|shift_reg~114_combout  = (\load~input_o  & ((\parallel_in[269]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [268]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [268]),
	.datac(\parallel_in[269]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~114 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N3
dffeas \inst1|shift_reg[267] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [267]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[267] .is_wysiwyg = "true";
defparam \inst1|shift_reg[267] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N8
cycloneiv_lcell_comb \inst1|shift_reg~115 (
// Equation(s):
// \inst1|shift_reg~115_combout  = (\load~input_o  & ((\parallel_in[268]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [267]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [267]),
	.datac(\load~input_o ),
	.datad(\parallel_in[268]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~115 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N13
dffeas \inst1|shift_reg[266] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [266]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[266] .is_wysiwyg = "true";
defparam \inst1|shift_reg[266] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N2
cycloneiv_lcell_comb \inst1|shift_reg~116 (
// Equation(s):
// \inst1|shift_reg~116_combout  = (\load~input_o  & ((\parallel_in[267]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [266]))

	.dataa(\inst1|shift_reg [266]),
	.datab(\load~input_o ),
	.datac(\parallel_in[267]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~116 .lut_mask = 16'hE2E2;
defparam \inst1|shift_reg~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N7
dffeas \inst1|shift_reg[265] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [265]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[265] .is_wysiwyg = "true";
defparam \inst1|shift_reg[265] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N12
cycloneiv_lcell_comb \inst1|shift_reg~117 (
// Equation(s):
// \inst1|shift_reg~117_combout  = (\load~input_o  & ((\parallel_in[266]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [265]))

	.dataa(\inst1|shift_reg [265]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[266]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~117 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N1
dffeas \inst1|shift_reg[264] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [264]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[264] .is_wysiwyg = "true";
defparam \inst1|shift_reg[264] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N6
cycloneiv_lcell_comb \inst1|shift_reg~118 (
// Equation(s):
// \inst1|shift_reg~118_combout  = (\load~input_o  & ((\parallel_in[265]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [264]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [264]),
	.datac(\load~input_o ),
	.datad(\parallel_in[265]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~118 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N27
dffeas \inst1|shift_reg[263] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [263]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[263] .is_wysiwyg = "true";
defparam \inst1|shift_reg[263] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N0
cycloneiv_lcell_comb \inst1|shift_reg~119 (
// Equation(s):
// \inst1|shift_reg~119_combout  = (\load~input_o  & ((\parallel_in[264]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [263]))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [263]),
	.datad(\parallel_in[264]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~119 .lut_mask = 16'hFC30;
defparam \inst1|shift_reg~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N5
dffeas \inst1|shift_reg[262] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [262]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[262] .is_wysiwyg = "true";
defparam \inst1|shift_reg[262] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N26
cycloneiv_lcell_comb \inst1|shift_reg~120 (
// Equation(s):
// \inst1|shift_reg~120_combout  = (\load~input_o  & (\parallel_in[263]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [262])))

	.dataa(\parallel_in[263]~input_o ),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [262]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~120 .lut_mask = 16'hB8B8;
defparam \inst1|shift_reg~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N23
dffeas \inst1|shift_reg[261] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [261]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[261] .is_wysiwyg = "true";
defparam \inst1|shift_reg[261] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N4
cycloneiv_lcell_comb \inst1|shift_reg~121 (
// Equation(s):
// \inst1|shift_reg~121_combout  = (\load~input_o  & ((\parallel_in[262]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [261]))

	.dataa(\inst1|shift_reg [261]),
	.datab(\load~input_o ),
	.datac(\parallel_in[262]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~121 .lut_mask = 16'hE2E2;
defparam \inst1|shift_reg~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N17
dffeas \inst1|shift_reg[260] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [260]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[260] .is_wysiwyg = "true";
defparam \inst1|shift_reg[260] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N22
cycloneiv_lcell_comb \inst1|shift_reg~122 (
// Equation(s):
// \inst1|shift_reg~122_combout  = (\load~input_o  & ((\parallel_in[261]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [260]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [260]),
	.datac(\load~input_o ),
	.datad(\parallel_in[261]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~122 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N19
dffeas \inst1|shift_reg[259] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [259]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[259] .is_wysiwyg = "true";
defparam \inst1|shift_reg[259] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N16
cycloneiv_lcell_comb \inst1|shift_reg~123 (
// Equation(s):
// \inst1|shift_reg~123_combout  = (\load~input_o  & ((\parallel_in[260]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [259]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [259]),
	.datac(\load~input_o ),
	.datad(\parallel_in[260]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~123 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N21
dffeas \inst1|shift_reg[258] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [258]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[258] .is_wysiwyg = "true";
defparam \inst1|shift_reg[258] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N18
cycloneiv_lcell_comb \inst1|shift_reg~124 (
// Equation(s):
// \inst1|shift_reg~124_combout  = (\load~input_o  & ((\parallel_in[259]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [258]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [258]),
	.datac(\load~input_o ),
	.datad(\parallel_in[259]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~124 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N15
dffeas \inst1|shift_reg[257] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [257]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[257] .is_wysiwyg = "true";
defparam \inst1|shift_reg[257] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N20
cycloneiv_lcell_comb \inst1|shift_reg~125 (
// Equation(s):
// \inst1|shift_reg~125_combout  = (\load~input_o  & (\parallel_in[258]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [257])))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\parallel_in[258]~input_o ),
	.datad(\inst1|shift_reg [257]),
	.cin(gnd),
	.combout(\inst1|shift_reg~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~125 .lut_mask = 16'hF3C0;
defparam \inst1|shift_reg~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N25
dffeas \inst1|shift_reg[256] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [256]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[256] .is_wysiwyg = "true";
defparam \inst1|shift_reg[256] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N14
cycloneiv_lcell_comb \inst1|shift_reg~126 (
// Equation(s):
// \inst1|shift_reg~126_combout  = (\load~input_o  & ((\parallel_in[257]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [256]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [256]),
	.datac(\load~input_o ),
	.datad(\parallel_in[257]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~126 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N11
dffeas \inst1|shift_reg[255] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [255]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[255] .is_wysiwyg = "true";
defparam \inst1|shift_reg[255] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N24
cycloneiv_lcell_comb \inst1|shift_reg~127 (
// Equation(s):
// \inst1|shift_reg~127_combout  = (\load~input_o  & ((\parallel_in[256]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [255]))

	.dataa(\inst1|shift_reg [255]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[256]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~127 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N29
dffeas \inst1|shift_reg[254] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [254]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[254] .is_wysiwyg = "true";
defparam \inst1|shift_reg[254] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N10
cycloneiv_lcell_comb \inst1|shift_reg~128 (
// Equation(s):
// \inst1|shift_reg~128_combout  = (\load~input_o  & (\parallel_in[255]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [254])))

	.dataa(\parallel_in[255]~input_o ),
	.datab(\inst1|shift_reg [254]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~128 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N31
dffeas \inst1|shift_reg[253] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [253]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[253] .is_wysiwyg = "true";
defparam \inst1|shift_reg[253] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N28
cycloneiv_lcell_comb \inst1|shift_reg~129 (
// Equation(s):
// \inst1|shift_reg~129_combout  = (\load~input_o  & ((\parallel_in[254]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [253]))

	.dataa(\inst1|shift_reg [253]),
	.datab(\load~input_o ),
	.datac(\parallel_in[254]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~129 .lut_mask = 16'hE2E2;
defparam \inst1|shift_reg~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N17
dffeas \inst1|shift_reg[252] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [252]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[252] .is_wysiwyg = "true";
defparam \inst1|shift_reg[252] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N30
cycloneiv_lcell_comb \inst1|shift_reg~130 (
// Equation(s):
// \inst1|shift_reg~130_combout  = (\load~input_o  & ((\parallel_in[253]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [252]))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [252]),
	.datad(\parallel_in[253]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~130 .lut_mask = 16'hFC30;
defparam \inst1|shift_reg~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N3
dffeas \inst1|shift_reg[251] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [251]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[251] .is_wysiwyg = "true";
defparam \inst1|shift_reg[251] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N16
cycloneiv_lcell_comb \inst1|shift_reg~131 (
// Equation(s):
// \inst1|shift_reg~131_combout  = (\load~input_o  & ((\parallel_in[252]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [251]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [251]),
	.datac(\parallel_in[252]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~131 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N13
dffeas \inst1|shift_reg[250] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [250]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[250] .is_wysiwyg = "true";
defparam \inst1|shift_reg[250] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N2
cycloneiv_lcell_comb \inst1|shift_reg~132 (
// Equation(s):
// \inst1|shift_reg~132_combout  = (\load~input_o  & ((\parallel_in[251]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [250]))

	.dataa(\inst1|shift_reg [250]),
	.datab(\parallel_in[251]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~132 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N7
dffeas \inst1|shift_reg[249] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [249]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[249] .is_wysiwyg = "true";
defparam \inst1|shift_reg[249] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N12
cycloneiv_lcell_comb \inst1|shift_reg~133 (
// Equation(s):
// \inst1|shift_reg~133_combout  = (\load~input_o  & ((\parallel_in[250]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [249]))

	.dataa(\inst1|shift_reg [249]),
	.datab(\parallel_in[250]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~133 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N1
dffeas \inst1|shift_reg[248] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [248]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[248] .is_wysiwyg = "true";
defparam \inst1|shift_reg[248] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N6
cycloneiv_lcell_comb \inst1|shift_reg~134 (
// Equation(s):
// \inst1|shift_reg~134_combout  = (\load~input_o  & (\parallel_in[249]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [248])))

	.dataa(\parallel_in[249]~input_o ),
	.datab(\inst1|shift_reg [248]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~134 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N27
dffeas \inst1|shift_reg[247] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [247]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[247] .is_wysiwyg = "true";
defparam \inst1|shift_reg[247] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N0
cycloneiv_lcell_comb \inst1|shift_reg~135 (
// Equation(s):
// \inst1|shift_reg~135_combout  = (\load~input_o  & (\parallel_in[248]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [247])))

	.dataa(\parallel_in[248]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [247]),
	.cin(gnd),
	.combout(\inst1|shift_reg~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~135 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N5
dffeas \inst1|shift_reg[246] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [246]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[246] .is_wysiwyg = "true";
defparam \inst1|shift_reg[246] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N26
cycloneiv_lcell_comb \inst1|shift_reg~136 (
// Equation(s):
// \inst1|shift_reg~136_combout  = (\load~input_o  & (\parallel_in[247]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [246])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[247]~input_o ),
	.datac(\inst1|shift_reg [246]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~136 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N23
dffeas \inst1|shift_reg[245] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [245]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[245] .is_wysiwyg = "true";
defparam \inst1|shift_reg[245] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N4
cycloneiv_lcell_comb \inst1|shift_reg~137 (
// Equation(s):
// \inst1|shift_reg~137_combout  = (\load~input_o  & (\parallel_in[246]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [245])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[246]~input_o ),
	.datac(\inst1|shift_reg [245]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~137 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N9
dffeas \inst1|shift_reg[244] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [244]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[244] .is_wysiwyg = "true";
defparam \inst1|shift_reg[244] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N22
cycloneiv_lcell_comb \inst1|shift_reg~138 (
// Equation(s):
// \inst1|shift_reg~138_combout  = (\load~input_o  & ((\parallel_in[245]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [244]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [244]),
	.datac(\load~input_o ),
	.datad(\parallel_in[245]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~138 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N19
dffeas \inst1|shift_reg[243] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [243]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[243] .is_wysiwyg = "true";
defparam \inst1|shift_reg[243] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N8
cycloneiv_lcell_comb \inst1|shift_reg~139 (
// Equation(s):
// \inst1|shift_reg~139_combout  = (\load~input_o  & ((\parallel_in[244]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [243]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [243]),
	.datac(\parallel_in[244]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~139 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N21
dffeas \inst1|shift_reg[242] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [242]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[242] .is_wysiwyg = "true";
defparam \inst1|shift_reg[242] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N18
cycloneiv_lcell_comb \inst1|shift_reg~140 (
// Equation(s):
// \inst1|shift_reg~140_combout  = (\load~input_o  & ((\parallel_in[243]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [242]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [242]),
	.datac(\parallel_in[243]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~140 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N15
dffeas \inst1|shift_reg[241] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [241]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[241] .is_wysiwyg = "true";
defparam \inst1|shift_reg[241] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N20
cycloneiv_lcell_comb \inst1|shift_reg~141 (
// Equation(s):
// \inst1|shift_reg~141_combout  = (\load~input_o  & (\parallel_in[242]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [241])))

	.dataa(\parallel_in[242]~input_o ),
	.datab(\inst1|shift_reg [241]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~141 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N25
dffeas \inst1|shift_reg[240] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [240]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[240] .is_wysiwyg = "true";
defparam \inst1|shift_reg[240] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N14
cycloneiv_lcell_comb \inst1|shift_reg~142 (
// Equation(s):
// \inst1|shift_reg~142_combout  = (\load~input_o  & ((\parallel_in[241]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [240]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [240]),
	.datac(\load~input_o ),
	.datad(\parallel_in[241]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~142 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N11
dffeas \inst1|shift_reg[239] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [239]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[239] .is_wysiwyg = "true";
defparam \inst1|shift_reg[239] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N24
cycloneiv_lcell_comb \inst1|shift_reg~143 (
// Equation(s):
// \inst1|shift_reg~143_combout  = (\load~input_o  & ((\parallel_in[240]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [239]))

	.dataa(\inst1|shift_reg [239]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[240]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~143 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N29
dffeas \inst1|shift_reg[238] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [238]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[238] .is_wysiwyg = "true";
defparam \inst1|shift_reg[238] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N10
cycloneiv_lcell_comb \inst1|shift_reg~144 (
// Equation(s):
// \inst1|shift_reg~144_combout  = (\load~input_o  & ((\parallel_in[239]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [238]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [238]),
	.datac(\parallel_in[239]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~144 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y38_N31
dffeas \inst1|shift_reg[237] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [237]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[237] .is_wysiwyg = "true";
defparam \inst1|shift_reg[237] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N28
cycloneiv_lcell_comb \inst1|shift_reg~145 (
// Equation(s):
// \inst1|shift_reg~145_combout  = (\load~input_o  & (\parallel_in[238]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [237])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[238]~input_o ),
	.datac(\inst1|shift_reg [237]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~145 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N17
dffeas \inst1|shift_reg[236] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [236]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[236] .is_wysiwyg = "true";
defparam \inst1|shift_reg[236] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y38_N30
cycloneiv_lcell_comb \inst1|shift_reg~146 (
// Equation(s):
// \inst1|shift_reg~146_combout  = (\load~input_o  & (\parallel_in[237]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [236])))

	.dataa(\parallel_in[237]~input_o ),
	.datab(\inst1|shift_reg [236]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~146 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N3
dffeas \inst1|shift_reg[235] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [235]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[235] .is_wysiwyg = "true";
defparam \inst1|shift_reg[235] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N16
cycloneiv_lcell_comb \inst1|shift_reg~147 (
// Equation(s):
// \inst1|shift_reg~147_combout  = (\load~input_o  & (\parallel_in[236]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [235])))

	.dataa(\parallel_in[236]~input_o ),
	.datab(\inst1|shift_reg [235]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~147 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N13
dffeas \inst1|shift_reg[234] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [234]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[234] .is_wysiwyg = "true";
defparam \inst1|shift_reg[234] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N2
cycloneiv_lcell_comb \inst1|shift_reg~148 (
// Equation(s):
// \inst1|shift_reg~148_combout  = (\load~input_o  & ((\parallel_in[235]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [234]))

	.dataa(\inst1|shift_reg [234]),
	.datab(\parallel_in[235]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~148 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N7
dffeas \inst1|shift_reg[233] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [233]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[233] .is_wysiwyg = "true";
defparam \inst1|shift_reg[233] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N12
cycloneiv_lcell_comb \inst1|shift_reg~149 (
// Equation(s):
// \inst1|shift_reg~149_combout  = (\load~input_o  & ((\parallel_in[234]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [233]))

	.dataa(\inst1|shift_reg [233]),
	.datab(\parallel_in[234]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~149 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N1
dffeas \inst1|shift_reg[232] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [232]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[232] .is_wysiwyg = "true";
defparam \inst1|shift_reg[232] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N6
cycloneiv_lcell_comb \inst1|shift_reg~150 (
// Equation(s):
// \inst1|shift_reg~150_combout  = (\load~input_o  & (\parallel_in[233]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [232])))

	.dataa(\parallel_in[233]~input_o ),
	.datab(\inst1|shift_reg [232]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~150 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N27
dffeas \inst1|shift_reg[231] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [231]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[231] .is_wysiwyg = "true";
defparam \inst1|shift_reg[231] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N0
cycloneiv_lcell_comb \inst1|shift_reg~151 (
// Equation(s):
// \inst1|shift_reg~151_combout  = (\load~input_o  & (\parallel_in[232]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [231])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[232]~input_o ),
	.datac(\inst1|shift_reg [231]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~151 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N5
dffeas \inst1|shift_reg[230] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [230]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[230] .is_wysiwyg = "true";
defparam \inst1|shift_reg[230] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N26
cycloneiv_lcell_comb \inst1|shift_reg~152 (
// Equation(s):
// \inst1|shift_reg~152_combout  = (\load~input_o  & (\parallel_in[231]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [230])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[231]~input_o ),
	.datac(\inst1|shift_reg [230]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~152 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N23
dffeas \inst1|shift_reg[229] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [229]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[229] .is_wysiwyg = "true";
defparam \inst1|shift_reg[229] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N4
cycloneiv_lcell_comb \inst1|shift_reg~153 (
// Equation(s):
// \inst1|shift_reg~153_combout  = (\load~input_o  & (\parallel_in[230]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [229])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[230]~input_o ),
	.datac(\inst1|shift_reg [229]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~153 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N9
dffeas \inst1|shift_reg[228] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [228]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[228] .is_wysiwyg = "true";
defparam \inst1|shift_reg[228] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N22
cycloneiv_lcell_comb \inst1|shift_reg~154 (
// Equation(s):
// \inst1|shift_reg~154_combout  = (\load~input_o  & (\parallel_in[229]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [228])))

	.dataa(\parallel_in[229]~input_o ),
	.datab(\inst1|shift_reg [228]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~154 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N19
dffeas \inst1|shift_reg[227] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [227]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[227] .is_wysiwyg = "true";
defparam \inst1|shift_reg[227] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N8
cycloneiv_lcell_comb \inst1|shift_reg~155 (
// Equation(s):
// \inst1|shift_reg~155_combout  = (\load~input_o  & ((\parallel_in[228]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [227]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [227]),
	.datac(\parallel_in[228]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~155 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N21
dffeas \inst1|shift_reg[226] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [226]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[226] .is_wysiwyg = "true";
defparam \inst1|shift_reg[226] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N18
cycloneiv_lcell_comb \inst1|shift_reg~156 (
// Equation(s):
// \inst1|shift_reg~156_combout  = (\load~input_o  & (\parallel_in[227]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [226])))

	.dataa(\parallel_in[227]~input_o ),
	.datab(\inst1|shift_reg [226]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~156 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N15
dffeas \inst1|shift_reg[225] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [225]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[225] .is_wysiwyg = "true";
defparam \inst1|shift_reg[225] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N20
cycloneiv_lcell_comb \inst1|shift_reg~157 (
// Equation(s):
// \inst1|shift_reg~157_combout  = (\load~input_o  & (\parallel_in[226]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [225])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[226]~input_o ),
	.datac(\inst1|shift_reg [225]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~157 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N25
dffeas \inst1|shift_reg[224] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [224]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[224] .is_wysiwyg = "true";
defparam \inst1|shift_reg[224] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N14
cycloneiv_lcell_comb \inst1|shift_reg~158 (
// Equation(s):
// \inst1|shift_reg~158_combout  = (\load~input_o  & ((\parallel_in[225]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [224]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [224]),
	.datac(\parallel_in[225]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~158 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N11
dffeas \inst1|shift_reg[223] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [223]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[223] .is_wysiwyg = "true";
defparam \inst1|shift_reg[223] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N24
cycloneiv_lcell_comb \inst1|shift_reg~159 (
// Equation(s):
// \inst1|shift_reg~159_combout  = (\load~input_o  & ((\parallel_in[224]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [223]))

	.dataa(\inst1|shift_reg [223]),
	.datab(\parallel_in[224]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~159 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N29
dffeas \inst1|shift_reg[222] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [222]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[222] .is_wysiwyg = "true";
defparam \inst1|shift_reg[222] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N10
cycloneiv_lcell_comb \inst1|shift_reg~160 (
// Equation(s):
// \inst1|shift_reg~160_combout  = (\load~input_o  & ((\parallel_in[223]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [222]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [222]),
	.datac(\parallel_in[223]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~160 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y26_N31
dffeas \inst1|shift_reg[221] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [221]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[221] .is_wysiwyg = "true";
defparam \inst1|shift_reg[221] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N28
cycloneiv_lcell_comb \inst1|shift_reg~161 (
// Equation(s):
// \inst1|shift_reg~161_combout  = (\load~input_o  & (\parallel_in[222]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [221])))

	.dataa(\parallel_in[222]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [221]),
	.cin(gnd),
	.combout(\inst1|shift_reg~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~161 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N9
dffeas \inst1|shift_reg[220] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [220]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[220] .is_wysiwyg = "true";
defparam \inst1|shift_reg[220] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y26_N30
cycloneiv_lcell_comb \inst1|shift_reg~162 (
// Equation(s):
// \inst1|shift_reg~162_combout  = (\load~input_o  & (\parallel_in[221]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [220])))

	.dataa(\parallel_in[221]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [220]),
	.cin(gnd),
	.combout(\inst1|shift_reg~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~162 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N3
dffeas \inst1|shift_reg[219] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [219]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[219] .is_wysiwyg = "true";
defparam \inst1|shift_reg[219] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N8
cycloneiv_lcell_comb \inst1|shift_reg~163 (
// Equation(s):
// \inst1|shift_reg~163_combout  = (\load~input_o  & (\parallel_in[220]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [219])))

	.dataa(\parallel_in[220]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [219]),
	.cin(gnd),
	.combout(\inst1|shift_reg~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~163 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N13
dffeas \inst1|shift_reg[218] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [218]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[218] .is_wysiwyg = "true";
defparam \inst1|shift_reg[218] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N2
cycloneiv_lcell_comb \inst1|shift_reg~164 (
// Equation(s):
// \inst1|shift_reg~164_combout  = (\load~input_o  & ((\parallel_in[219]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [218]))

	.dataa(\inst1|shift_reg [218]),
	.datab(\parallel_in[219]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~164 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N15
dffeas \inst1|shift_reg[217] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [217]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[217] .is_wysiwyg = "true";
defparam \inst1|shift_reg[217] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N12
cycloneiv_lcell_comb \inst1|shift_reg~165 (
// Equation(s):
// \inst1|shift_reg~165_combout  = (\load~input_o  & (\parallel_in[218]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [217])))

	.dataa(\parallel_in[218]~input_o ),
	.datab(\inst1|shift_reg [217]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~165 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N17
dffeas \inst1|shift_reg[216] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [216]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[216] .is_wysiwyg = "true";
defparam \inst1|shift_reg[216] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N14
cycloneiv_lcell_comb \inst1|shift_reg~166 (
// Equation(s):
// \inst1|shift_reg~166_combout  = (\load~input_o  & ((\parallel_in[217]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [216]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [216]),
	.datac(\load~input_o ),
	.datad(\parallel_in[217]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~166 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N11
dffeas \inst1|shift_reg[215] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [215]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[215] .is_wysiwyg = "true";
defparam \inst1|shift_reg[215] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N16
cycloneiv_lcell_comb \inst1|shift_reg~167 (
// Equation(s):
// \inst1|shift_reg~167_combout  = (\load~input_o  & ((\parallel_in[216]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [215]))

	.dataa(\inst1|shift_reg [215]),
	.datab(\parallel_in[216]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~167 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N21
dffeas \inst1|shift_reg[214] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [214]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[214] .is_wysiwyg = "true";
defparam \inst1|shift_reg[214] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N10
cycloneiv_lcell_comb \inst1|shift_reg~168 (
// Equation(s):
// \inst1|shift_reg~168_combout  = (\load~input_o  & (\parallel_in[215]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [214])))

	.dataa(\parallel_in[215]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [214]),
	.cin(gnd),
	.combout(\inst1|shift_reg~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~168 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N23
dffeas \inst1|shift_reg[213] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [213]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[213] .is_wysiwyg = "true";
defparam \inst1|shift_reg[213] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N20
cycloneiv_lcell_comb \inst1|shift_reg~169 (
// Equation(s):
// \inst1|shift_reg~169_combout  = (\load~input_o  & ((\parallel_in[214]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [213]))

	.dataa(\inst1|shift_reg [213]),
	.datab(\parallel_in[214]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~169 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N25
dffeas \inst1|shift_reg[212] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [212]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[212] .is_wysiwyg = "true";
defparam \inst1|shift_reg[212] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N22
cycloneiv_lcell_comb \inst1|shift_reg~170 (
// Equation(s):
// \inst1|shift_reg~170_combout  = (\load~input_o  & ((\parallel_in[213]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [212]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [212]),
	.datac(\parallel_in[213]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~170 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N27
dffeas \inst1|shift_reg[211] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [211]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[211] .is_wysiwyg = "true";
defparam \inst1|shift_reg[211] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N24
cycloneiv_lcell_comb \inst1|shift_reg~171 (
// Equation(s):
// \inst1|shift_reg~171_combout  = (\load~input_o  & ((\parallel_in[212]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [211]))

	.dataa(\inst1|shift_reg [211]),
	.datab(\parallel_in[212]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~171 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N5
dffeas \inst1|shift_reg[210] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [210]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[210] .is_wysiwyg = "true";
defparam \inst1|shift_reg[210] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N26
cycloneiv_lcell_comb \inst1|shift_reg~172 (
// Equation(s):
// \inst1|shift_reg~172_combout  = (\load~input_o  & ((\parallel_in[211]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [210]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [210]),
	.datac(\parallel_in[211]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~172 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N31
dffeas \inst1|shift_reg[209] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [209]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[209] .is_wysiwyg = "true";
defparam \inst1|shift_reg[209] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N4
cycloneiv_lcell_comb \inst1|shift_reg~173 (
// Equation(s):
// \inst1|shift_reg~173_combout  = (\load~input_o  & ((\parallel_in[210]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [209]))

	.dataa(\inst1|shift_reg [209]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[210]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~173 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N1
dffeas \inst1|shift_reg[208] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [208]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[208] .is_wysiwyg = "true";
defparam \inst1|shift_reg[208] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N30
cycloneiv_lcell_comb \inst1|shift_reg~174 (
// Equation(s):
// \inst1|shift_reg~174_combout  = (\load~input_o  & ((\parallel_in[209]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [208]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [208]),
	.datac(\parallel_in[209]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~174 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N19
dffeas \inst1|shift_reg[207] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [207]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[207] .is_wysiwyg = "true";
defparam \inst1|shift_reg[207] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N0
cycloneiv_lcell_comb \inst1|shift_reg~175 (
// Equation(s):
// \inst1|shift_reg~175_combout  = (\load~input_o  & (\parallel_in[208]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [207])))

	.dataa(\parallel_in[208]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [207]),
	.cin(gnd),
	.combout(\inst1|shift_reg~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~175 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N29
dffeas \inst1|shift_reg[206] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [206]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[206] .is_wysiwyg = "true";
defparam \inst1|shift_reg[206] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N18
cycloneiv_lcell_comb \inst1|shift_reg~176 (
// Equation(s):
// \inst1|shift_reg~176_combout  = (\load~input_o  & ((\parallel_in[207]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [206]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [206]),
	.datac(\parallel_in[207]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~176 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N7
dffeas \inst1|shift_reg[205] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [205]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[205] .is_wysiwyg = "true";
defparam \inst1|shift_reg[205] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N28
cycloneiv_lcell_comb \inst1|shift_reg~177 (
// Equation(s):
// \inst1|shift_reg~177_combout  = (\load~input_o  & (\parallel_in[206]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [205])))

	.dataa(\parallel_in[206]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [205]),
	.cin(gnd),
	.combout(\inst1|shift_reg~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~177 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N1
dffeas \inst1|shift_reg[204] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [204]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[204] .is_wysiwyg = "true";
defparam \inst1|shift_reg[204] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N6
cycloneiv_lcell_comb \inst1|shift_reg~178 (
// Equation(s):
// \inst1|shift_reg~178_combout  = (\load~input_o  & (\parallel_in[205]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [204])))

	.dataa(\parallel_in[205]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [204]),
	.cin(gnd),
	.combout(\inst1|shift_reg~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~178 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N11
dffeas \inst1|shift_reg[203] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [203]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[203] .is_wysiwyg = "true";
defparam \inst1|shift_reg[203] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N0
cycloneiv_lcell_comb \inst1|shift_reg~179 (
// Equation(s):
// \inst1|shift_reg~179_combout  = (\load~input_o  & ((\parallel_in[204]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [203]))

	.dataa(\inst1|shift_reg [203]),
	.datab(gnd),
	.datac(\parallel_in[204]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~179 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N13
dffeas \inst1|shift_reg[202] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [202]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[202] .is_wysiwyg = "true";
defparam \inst1|shift_reg[202] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N10
cycloneiv_lcell_comb \inst1|shift_reg~180 (
// Equation(s):
// \inst1|shift_reg~180_combout  = (\load~input_o  & ((\parallel_in[203]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [202]))

	.dataa(\inst1|shift_reg [202]),
	.datab(gnd),
	.datac(\parallel_in[203]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~180 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N23
dffeas \inst1|shift_reg[201] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [201]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[201] .is_wysiwyg = "true";
defparam \inst1|shift_reg[201] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N12
cycloneiv_lcell_comb \inst1|shift_reg~181 (
// Equation(s):
// \inst1|shift_reg~181_combout  = (\load~input_o  & ((\parallel_in[202]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [201]))

	.dataa(\inst1|shift_reg [201]),
	.datab(gnd),
	.datac(\parallel_in[202]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~181 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N17
dffeas \inst1|shift_reg[200] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [200]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[200] .is_wysiwyg = "true";
defparam \inst1|shift_reg[200] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N22
cycloneiv_lcell_comb \inst1|shift_reg~182 (
// Equation(s):
// \inst1|shift_reg~182_combout  = (\load~input_o  & (\parallel_in[201]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [200])))

	.dataa(\parallel_in[201]~input_o ),
	.datab(\inst1|shift_reg [200]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~182 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N19
dffeas \inst1|shift_reg[199] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [199]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[199] .is_wysiwyg = "true";
defparam \inst1|shift_reg[199] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N16
cycloneiv_lcell_comb \inst1|shift_reg~183 (
// Equation(s):
// \inst1|shift_reg~183_combout  = (\load~input_o  & ((\parallel_in[200]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [199]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [199]),
	.datac(\parallel_in[200]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~183 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N5
dffeas \inst1|shift_reg[198] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [198]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[198] .is_wysiwyg = "true";
defparam \inst1|shift_reg[198] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N18
cycloneiv_lcell_comb \inst1|shift_reg~184 (
// Equation(s):
// \inst1|shift_reg~184_combout  = (\load~input_o  & (\parallel_in[199]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [198])))

	.dataa(gnd),
	.datab(\parallel_in[199]~input_o ),
	.datac(\inst1|shift_reg [198]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~184 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N7
dffeas \inst1|shift_reg[197] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [197]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[197] .is_wysiwyg = "true";
defparam \inst1|shift_reg[197] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N4
cycloneiv_lcell_comb \inst1|shift_reg~185 (
// Equation(s):
// \inst1|shift_reg~185_combout  = (\load~input_o  & ((\parallel_in[198]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [197]))

	.dataa(\inst1|shift_reg [197]),
	.datab(gnd),
	.datac(\parallel_in[198]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~185 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N25
dffeas \inst1|shift_reg[196] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [196]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[196] .is_wysiwyg = "true";
defparam \inst1|shift_reg[196] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N6
cycloneiv_lcell_comb \inst1|shift_reg~186 (
// Equation(s):
// \inst1|shift_reg~186_combout  = (\load~input_o  & ((\parallel_in[197]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [196]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [196]),
	.datac(\parallel_in[197]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~186 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N3
dffeas \inst1|shift_reg[195] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [195]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[195] .is_wysiwyg = "true";
defparam \inst1|shift_reg[195] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N24
cycloneiv_lcell_comb \inst1|shift_reg~187 (
// Equation(s):
// \inst1|shift_reg~187_combout  = (\load~input_o  & ((\parallel_in[196]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [195]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [195]),
	.datac(\parallel_in[196]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~187 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N21
dffeas \inst1|shift_reg[194] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [194]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[194] .is_wysiwyg = "true";
defparam \inst1|shift_reg[194] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N2
cycloneiv_lcell_comb \inst1|shift_reg~188 (
// Equation(s):
// \inst1|shift_reg~188_combout  = (\load~input_o  & (\parallel_in[195]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [194])))

	.dataa(\parallel_in[195]~input_o ),
	.datab(\inst1|shift_reg [194]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~188 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N31
dffeas \inst1|shift_reg[193] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [193]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[193] .is_wysiwyg = "true";
defparam \inst1|shift_reg[193] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N20
cycloneiv_lcell_comb \inst1|shift_reg~189 (
// Equation(s):
// \inst1|shift_reg~189_combout  = (\load~input_o  & (\parallel_in[194]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [193])))

	.dataa(\parallel_in[194]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [193]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~189 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N9
dffeas \inst1|shift_reg[192] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [192]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[192] .is_wysiwyg = "true";
defparam \inst1|shift_reg[192] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N30
cycloneiv_lcell_comb \inst1|shift_reg~190 (
// Equation(s):
// \inst1|shift_reg~190_combout  = (\load~input_o  & ((\parallel_in[193]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [192]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [192]),
	.datac(\parallel_in[193]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~190 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N27
dffeas \inst1|shift_reg[191] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [191]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[191] .is_wysiwyg = "true";
defparam \inst1|shift_reg[191] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N8
cycloneiv_lcell_comb \inst1|shift_reg~191 (
// Equation(s):
// \inst1|shift_reg~191_combout  = (\load~input_o  & (\parallel_in[192]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [191])))

	.dataa(gnd),
	.datab(\parallel_in[192]~input_o ),
	.datac(\inst1|shift_reg [191]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~191 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N29
dffeas \inst1|shift_reg[190] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [190]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[190] .is_wysiwyg = "true";
defparam \inst1|shift_reg[190] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N26
cycloneiv_lcell_comb \inst1|shift_reg~192 (
// Equation(s):
// \inst1|shift_reg~192_combout  = (\load~input_o  & ((\parallel_in[191]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [190]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [190]),
	.datac(\parallel_in[191]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~192 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N15
dffeas \inst1|shift_reg[189] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [189]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[189] .is_wysiwyg = "true";
defparam \inst1|shift_reg[189] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N28
cycloneiv_lcell_comb \inst1|shift_reg~193 (
// Equation(s):
// \inst1|shift_reg~193_combout  = (\load~input_o  & (\parallel_in[190]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [189])))

	.dataa(\parallel_in[190]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [189]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~193 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N9
dffeas \inst1|shift_reg[188] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [188]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[188] .is_wysiwyg = "true";
defparam \inst1|shift_reg[188] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N14
cycloneiv_lcell_comb \inst1|shift_reg~194 (
// Equation(s):
// \inst1|shift_reg~194_combout  = (\load~input_o  & (\parallel_in[189]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [188])))

	.dataa(gnd),
	.datab(\parallel_in[189]~input_o ),
	.datac(\inst1|shift_reg [188]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~194_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~194 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N3
dffeas \inst1|shift_reg[187] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [187]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[187] .is_wysiwyg = "true";
defparam \inst1|shift_reg[187] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N8
cycloneiv_lcell_comb \inst1|shift_reg~195 (
// Equation(s):
// \inst1|shift_reg~195_combout  = (\load~input_o  & ((\parallel_in[188]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [187]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [187]),
	.datac(\parallel_in[188]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~195_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~195 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N13
dffeas \inst1|shift_reg[186] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [186]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[186] .is_wysiwyg = "true";
defparam \inst1|shift_reg[186] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N2
cycloneiv_lcell_comb \inst1|shift_reg~196 (
// Equation(s):
// \inst1|shift_reg~196_combout  = (\load~input_o  & ((\parallel_in[187]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [186]))

	.dataa(\inst1|shift_reg [186]),
	.datab(gnd),
	.datac(\parallel_in[187]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~196_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~196 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N15
dffeas \inst1|shift_reg[185] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [185]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[185] .is_wysiwyg = "true";
defparam \inst1|shift_reg[185] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N12
cycloneiv_lcell_comb \inst1|shift_reg~197 (
// Equation(s):
// \inst1|shift_reg~197_combout  = (\load~input_o  & (\parallel_in[186]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [185])))

	.dataa(gnd),
	.datab(\parallel_in[186]~input_o ),
	.datac(\inst1|shift_reg [185]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~197_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~197 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \inst1|shift_reg[184] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [184]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[184] .is_wysiwyg = "true";
defparam \inst1|shift_reg[184] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N14
cycloneiv_lcell_comb \inst1|shift_reg~198 (
// Equation(s):
// \inst1|shift_reg~198_combout  = (\load~input_o  & ((\parallel_in[185]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [184]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [184]),
	.datac(\parallel_in[185]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~198_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~198 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N27
dffeas \inst1|shift_reg[183] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [183]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[183] .is_wysiwyg = "true";
defparam \inst1|shift_reg[183] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N24
cycloneiv_lcell_comb \inst1|shift_reg~199 (
// Equation(s):
// \inst1|shift_reg~199_combout  = (\load~input_o  & (\parallel_in[184]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [183])))

	.dataa(gnd),
	.datab(\parallel_in[184]~input_o ),
	.datac(\inst1|shift_reg [183]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~199_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~199 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N29
dffeas \inst1|shift_reg[182] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [182]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[182] .is_wysiwyg = "true";
defparam \inst1|shift_reg[182] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N26
cycloneiv_lcell_comb \inst1|shift_reg~200 (
// Equation(s):
// \inst1|shift_reg~200_combout  = (\load~input_o  & ((\parallel_in[183]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [182]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [182]),
	.datac(\parallel_in[183]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~200_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~200 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N7
dffeas \inst1|shift_reg[181] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [181]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[181] .is_wysiwyg = "true";
defparam \inst1|shift_reg[181] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N28
cycloneiv_lcell_comb \inst1|shift_reg~201 (
// Equation(s):
// \inst1|shift_reg~201_combout  = (\load~input_o  & ((\parallel_in[182]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [181]))

	.dataa(\inst1|shift_reg [181]),
	.datab(gnd),
	.datac(\parallel_in[182]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~201_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~201 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N17
dffeas \inst1|shift_reg[180] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [180]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[180] .is_wysiwyg = "true";
defparam \inst1|shift_reg[180] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N6
cycloneiv_lcell_comb \inst1|shift_reg~202 (
// Equation(s):
// \inst1|shift_reg~202_combout  = (\load~input_o  & ((\parallel_in[181]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [180]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [180]),
	.datac(\parallel_in[181]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~202_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~202 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N19
dffeas \inst1|shift_reg[179] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [179]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[179] .is_wysiwyg = "true";
defparam \inst1|shift_reg[179] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N16
cycloneiv_lcell_comb \inst1|shift_reg~203 (
// Equation(s):
// \inst1|shift_reg~203_combout  = (\load~input_o  & (\parallel_in[180]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [179])))

	.dataa(\parallel_in[180]~input_o ),
	.datab(\inst1|shift_reg [179]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~203_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~203 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N21
dffeas \inst1|shift_reg[178] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [178]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[178] .is_wysiwyg = "true";
defparam \inst1|shift_reg[178] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N18
cycloneiv_lcell_comb \inst1|shift_reg~204 (
// Equation(s):
// \inst1|shift_reg~204_combout  = (\load~input_o  & (\parallel_in[179]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [178])))

	.dataa(\parallel_in[179]~input_o ),
	.datab(\inst1|shift_reg [178]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~204_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~204 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N23
dffeas \inst1|shift_reg[177] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [177]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[177] .is_wysiwyg = "true";
defparam \inst1|shift_reg[177] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N20
cycloneiv_lcell_comb \inst1|shift_reg~205 (
// Equation(s):
// \inst1|shift_reg~205_combout  = (\load~input_o  & ((\parallel_in[178]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [177]))

	.dataa(\inst1|shift_reg [177]),
	.datab(gnd),
	.datac(\parallel_in[178]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~205_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~205 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N1
dffeas \inst1|shift_reg[176] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [176]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[176] .is_wysiwyg = "true";
defparam \inst1|shift_reg[176] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N22
cycloneiv_lcell_comb \inst1|shift_reg~206 (
// Equation(s):
// \inst1|shift_reg~206_combout  = (\load~input_o  & ((\parallel_in[177]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [176]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [176]),
	.datac(gnd),
	.datad(\parallel_in[177]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~206_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~206 .lut_mask = 16'hEE44;
defparam \inst1|shift_reg~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N11
dffeas \inst1|shift_reg[175] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [175]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[175] .is_wysiwyg = "true";
defparam \inst1|shift_reg[175] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N0
cycloneiv_lcell_comb \inst1|shift_reg~207 (
// Equation(s):
// \inst1|shift_reg~207_combout  = (\load~input_o  & ((\parallel_in[176]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [175]))

	.dataa(\inst1|shift_reg [175]),
	.datab(gnd),
	.datac(\parallel_in[176]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~207_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~207 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N5
dffeas \inst1|shift_reg[174] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [174]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[174] .is_wysiwyg = "true";
defparam \inst1|shift_reg[174] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N10
cycloneiv_lcell_comb \inst1|shift_reg~208 (
// Equation(s):
// \inst1|shift_reg~208_combout  = (\load~input_o  & (\parallel_in[175]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [174])))

	.dataa(\parallel_in[175]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [174]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~208_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~208 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N31
dffeas \inst1|shift_reg[173] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [173]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[173] .is_wysiwyg = "true";
defparam \inst1|shift_reg[173] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N4
cycloneiv_lcell_comb \inst1|shift_reg~209 (
// Equation(s):
// \inst1|shift_reg~209_combout  = (\load~input_o  & (\parallel_in[174]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [173])))

	.dataa(\parallel_in[174]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [173]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~209_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~209 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N17
dffeas \inst1|shift_reg[172] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [172]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[172] .is_wysiwyg = "true";
defparam \inst1|shift_reg[172] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N30
cycloneiv_lcell_comb \inst1|shift_reg~210 (
// Equation(s):
// \inst1|shift_reg~210_combout  = (\load~input_o  & (\parallel_in[173]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [172])))

	.dataa(\parallel_in[173]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [172]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~210_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~210 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N11
dffeas \inst1|shift_reg[171] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [171]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[171] .is_wysiwyg = "true";
defparam \inst1|shift_reg[171] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N16
cycloneiv_lcell_comb \inst1|shift_reg~211 (
// Equation(s):
// \inst1|shift_reg~211_combout  = (\load~input_o  & ((\parallel_in[172]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [171]))

	.dataa(\inst1|shift_reg [171]),
	.datab(gnd),
	.datac(\parallel_in[172]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~211_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~211 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N29
dffeas \inst1|shift_reg[170] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [170]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[170] .is_wysiwyg = "true";
defparam \inst1|shift_reg[170] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N10
cycloneiv_lcell_comb \inst1|shift_reg~212 (
// Equation(s):
// \inst1|shift_reg~212_combout  = (\load~input_o  & ((\parallel_in[171]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [170]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [170]),
	.datac(\parallel_in[171]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~212_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~212 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N31
dffeas \inst1|shift_reg[169] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [169]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[169] .is_wysiwyg = "true";
defparam \inst1|shift_reg[169] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N28
cycloneiv_lcell_comb \inst1|shift_reg~213 (
// Equation(s):
// \inst1|shift_reg~213_combout  = (\load~input_o  & (\parallel_in[170]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [169])))

	.dataa(gnd),
	.datab(\parallel_in[170]~input_o ),
	.datac(\inst1|shift_reg [169]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~213_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~213 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N25
dffeas \inst1|shift_reg[168] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [168]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[168] .is_wysiwyg = "true";
defparam \inst1|shift_reg[168] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N30
cycloneiv_lcell_comb \inst1|shift_reg~214 (
// Equation(s):
// \inst1|shift_reg~214_combout  = (\load~input_o  & ((\parallel_in[169]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [168]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [168]),
	.datac(\parallel_in[169]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~214_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~214 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N3
dffeas \inst1|shift_reg[167] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [167]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[167] .is_wysiwyg = "true";
defparam \inst1|shift_reg[167] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N24
cycloneiv_lcell_comb \inst1|shift_reg~215 (
// Equation(s):
// \inst1|shift_reg~215_combout  = (\load~input_o  & ((\parallel_in[168]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [167]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [167]),
	.datac(\parallel_in[168]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~215_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~215 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N21
dffeas \inst1|shift_reg[166] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [166]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[166] .is_wysiwyg = "true";
defparam \inst1|shift_reg[166] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N2
cycloneiv_lcell_comb \inst1|shift_reg~216 (
// Equation(s):
// \inst1|shift_reg~216_combout  = (\load~input_o  & ((\parallel_in[167]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [166]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [166]),
	.datac(\parallel_in[167]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~216_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~216 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N15
dffeas \inst1|shift_reg[165] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [165]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[165] .is_wysiwyg = "true";
defparam \inst1|shift_reg[165] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N20
cycloneiv_lcell_comb \inst1|shift_reg~217 (
// Equation(s):
// \inst1|shift_reg~217_combout  = (\load~input_o  & (\parallel_in[166]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [165])))

	.dataa(gnd),
	.datab(\parallel_in[166]~input_o ),
	.datac(\inst1|shift_reg [165]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~217_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~217 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N1
dffeas \inst1|shift_reg[164] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [164]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[164] .is_wysiwyg = "true";
defparam \inst1|shift_reg[164] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N14
cycloneiv_lcell_comb \inst1|shift_reg~218 (
// Equation(s):
// \inst1|shift_reg~218_combout  = (\load~input_o  & (\parallel_in[165]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [164])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[165]~input_o ),
	.datac(gnd),
	.datad(\inst1|shift_reg [164]),
	.cin(gnd),
	.combout(\inst1|shift_reg~218_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~218 .lut_mask = 16'hDD88;
defparam \inst1|shift_reg~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N27
dffeas \inst1|shift_reg[163] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [163]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[163] .is_wysiwyg = "true";
defparam \inst1|shift_reg[163] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N0
cycloneiv_lcell_comb \inst1|shift_reg~219 (
// Equation(s):
// \inst1|shift_reg~219_combout  = (\load~input_o  & (\parallel_in[164]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [163])))

	.dataa(\parallel_in[164]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [163]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~219_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~219 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N13
dffeas \inst1|shift_reg[162] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~221_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [162]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[162] .is_wysiwyg = "true";
defparam \inst1|shift_reg[162] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N26
cycloneiv_lcell_comb \inst1|shift_reg~220 (
// Equation(s):
// \inst1|shift_reg~220_combout  = (\load~input_o  & ((\parallel_in[163]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [162]))

	.dataa(\inst1|shift_reg [162]),
	.datab(\parallel_in[163]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~220_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~220 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N23
dffeas \inst1|shift_reg[161] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~222_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [161]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[161] .is_wysiwyg = "true";
defparam \inst1|shift_reg[161] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N12
cycloneiv_lcell_comb \inst1|shift_reg~221 (
// Equation(s):
// \inst1|shift_reg~221_combout  = (\load~input_o  & ((\parallel_in[162]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [161]))

	.dataa(\inst1|shift_reg [161]),
	.datab(gnd),
	.datac(\parallel_in[162]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~221_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~221 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N9
dffeas \inst1|shift_reg[160] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [160]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[160] .is_wysiwyg = "true";
defparam \inst1|shift_reg[160] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N22
cycloneiv_lcell_comb \inst1|shift_reg~222 (
// Equation(s):
// \inst1|shift_reg~222_combout  = (\load~input_o  & ((\parallel_in[161]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [160]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [160]),
	.datac(\parallel_in[161]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~222_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~222 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N19
dffeas \inst1|shift_reg[159] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [159]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[159] .is_wysiwyg = "true";
defparam \inst1|shift_reg[159] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N8
cycloneiv_lcell_comb \inst1|shift_reg~223 (
// Equation(s):
// \inst1|shift_reg~223_combout  = (\load~input_o  & (\parallel_in[160]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [159])))

	.dataa(\parallel_in[160]~input_o ),
	.datab(\inst1|shift_reg [159]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~223_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~223 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N5
dffeas \inst1|shift_reg[158] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [158]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[158] .is_wysiwyg = "true";
defparam \inst1|shift_reg[158] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N18
cycloneiv_lcell_comb \inst1|shift_reg~224 (
// Equation(s):
// \inst1|shift_reg~224_combout  = (\load~input_o  & ((\parallel_in[159]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [158]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [158]),
	.datac(\parallel_in[159]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~224_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~224 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y90_N7
dffeas \inst1|shift_reg[157] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~226_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [157]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[157] .is_wysiwyg = "true";
defparam \inst1|shift_reg[157] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N4
cycloneiv_lcell_comb \inst1|shift_reg~225 (
// Equation(s):
// \inst1|shift_reg~225_combout  = (\load~input_o  & ((\parallel_in[158]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [157]))

	.dataa(\inst1|shift_reg [157]),
	.datab(gnd),
	.datac(\parallel_in[158]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~225_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~225 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N1
dffeas \inst1|shift_reg[156] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~227_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [156]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[156] .is_wysiwyg = "true";
defparam \inst1|shift_reg[156] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y90_N6
cycloneiv_lcell_comb \inst1|shift_reg~226 (
// Equation(s):
// \inst1|shift_reg~226_combout  = (\load~input_o  & ((\parallel_in[157]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [156]))

	.dataa(\inst1|shift_reg [156]),
	.datab(\parallel_in[157]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~226_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~226 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N19
dffeas \inst1|shift_reg[155] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [155]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[155] .is_wysiwyg = "true";
defparam \inst1|shift_reg[155] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N0
cycloneiv_lcell_comb \inst1|shift_reg~227 (
// Equation(s):
// \inst1|shift_reg~227_combout  = (\load~input_o  & ((\parallel_in[156]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [155]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [155]),
	.datac(\parallel_in[156]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~227_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~227 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N5
dffeas \inst1|shift_reg[154] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [154]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[154] .is_wysiwyg = "true";
defparam \inst1|shift_reg[154] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N18
cycloneiv_lcell_comb \inst1|shift_reg~228 (
// Equation(s):
// \inst1|shift_reg~228_combout  = (\load~input_o  & (\parallel_in[155]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [154])))

	.dataa(\parallel_in[155]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [154]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~228_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~228 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N7
dffeas \inst1|shift_reg[153] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [153]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[153] .is_wysiwyg = "true";
defparam \inst1|shift_reg[153] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N4
cycloneiv_lcell_comb \inst1|shift_reg~229 (
// Equation(s):
// \inst1|shift_reg~229_combout  = (\load~input_o  & ((\parallel_in[154]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [153]))

	.dataa(\inst1|shift_reg [153]),
	.datab(gnd),
	.datac(\parallel_in[154]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~229_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~229 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N9
dffeas \inst1|shift_reg[152] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~231_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [152]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[152] .is_wysiwyg = "true";
defparam \inst1|shift_reg[152] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N6
cycloneiv_lcell_comb \inst1|shift_reg~230 (
// Equation(s):
// \inst1|shift_reg~230_combout  = (\load~input_o  & (\parallel_in[153]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [152])))

	.dataa(gnd),
	.datab(\parallel_in[153]~input_o ),
	.datac(\inst1|shift_reg [152]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~230_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~230 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N27
dffeas \inst1|shift_reg[151] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [151]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[151] .is_wysiwyg = "true";
defparam \inst1|shift_reg[151] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N8
cycloneiv_lcell_comb \inst1|shift_reg~231 (
// Equation(s):
// \inst1|shift_reg~231_combout  = (\load~input_o  & ((\parallel_in[152]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [151]))

	.dataa(\inst1|shift_reg [151]),
	.datab(gnd),
	.datac(\parallel_in[152]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~231_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~231 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N29
dffeas \inst1|shift_reg[150] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [150]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[150] .is_wysiwyg = "true";
defparam \inst1|shift_reg[150] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N26
cycloneiv_lcell_comb \inst1|shift_reg~232 (
// Equation(s):
// \inst1|shift_reg~232_combout  = (\load~input_o  & ((\parallel_in[151]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [150]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [150]),
	.datac(\parallel_in[151]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~232_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~232 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N23
dffeas \inst1|shift_reg[149] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~234_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [149]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[149] .is_wysiwyg = "true";
defparam \inst1|shift_reg[149] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N28
cycloneiv_lcell_comb \inst1|shift_reg~233 (
// Equation(s):
// \inst1|shift_reg~233_combout  = (\load~input_o  & ((\parallel_in[150]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [149]))

	.dataa(\inst1|shift_reg [149]),
	.datab(gnd),
	.datac(\parallel_in[150]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~233_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~233 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N17
dffeas \inst1|shift_reg[148] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [148]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[148] .is_wysiwyg = "true";
defparam \inst1|shift_reg[148] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N22
cycloneiv_lcell_comb \inst1|shift_reg~234 (
// Equation(s):
// \inst1|shift_reg~234_combout  = (\load~input_o  & ((\parallel_in[149]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [148]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [148]),
	.datac(gnd),
	.datad(\parallel_in[149]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~234_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~234 .lut_mask = 16'hEE44;
defparam \inst1|shift_reg~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N3
dffeas \inst1|shift_reg[147] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [147]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[147] .is_wysiwyg = "true";
defparam \inst1|shift_reg[147] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N16
cycloneiv_lcell_comb \inst1|shift_reg~235 (
// Equation(s):
// \inst1|shift_reg~235_combout  = (\load~input_o  & ((\parallel_in[148]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [147]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [147]),
	.datac(\parallel_in[148]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~235_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~235 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N21
dffeas \inst1|shift_reg[146] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [146]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[146] .is_wysiwyg = "true";
defparam \inst1|shift_reg[146] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N2
cycloneiv_lcell_comb \inst1|shift_reg~236 (
// Equation(s):
// \inst1|shift_reg~236_combout  = (\load~input_o  & ((\parallel_in[147]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [146]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [146]),
	.datac(\parallel_in[147]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~236_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~236 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N31
dffeas \inst1|shift_reg[145] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [145]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[145] .is_wysiwyg = "true";
defparam \inst1|shift_reg[145] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N20
cycloneiv_lcell_comb \inst1|shift_reg~237 (
// Equation(s):
// \inst1|shift_reg~237_combout  = (\load~input_o  & (\parallel_in[146]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [145])))

	.dataa(\parallel_in[146]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [145]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~237_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~237 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N25
dffeas \inst1|shift_reg[144] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [144]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[144] .is_wysiwyg = "true";
defparam \inst1|shift_reg[144] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N30
cycloneiv_lcell_comb \inst1|shift_reg~238 (
// Equation(s):
// \inst1|shift_reg~238_combout  = (\load~input_o  & (\parallel_in[145]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [144])))

	.dataa(\parallel_in[145]~input_o ),
	.datab(\inst1|shift_reg [144]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~238_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~238 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N11
dffeas \inst1|shift_reg[143] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~240_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [143]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[143] .is_wysiwyg = "true";
defparam \inst1|shift_reg[143] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N24
cycloneiv_lcell_comb \inst1|shift_reg~239 (
// Equation(s):
// \inst1|shift_reg~239_combout  = (\load~input_o  & ((\parallel_in[144]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [143]))

	.dataa(\inst1|shift_reg [143]),
	.datab(gnd),
	.datac(\parallel_in[144]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~239_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~239 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N13
dffeas \inst1|shift_reg[142] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [142]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[142] .is_wysiwyg = "true";
defparam \inst1|shift_reg[142] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N10
cycloneiv_lcell_comb \inst1|shift_reg~240 (
// Equation(s):
// \inst1|shift_reg~240_combout  = (\load~input_o  & ((\parallel_in[143]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [142]))

	.dataa(\inst1|shift_reg [142]),
	.datab(gnd),
	.datac(\parallel_in[143]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~240_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~240 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y90_N15
dffeas \inst1|shift_reg[141] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [141]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[141] .is_wysiwyg = "true";
defparam \inst1|shift_reg[141] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N12
cycloneiv_lcell_comb \inst1|shift_reg~241 (
// Equation(s):
// \inst1|shift_reg~241_combout  = (\load~input_o  & (\parallel_in[142]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [141])))

	.dataa(\parallel_in[142]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [141]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~241_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~241 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N9
dffeas \inst1|shift_reg[140] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [140]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[140] .is_wysiwyg = "true";
defparam \inst1|shift_reg[140] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y90_N14
cycloneiv_lcell_comb \inst1|shift_reg~242 (
// Equation(s):
// \inst1|shift_reg~242_combout  = (\load~input_o  & (\parallel_in[141]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [140])))

	.dataa(\parallel_in[141]~input_o ),
	.datab(\inst1|shift_reg [140]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~242_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~242 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N3
dffeas \inst1|shift_reg[139] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [139]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[139] .is_wysiwyg = "true";
defparam \inst1|shift_reg[139] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N8
cycloneiv_lcell_comb \inst1|shift_reg~243 (
// Equation(s):
// \inst1|shift_reg~243_combout  = (\load~input_o  & ((\parallel_in[140]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [139]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [139]),
	.datac(\parallel_in[140]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~243_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~243 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N13
dffeas \inst1|shift_reg[138] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [138]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[138] .is_wysiwyg = "true";
defparam \inst1|shift_reg[138] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N2
cycloneiv_lcell_comb \inst1|shift_reg~244 (
// Equation(s):
// \inst1|shift_reg~244_combout  = (\load~input_o  & ((\parallel_in[139]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [138]))

	.dataa(\inst1|shift_reg [138]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[139]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~244_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~244 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N23
dffeas \inst1|shift_reg[137] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [137]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[137] .is_wysiwyg = "true";
defparam \inst1|shift_reg[137] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N12
cycloneiv_lcell_comb \inst1|shift_reg~245 (
// Equation(s):
// \inst1|shift_reg~245_combout  = (\load~input_o  & (\parallel_in[138]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [137])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[138]~input_o ),
	.datac(\inst1|shift_reg [137]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~245_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~245 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N25
dffeas \inst1|shift_reg[136] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [136]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[136] .is_wysiwyg = "true";
defparam \inst1|shift_reg[136] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N22
cycloneiv_lcell_comb \inst1|shift_reg~246 (
// Equation(s):
// \inst1|shift_reg~246_combout  = (\load~input_o  & ((\parallel_in[137]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [136]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [136]),
	.datac(\load~input_o ),
	.datad(\parallel_in[137]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~246_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~246 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N19
dffeas \inst1|shift_reg[135] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [135]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[135] .is_wysiwyg = "true";
defparam \inst1|shift_reg[135] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N24
cycloneiv_lcell_comb \inst1|shift_reg~247 (
// Equation(s):
// \inst1|shift_reg~247_combout  = (\load~input_o  & ((\parallel_in[136]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [135]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [135]),
	.datac(\parallel_in[136]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~247_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~247 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N5
dffeas \inst1|shift_reg[134] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [134]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[134] .is_wysiwyg = "true";
defparam \inst1|shift_reg[134] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N18
cycloneiv_lcell_comb \inst1|shift_reg~248 (
// Equation(s):
// \inst1|shift_reg~248_combout  = (\load~input_o  & ((\parallel_in[135]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [134]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [134]),
	.datac(\parallel_in[135]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~248_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~248 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N15
dffeas \inst1|shift_reg[133] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [133]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[133] .is_wysiwyg = "true";
defparam \inst1|shift_reg[133] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N4
cycloneiv_lcell_comb \inst1|shift_reg~249 (
// Equation(s):
// \inst1|shift_reg~249_combout  = (\load~input_o  & (\parallel_in[134]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [133])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[134]~input_o ),
	.datac(\inst1|shift_reg [133]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~249_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~249 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N1
dffeas \inst1|shift_reg[132] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [132]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[132] .is_wysiwyg = "true";
defparam \inst1|shift_reg[132] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N14
cycloneiv_lcell_comb \inst1|shift_reg~250 (
// Equation(s):
// \inst1|shift_reg~250_combout  = (\load~input_o  & (\parallel_in[133]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [132])))

	.dataa(gnd),
	.datab(\parallel_in[133]~input_o ),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [132]),
	.cin(gnd),
	.combout(\inst1|shift_reg~250_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~250 .lut_mask = 16'hCFC0;
defparam \inst1|shift_reg~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N27
dffeas \inst1|shift_reg[131] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [131]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[131] .is_wysiwyg = "true";
defparam \inst1|shift_reg[131] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N0
cycloneiv_lcell_comb \inst1|shift_reg~251 (
// Equation(s):
// \inst1|shift_reg~251_combout  = (\load~input_o  & ((\parallel_in[132]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [131]))

	.dataa(\inst1|shift_reg [131]),
	.datab(\parallel_in[132]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~251_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~251 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N29
dffeas \inst1|shift_reg[130] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [130]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[130] .is_wysiwyg = "true";
defparam \inst1|shift_reg[130] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N26
cycloneiv_lcell_comb \inst1|shift_reg~252 (
// Equation(s):
// \inst1|shift_reg~252_combout  = (\load~input_o  & ((\parallel_in[131]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [130]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [130]),
	.datac(\parallel_in[131]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~252_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~252 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N7
dffeas \inst1|shift_reg[129] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [129]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[129] .is_wysiwyg = "true";
defparam \inst1|shift_reg[129] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N28
cycloneiv_lcell_comb \inst1|shift_reg~253 (
// Equation(s):
// \inst1|shift_reg~253_combout  = (\load~input_o  & (\parallel_in[130]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [129])))

	.dataa(\parallel_in[130]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [129]),
	.cin(gnd),
	.combout(\inst1|shift_reg~253_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~253 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N17
dffeas \inst1|shift_reg[128] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [128]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[128] .is_wysiwyg = "true";
defparam \inst1|shift_reg[128] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N6
cycloneiv_lcell_comb \inst1|shift_reg~254 (
// Equation(s):
// \inst1|shift_reg~254_combout  = (\load~input_o  & ((\parallel_in[129]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [128]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [128]),
	.datac(\parallel_in[129]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~254_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~254 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N11
dffeas \inst1|shift_reg[127] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [127]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[127] .is_wysiwyg = "true";
defparam \inst1|shift_reg[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N16
cycloneiv_lcell_comb \inst1|shift_reg~255 (
// Equation(s):
// \inst1|shift_reg~255_combout  = (\load~input_o  & ((\parallel_in[128]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [127]))

	.dataa(\inst1|shift_reg [127]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[128]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~255_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~255 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N21
dffeas \inst1|shift_reg[126] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [126]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[126] .is_wysiwyg = "true";
defparam \inst1|shift_reg[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N10
cycloneiv_lcell_comb \inst1|shift_reg~256 (
// Equation(s):
// \inst1|shift_reg~256_combout  = (\load~input_o  & ((\parallel_in[127]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [126]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [126]),
	.datac(\parallel_in[127]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~256_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~256 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y90_N31
dffeas \inst1|shift_reg[125] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [125]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[125] .is_wysiwyg = "true";
defparam \inst1|shift_reg[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N20
cycloneiv_lcell_comb \inst1|shift_reg~257 (
// Equation(s):
// \inst1|shift_reg~257_combout  = (\load~input_o  & ((\parallel_in[126]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [125]))

	.dataa(\inst1|shift_reg [125]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[126]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~257_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~257 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N17
dffeas \inst1|shift_reg[124] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [124]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[124] .is_wysiwyg = "true";
defparam \inst1|shift_reg[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y90_N30
cycloneiv_lcell_comb \inst1|shift_reg~258 (
// Equation(s):
// \inst1|shift_reg~258_combout  = (\load~input_o  & (\parallel_in[125]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [124])))

	.dataa(\parallel_in[125]~input_o ),
	.datab(\inst1|shift_reg [124]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~258_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~258 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N3
dffeas \inst1|shift_reg[123] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [123]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[123] .is_wysiwyg = "true";
defparam \inst1|shift_reg[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N16
cycloneiv_lcell_comb \inst1|shift_reg~259 (
// Equation(s):
// \inst1|shift_reg~259_combout  = (\load~input_o  & (\parallel_in[124]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [123])))

	.dataa(\parallel_in[124]~input_o ),
	.datab(\inst1|shift_reg [123]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~259_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~259 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N13
dffeas \inst1|shift_reg[122] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [122]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[122] .is_wysiwyg = "true";
defparam \inst1|shift_reg[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N2
cycloneiv_lcell_comb \inst1|shift_reg~260 (
// Equation(s):
// \inst1|shift_reg~260_combout  = (\load~input_o  & ((\parallel_in[123]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [122]))

	.dataa(\inst1|shift_reg [122]),
	.datab(\parallel_in[123]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~260_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~260 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N7
dffeas \inst1|shift_reg[121] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~262_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [121]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[121] .is_wysiwyg = "true";
defparam \inst1|shift_reg[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N12
cycloneiv_lcell_comb \inst1|shift_reg~261 (
// Equation(s):
// \inst1|shift_reg~261_combout  = (\load~input_o  & ((\parallel_in[122]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [121]))

	.dataa(\inst1|shift_reg [121]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[122]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~261_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~261 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N1
dffeas \inst1|shift_reg[120] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[120] .is_wysiwyg = "true";
defparam \inst1|shift_reg[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N6
cycloneiv_lcell_comb \inst1|shift_reg~262 (
// Equation(s):
// \inst1|shift_reg~262_combout  = (\load~input_o  & ((\parallel_in[121]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [120]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [120]),
	.datac(\load~input_o ),
	.datad(\parallel_in[121]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~262_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~262 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N27
dffeas \inst1|shift_reg[119] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [119]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[119] .is_wysiwyg = "true";
defparam \inst1|shift_reg[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N0
cycloneiv_lcell_comb \inst1|shift_reg~263 (
// Equation(s):
// \inst1|shift_reg~263_combout  = (\load~input_o  & (\parallel_in[120]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [119])))

	.dataa(\parallel_in[120]~input_o ),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [119]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~263_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~263 .lut_mask = 16'hB8B8;
defparam \inst1|shift_reg~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N5
dffeas \inst1|shift_reg[118] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [118]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[118] .is_wysiwyg = "true";
defparam \inst1|shift_reg[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N26
cycloneiv_lcell_comb \inst1|shift_reg~264 (
// Equation(s):
// \inst1|shift_reg~264_combout  = (\load~input_o  & ((\parallel_in[119]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [118]))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [118]),
	.datad(\parallel_in[119]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~264_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~264 .lut_mask = 16'hFC30;
defparam \inst1|shift_reg~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N23
dffeas \inst1|shift_reg[117] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[117] .is_wysiwyg = "true";
defparam \inst1|shift_reg[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N4
cycloneiv_lcell_comb \inst1|shift_reg~265 (
// Equation(s):
// \inst1|shift_reg~265_combout  = (\load~input_o  & (\parallel_in[118]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [117])))

	.dataa(\parallel_in[118]~input_o ),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [117]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~265_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~265 .lut_mask = 16'hB8B8;
defparam \inst1|shift_reg~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N9
dffeas \inst1|shift_reg[116] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [116]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[116] .is_wysiwyg = "true";
defparam \inst1|shift_reg[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N22
cycloneiv_lcell_comb \inst1|shift_reg~266 (
// Equation(s):
// \inst1|shift_reg~266_combout  = (\load~input_o  & ((\parallel_in[117]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [116]))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [116]),
	.datad(\parallel_in[117]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~266_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~266 .lut_mask = 16'hFC30;
defparam \inst1|shift_reg~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N19
dffeas \inst1|shift_reg[115] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [115]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[115] .is_wysiwyg = "true";
defparam \inst1|shift_reg[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N8
cycloneiv_lcell_comb \inst1|shift_reg~267 (
// Equation(s):
// \inst1|shift_reg~267_combout  = (\load~input_o  & (\parallel_in[116]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [115])))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\parallel_in[116]~input_o ),
	.datad(\inst1|shift_reg [115]),
	.cin(gnd),
	.combout(\inst1|shift_reg~267_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~267 .lut_mask = 16'hF3C0;
defparam \inst1|shift_reg~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N21
dffeas \inst1|shift_reg[114] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[114] .is_wysiwyg = "true";
defparam \inst1|shift_reg[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N18
cycloneiv_lcell_comb \inst1|shift_reg~268 (
// Equation(s):
// \inst1|shift_reg~268_combout  = (\load~input_o  & ((\parallel_in[115]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [114]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [114]),
	.datac(\load~input_o ),
	.datad(\parallel_in[115]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~268_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~268 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N15
dffeas \inst1|shift_reg[113] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [113]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[113] .is_wysiwyg = "true";
defparam \inst1|shift_reg[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N20
cycloneiv_lcell_comb \inst1|shift_reg~269 (
// Equation(s):
// \inst1|shift_reg~269_combout  = (\load~input_o  & (\parallel_in[114]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [113])))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\parallel_in[114]~input_o ),
	.datad(\inst1|shift_reg [113]),
	.cin(gnd),
	.combout(\inst1|shift_reg~269_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~269 .lut_mask = 16'hF3C0;
defparam \inst1|shift_reg~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N25
dffeas \inst1|shift_reg[112] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [112]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[112] .is_wysiwyg = "true";
defparam \inst1|shift_reg[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N14
cycloneiv_lcell_comb \inst1|shift_reg~270 (
// Equation(s):
// \inst1|shift_reg~270_combout  = (\load~input_o  & ((\parallel_in[113]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [112]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [112]),
	.datac(\load~input_o ),
	.datad(\parallel_in[113]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~270_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~270 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N11
dffeas \inst1|shift_reg[111] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [111]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[111] .is_wysiwyg = "true";
defparam \inst1|shift_reg[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N24
cycloneiv_lcell_comb \inst1|shift_reg~271 (
// Equation(s):
// \inst1|shift_reg~271_combout  = (\load~input_o  & ((\parallel_in[112]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [111]))

	.dataa(\inst1|shift_reg [111]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[112]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~271_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~271 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N29
dffeas \inst1|shift_reg[110] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [110]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[110] .is_wysiwyg = "true";
defparam \inst1|shift_reg[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N10
cycloneiv_lcell_comb \inst1|shift_reg~272 (
// Equation(s):
// \inst1|shift_reg~272_combout  = (\load~input_o  & ((\parallel_in[111]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [110]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [110]),
	.datac(\load~input_o ),
	.datad(\parallel_in[111]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~272_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~272 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y66_N31
dffeas \inst1|shift_reg[109] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [109]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[109] .is_wysiwyg = "true";
defparam \inst1|shift_reg[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N28
cycloneiv_lcell_comb \inst1|shift_reg~273 (
// Equation(s):
// \inst1|shift_reg~273_combout  = (\load~input_o  & ((\parallel_in[110]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [109]))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [109]),
	.datad(\parallel_in[110]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~273_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~273 .lut_mask = 16'hFC30;
defparam \inst1|shift_reg~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N9
dffeas \inst1|shift_reg[108] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[108] .is_wysiwyg = "true";
defparam \inst1|shift_reg[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y66_N30
cycloneiv_lcell_comb \inst1|shift_reg~274 (
// Equation(s):
// \inst1|shift_reg~274_combout  = (\load~input_o  & ((\parallel_in[109]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [108]))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [108]),
	.datad(\parallel_in[109]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~274_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~274 .lut_mask = 16'hFC30;
defparam \inst1|shift_reg~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N3
dffeas \inst1|shift_reg[107] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~276_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [107]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[107] .is_wysiwyg = "true";
defparam \inst1|shift_reg[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N8
cycloneiv_lcell_comb \inst1|shift_reg~275 (
// Equation(s):
// \inst1|shift_reg~275_combout  = (\load~input_o  & ((\parallel_in[108]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [107]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [107]),
	.datac(\parallel_in[108]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~275_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~275 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N13
dffeas \inst1|shift_reg[106] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [106]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[106] .is_wysiwyg = "true";
defparam \inst1|shift_reg[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N2
cycloneiv_lcell_comb \inst1|shift_reg~276 (
// Equation(s):
// \inst1|shift_reg~276_combout  = (\load~input_o  & ((\parallel_in[107]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [106]))

	.dataa(\inst1|shift_reg [106]),
	.datab(gnd),
	.datac(\parallel_in[107]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~276_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~276 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N7
dffeas \inst1|shift_reg[105] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[105] .is_wysiwyg = "true";
defparam \inst1|shift_reg[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N12
cycloneiv_lcell_comb \inst1|shift_reg~277 (
// Equation(s):
// \inst1|shift_reg~277_combout  = (\load~input_o  & ((\parallel_in[106]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [105]))

	.dataa(\inst1|shift_reg [105]),
	.datab(\parallel_in[106]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~277_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~277 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N1
dffeas \inst1|shift_reg[104] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [104]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[104] .is_wysiwyg = "true";
defparam \inst1|shift_reg[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N6
cycloneiv_lcell_comb \inst1|shift_reg~278 (
// Equation(s):
// \inst1|shift_reg~278_combout  = (\load~input_o  & ((\parallel_in[105]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [104]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [104]),
	.datac(\parallel_in[105]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~278_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~278 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N19
dffeas \inst1|shift_reg[103] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [103]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[103] .is_wysiwyg = "true";
defparam \inst1|shift_reg[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N0
cycloneiv_lcell_comb \inst1|shift_reg~279 (
// Equation(s):
// \inst1|shift_reg~279_combout  = (\load~input_o  & (\parallel_in[104]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [103])))

	.dataa(\parallel_in[104]~input_o ),
	.datab(\inst1|shift_reg [103]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~279_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~279 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N5
dffeas \inst1|shift_reg[102] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[102] .is_wysiwyg = "true";
defparam \inst1|shift_reg[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N18
cycloneiv_lcell_comb \inst1|shift_reg~280 (
// Equation(s):
// \inst1|shift_reg~280_combout  = (\load~input_o  & ((\parallel_in[103]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [102]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [102]),
	.datac(\parallel_in[103]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~280_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~280 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N23
dffeas \inst1|shift_reg[101] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~282_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [101]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[101] .is_wysiwyg = "true";
defparam \inst1|shift_reg[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N4
cycloneiv_lcell_comb \inst1|shift_reg~281 (
// Equation(s):
// \inst1|shift_reg~281_combout  = (\load~input_o  & ((\parallel_in[102]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [101]))

	.dataa(\inst1|shift_reg [101]),
	.datab(gnd),
	.datac(\parallel_in[102]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~281_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~281 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N17
dffeas \inst1|shift_reg[100] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [100]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[100] .is_wysiwyg = "true";
defparam \inst1|shift_reg[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N22
cycloneiv_lcell_comb \inst1|shift_reg~282 (
// Equation(s):
// \inst1|shift_reg~282_combout  = (\load~input_o  & ((\parallel_in[101]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [100]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [100]),
	.datac(\parallel_in[101]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~282_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~282 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N27
dffeas \inst1|shift_reg[99] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~284_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[99] .is_wysiwyg = "true";
defparam \inst1|shift_reg[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N16
cycloneiv_lcell_comb \inst1|shift_reg~283 (
// Equation(s):
// \inst1|shift_reg~283_combout  = (\load~input_o  & ((\parallel_in[100]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [99]))

	.dataa(\inst1|shift_reg [99]),
	.datab(gnd),
	.datac(\parallel_in[100]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~283_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~283 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N21
dffeas \inst1|shift_reg[98] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[98] .is_wysiwyg = "true";
defparam \inst1|shift_reg[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N26
cycloneiv_lcell_comb \inst1|shift_reg~284 (
// Equation(s):
// \inst1|shift_reg~284_combout  = (\load~input_o  & (\parallel_in[99]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [98])))

	.dataa(\parallel_in[99]~input_o ),
	.datab(\inst1|shift_reg [98]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~284_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~284 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N15
dffeas \inst1|shift_reg[97] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[97] .is_wysiwyg = "true";
defparam \inst1|shift_reg[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N20
cycloneiv_lcell_comb \inst1|shift_reg~285 (
// Equation(s):
// \inst1|shift_reg~285_combout  = (\load~input_o  & (\parallel_in[98]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [97])))

	.dataa(\parallel_in[98]~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [97]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~285_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~285 .lut_mask = 16'hAAF0;
defparam \inst1|shift_reg~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N25
dffeas \inst1|shift_reg[96] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[96] .is_wysiwyg = "true";
defparam \inst1|shift_reg[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N14
cycloneiv_lcell_comb \inst1|shift_reg~286 (
// Equation(s):
// \inst1|shift_reg~286_combout  = (\load~input_o  & ((\parallel_in[97]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [96]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [96]),
	.datac(\parallel_in[97]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~286_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~286 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N11
dffeas \inst1|shift_reg[95] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[95] .is_wysiwyg = "true";
defparam \inst1|shift_reg[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N24
cycloneiv_lcell_comb \inst1|shift_reg~287 (
// Equation(s):
// \inst1|shift_reg~287_combout  = (\load~input_o  & ((\parallel_in[96]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [95]))

	.dataa(\inst1|shift_reg [95]),
	.datab(gnd),
	.datac(\parallel_in[96]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~287_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~287 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N29
dffeas \inst1|shift_reg[94] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[94] .is_wysiwyg = "true";
defparam \inst1|shift_reg[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N10
cycloneiv_lcell_comb \inst1|shift_reg~288 (
// Equation(s):
// \inst1|shift_reg~288_combout  = (\load~input_o  & (\parallel_in[95]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [94])))

	.dataa(\parallel_in[95]~input_o ),
	.datab(\inst1|shift_reg [94]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~288_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~288 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N31
dffeas \inst1|shift_reg[93] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[93] .is_wysiwyg = "true";
defparam \inst1|shift_reg[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N28
cycloneiv_lcell_comb \inst1|shift_reg~289 (
// Equation(s):
// \inst1|shift_reg~289_combout  = (\load~input_o  & ((\parallel_in[94]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [93]))

	.dataa(\inst1|shift_reg [93]),
	.datab(\parallel_in[94]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~289_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~289 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N9
dffeas \inst1|shift_reg[92] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[92] .is_wysiwyg = "true";
defparam \inst1|shift_reg[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N30
cycloneiv_lcell_comb \inst1|shift_reg~290 (
// Equation(s):
// \inst1|shift_reg~290_combout  = (\load~input_o  & (\parallel_in[93]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [92])))

	.dataa(gnd),
	.datab(\parallel_in[93]~input_o ),
	.datac(\inst1|shift_reg [92]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~290_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~290 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N3
dffeas \inst1|shift_reg[91] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~292_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[91] .is_wysiwyg = "true";
defparam \inst1|shift_reg[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N8
cycloneiv_lcell_comb \inst1|shift_reg~291 (
// Equation(s):
// \inst1|shift_reg~291_combout  = (\load~input_o  & (\parallel_in[92]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [91])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[92]~input_o ),
	.datac(gnd),
	.datad(\inst1|shift_reg [91]),
	.cin(gnd),
	.combout(\inst1|shift_reg~291_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~291 .lut_mask = 16'hDD88;
defparam \inst1|shift_reg~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N5
dffeas \inst1|shift_reg[90] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[90] .is_wysiwyg = "true";
defparam \inst1|shift_reg[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N2
cycloneiv_lcell_comb \inst1|shift_reg~292 (
// Equation(s):
// \inst1|shift_reg~292_combout  = (\load~input_o  & ((\parallel_in[91]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [90]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [90]),
	.datac(gnd),
	.datad(\parallel_in[91]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~292_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~292 .lut_mask = 16'hEE44;
defparam \inst1|shift_reg~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N23
dffeas \inst1|shift_reg[89] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[89] .is_wysiwyg = "true";
defparam \inst1|shift_reg[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N4
cycloneiv_lcell_comb \inst1|shift_reg~293 (
// Equation(s):
// \inst1|shift_reg~293_combout  = (\load~input_o  & ((\parallel_in[90]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [89]))

	.dataa(\inst1|shift_reg [89]),
	.datab(\parallel_in[90]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~293_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~293 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N17
dffeas \inst1|shift_reg[88] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[88] .is_wysiwyg = "true";
defparam \inst1|shift_reg[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N22
cycloneiv_lcell_comb \inst1|shift_reg~294 (
// Equation(s):
// \inst1|shift_reg~294_combout  = (\load~input_o  & (\parallel_in[89]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [88])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[89]~input_o ),
	.datac(gnd),
	.datad(\inst1|shift_reg [88]),
	.cin(gnd),
	.combout(\inst1|shift_reg~294_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~294 .lut_mask = 16'hDD88;
defparam \inst1|shift_reg~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N11
dffeas \inst1|shift_reg[87] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[87] .is_wysiwyg = "true";
defparam \inst1|shift_reg[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N16
cycloneiv_lcell_comb \inst1|shift_reg~295 (
// Equation(s):
// \inst1|shift_reg~295_combout  = (\load~input_o  & ((\parallel_in[88]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [87]))

	.dataa(\inst1|shift_reg [87]),
	.datab(\parallel_in[88]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~295_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~295 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N21
dffeas \inst1|shift_reg[86] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [86]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[86] .is_wysiwyg = "true";
defparam \inst1|shift_reg[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N10
cycloneiv_lcell_comb \inst1|shift_reg~296 (
// Equation(s):
// \inst1|shift_reg~296_combout  = (\load~input_o  & (\parallel_in[87]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [86])))

	.dataa(\parallel_in[87]~input_o ),
	.datab(\inst1|shift_reg [86]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~296_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~296 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N15
dffeas \inst1|shift_reg[85] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [85]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[85] .is_wysiwyg = "true";
defparam \inst1|shift_reg[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N20
cycloneiv_lcell_comb \inst1|shift_reg~297 (
// Equation(s):
// \inst1|shift_reg~297_combout  = (\load~input_o  & (\parallel_in[86]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [85])))

	.dataa(\parallel_in[86]~input_o ),
	.datab(\inst1|shift_reg [85]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~297_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~297 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N25
dffeas \inst1|shift_reg[84] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[84] .is_wysiwyg = "true";
defparam \inst1|shift_reg[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N14
cycloneiv_lcell_comb \inst1|shift_reg~298 (
// Equation(s):
// \inst1|shift_reg~298_combout  = (\load~input_o  & (\parallel_in[85]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [84])))

	.dataa(\parallel_in[85]~input_o ),
	.datab(\inst1|shift_reg [84]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~298_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~298 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N19
dffeas \inst1|shift_reg[83] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [83]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[83] .is_wysiwyg = "true";
defparam \inst1|shift_reg[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N24
cycloneiv_lcell_comb \inst1|shift_reg~299 (
// Equation(s):
// \inst1|shift_reg~299_combout  = (\load~input_o  & (\parallel_in[84]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [83])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[84]~input_o ),
	.datac(gnd),
	.datad(\inst1|shift_reg [83]),
	.cin(gnd),
	.combout(\inst1|shift_reg~299_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~299 .lut_mask = 16'hDD88;
defparam \inst1|shift_reg~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N13
dffeas \inst1|shift_reg[82] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [82]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[82] .is_wysiwyg = "true";
defparam \inst1|shift_reg[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N18
cycloneiv_lcell_comb \inst1|shift_reg~300 (
// Equation(s):
// \inst1|shift_reg~300_combout  = (\load~input_o  & (\parallel_in[83]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [82])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[83]~input_o ),
	.datac(gnd),
	.datad(\inst1|shift_reg [82]),
	.cin(gnd),
	.combout(\inst1|shift_reg~300_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~300 .lut_mask = 16'hDD88;
defparam \inst1|shift_reg~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N7
dffeas \inst1|shift_reg[81] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~302_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[81] .is_wysiwyg = "true";
defparam \inst1|shift_reg[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N12
cycloneiv_lcell_comb \inst1|shift_reg~301 (
// Equation(s):
// \inst1|shift_reg~301_combout  = (\load~input_o  & ((\parallel_in[82]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [81]))

	.dataa(\inst1|shift_reg [81]),
	.datab(gnd),
	.datac(\parallel_in[82]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~301_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~301 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N1
dffeas \inst1|shift_reg[80] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [80]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[80] .is_wysiwyg = "true";
defparam \inst1|shift_reg[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N6
cycloneiv_lcell_comb \inst1|shift_reg~302 (
// Equation(s):
// \inst1|shift_reg~302_combout  = (\load~input_o  & ((\parallel_in[81]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [80]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [80]),
	.datac(gnd),
	.datad(\parallel_in[81]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~302_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~302 .lut_mask = 16'hEE44;
defparam \inst1|shift_reg~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N27
dffeas \inst1|shift_reg[79] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~304_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [79]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[79] .is_wysiwyg = "true";
defparam \inst1|shift_reg[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N0
cycloneiv_lcell_comb \inst1|shift_reg~303 (
// Equation(s):
// \inst1|shift_reg~303_combout  = (\load~input_o  & ((\parallel_in[80]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [79]))

	.dataa(\inst1|shift_reg [79]),
	.datab(gnd),
	.datac(\parallel_in[80]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~303_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~303 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N29
dffeas \inst1|shift_reg[78] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[78] .is_wysiwyg = "true";
defparam \inst1|shift_reg[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N26
cycloneiv_lcell_comb \inst1|shift_reg~304 (
// Equation(s):
// \inst1|shift_reg~304_combout  = (\load~input_o  & ((\parallel_in[79]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [78]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [78]),
	.datac(gnd),
	.datad(\parallel_in[79]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~304_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~304 .lut_mask = 16'hEE44;
defparam \inst1|shift_reg~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y90_N31
dffeas \inst1|shift_reg[77] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [77]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[77] .is_wysiwyg = "true";
defparam \inst1|shift_reg[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N28
cycloneiv_lcell_comb \inst1|shift_reg~305 (
// Equation(s):
// \inst1|shift_reg~305_combout  = (\load~input_o  & ((\parallel_in[78]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [77]))

	.dataa(\inst1|shift_reg [77]),
	.datab(\parallel_in[78]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~305_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~305 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N17
dffeas \inst1|shift_reg[76] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [76]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[76] .is_wysiwyg = "true";
defparam \inst1|shift_reg[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y90_N30
cycloneiv_lcell_comb \inst1|shift_reg~306 (
// Equation(s):
// \inst1|shift_reg~306_combout  = (\load~input_o  & (\parallel_in[77]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [76])))

	.dataa(gnd),
	.datab(\parallel_in[77]~input_o ),
	.datac(\inst1|shift_reg [76]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~306_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~306 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N3
dffeas \inst1|shift_reg[75] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[75] .is_wysiwyg = "true";
defparam \inst1|shift_reg[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N16
cycloneiv_lcell_comb \inst1|shift_reg~307 (
// Equation(s):
// \inst1|shift_reg~307_combout  = (\load~input_o  & (\parallel_in[76]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [75])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[76]~input_o ),
	.datac(gnd),
	.datad(\inst1|shift_reg [75]),
	.cin(gnd),
	.combout(\inst1|shift_reg~307_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~307 .lut_mask = 16'hDD88;
defparam \inst1|shift_reg~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N13
dffeas \inst1|shift_reg[74] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~309_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [74]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[74] .is_wysiwyg = "true";
defparam \inst1|shift_reg[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N2
cycloneiv_lcell_comb \inst1|shift_reg~308 (
// Equation(s):
// \inst1|shift_reg~308_combout  = (\load~input_o  & ((\parallel_in[75]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [74]))

	.dataa(\inst1|shift_reg [74]),
	.datab(gnd),
	.datac(\parallel_in[75]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~308_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~308 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N7
dffeas \inst1|shift_reg[73] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [73]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[73] .is_wysiwyg = "true";
defparam \inst1|shift_reg[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N12
cycloneiv_lcell_comb \inst1|shift_reg~309 (
// Equation(s):
// \inst1|shift_reg~309_combout  = (\load~input_o  & ((\parallel_in[74]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [73]))

	.dataa(\inst1|shift_reg [73]),
	.datab(\parallel_in[74]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~309_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~309 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N1
dffeas \inst1|shift_reg[72] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~311_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[72] .is_wysiwyg = "true";
defparam \inst1|shift_reg[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N6
cycloneiv_lcell_comb \inst1|shift_reg~310 (
// Equation(s):
// \inst1|shift_reg~310_combout  = (\load~input_o  & ((\parallel_in[73]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [72]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [72]),
	.datac(\parallel_in[73]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~310_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~310 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N19
dffeas \inst1|shift_reg[71] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~312_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[71] .is_wysiwyg = "true";
defparam \inst1|shift_reg[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N0
cycloneiv_lcell_comb \inst1|shift_reg~311 (
// Equation(s):
// \inst1|shift_reg~311_combout  = (\load~input_o  & ((\parallel_in[72]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [71]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [71]),
	.datac(\parallel_in[72]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~311_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~311 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N5
dffeas \inst1|shift_reg[70] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [70]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[70] .is_wysiwyg = "true";
defparam \inst1|shift_reg[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N18
cycloneiv_lcell_comb \inst1|shift_reg~312 (
// Equation(s):
// \inst1|shift_reg~312_combout  = (\load~input_o  & ((\parallel_in[71]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [70]))

	.dataa(\load~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [70]),
	.datad(\parallel_in[71]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~312_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~312 .lut_mask = 16'hFA50;
defparam \inst1|shift_reg~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N23
dffeas \inst1|shift_reg[69] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[69] .is_wysiwyg = "true";
defparam \inst1|shift_reg[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N4
cycloneiv_lcell_comb \inst1|shift_reg~313 (
// Equation(s):
// \inst1|shift_reg~313_combout  = (\load~input_o  & ((\parallel_in[70]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [69]))

	.dataa(\inst1|shift_reg [69]),
	.datab(gnd),
	.datac(\parallel_in[70]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~313_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~313 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N9
dffeas \inst1|shift_reg[68] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [68]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[68] .is_wysiwyg = "true";
defparam \inst1|shift_reg[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N22
cycloneiv_lcell_comb \inst1|shift_reg~314 (
// Equation(s):
// \inst1|shift_reg~314_combout  = (\load~input_o  & ((\parallel_in[69]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [68]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [68]),
	.datac(\parallel_in[69]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~314_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~314 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N27
dffeas \inst1|shift_reg[67] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [67]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[67] .is_wysiwyg = "true";
defparam \inst1|shift_reg[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N8
cycloneiv_lcell_comb \inst1|shift_reg~315 (
// Equation(s):
// \inst1|shift_reg~315_combout  = (\load~input_o  & (\parallel_in[68]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [67])))

	.dataa(gnd),
	.datab(\parallel_in[68]~input_o ),
	.datac(\inst1|shift_reg [67]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~315_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~315 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N21
dffeas \inst1|shift_reg[66] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~317_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[66] .is_wysiwyg = "true";
defparam \inst1|shift_reg[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N26
cycloneiv_lcell_comb \inst1|shift_reg~316 (
// Equation(s):
// \inst1|shift_reg~316_combout  = (\load~input_o  & ((\parallel_in[67]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [66]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [66]),
	.datac(\parallel_in[67]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~316_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~316 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N15
dffeas \inst1|shift_reg[65] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [65]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[65] .is_wysiwyg = "true";
defparam \inst1|shift_reg[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N20
cycloneiv_lcell_comb \inst1|shift_reg~317 (
// Equation(s):
// \inst1|shift_reg~317_combout  = (\load~input_o  & ((\parallel_in[66]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [65]))

	.dataa(\load~input_o ),
	.datab(gnd),
	.datac(\inst1|shift_reg [65]),
	.datad(\parallel_in[66]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~317_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~317 .lut_mask = 16'hFA50;
defparam \inst1|shift_reg~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N25
dffeas \inst1|shift_reg[64] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [64]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[64] .is_wysiwyg = "true";
defparam \inst1|shift_reg[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N14
cycloneiv_lcell_comb \inst1|shift_reg~318 (
// Equation(s):
// \inst1|shift_reg~318_combout  = (\load~input_o  & ((\parallel_in[65]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [64]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [64]),
	.datac(\parallel_in[65]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~318_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~318 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N11
dffeas \inst1|shift_reg[63] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[63] .is_wysiwyg = "true";
defparam \inst1|shift_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N24
cycloneiv_lcell_comb \inst1|shift_reg~319 (
// Equation(s):
// \inst1|shift_reg~319_combout  = (\load~input_o  & ((\parallel_in[64]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [63]))

	.dataa(\inst1|shift_reg [63]),
	.datab(\parallel_in[64]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~319_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~319 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N29
dffeas \inst1|shift_reg[62] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~321_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[62] .is_wysiwyg = "true";
defparam \inst1|shift_reg[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N10
cycloneiv_lcell_comb \inst1|shift_reg~320 (
// Equation(s):
// \inst1|shift_reg~320_combout  = (\load~input_o  & ((\parallel_in[63]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [62]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [62]),
	.datac(\parallel_in[63]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~320_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~320 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y90_N31
dffeas \inst1|shift_reg[61] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~322_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[61] .is_wysiwyg = "true";
defparam \inst1|shift_reg[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N28
cycloneiv_lcell_comb \inst1|shift_reg~321 (
// Equation(s):
// \inst1|shift_reg~321_combout  = (\load~input_o  & (\parallel_in[62]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [61])))

	.dataa(gnd),
	.datab(\parallel_in[62]~input_o ),
	.datac(\inst1|shift_reg [61]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~321_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~321 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N1
dffeas \inst1|shift_reg[60] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[60] .is_wysiwyg = "true";
defparam \inst1|shift_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y90_N30
cycloneiv_lcell_comb \inst1|shift_reg~322 (
// Equation(s):
// \inst1|shift_reg~322_combout  = (\load~input_o  & ((\parallel_in[61]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [60]))

	.dataa(\inst1|shift_reg [60]),
	.datab(\parallel_in[61]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~322_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~322 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N11
dffeas \inst1|shift_reg[59] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~324_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[59] .is_wysiwyg = "true";
defparam \inst1|shift_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N0
cycloneiv_lcell_comb \inst1|shift_reg~323 (
// Equation(s):
// \inst1|shift_reg~323_combout  = (\load~input_o  & ((\parallel_in[60]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [59]))

	.dataa(\inst1|shift_reg [59]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[60]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~323_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~323 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N5
dffeas \inst1|shift_reg[58] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[58] .is_wysiwyg = "true";
defparam \inst1|shift_reg[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N10
cycloneiv_lcell_comb \inst1|shift_reg~324 (
// Equation(s):
// \inst1|shift_reg~324_combout  = (\load~input_o  & (\parallel_in[59]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [58])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[59]~input_o ),
	.datac(\inst1|shift_reg [58]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~324_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~324 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N7
dffeas \inst1|shift_reg[57] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~326_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[57] .is_wysiwyg = "true";
defparam \inst1|shift_reg[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N4
cycloneiv_lcell_comb \inst1|shift_reg~325 (
// Equation(s):
// \inst1|shift_reg~325_combout  = (\load~input_o  & (\parallel_in[58]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [57])))

	.dataa(\parallel_in[58]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [57]),
	.cin(gnd),
	.combout(\inst1|shift_reg~325_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~325 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N17
dffeas \inst1|shift_reg[56] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~327_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[56] .is_wysiwyg = "true";
defparam \inst1|shift_reg[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N6
cycloneiv_lcell_comb \inst1|shift_reg~326 (
// Equation(s):
// \inst1|shift_reg~326_combout  = (\load~input_o  & (\parallel_in[57]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [56])))

	.dataa(gnd),
	.datab(\parallel_in[57]~input_o ),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [56]),
	.cin(gnd),
	.combout(\inst1|shift_reg~326_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~326 .lut_mask = 16'hCFC0;
defparam \inst1|shift_reg~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N3
dffeas \inst1|shift_reg[55] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[55] .is_wysiwyg = "true";
defparam \inst1|shift_reg[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N16
cycloneiv_lcell_comb \inst1|shift_reg~327 (
// Equation(s):
// \inst1|shift_reg~327_combout  = (\load~input_o  & ((\parallel_in[56]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [55]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [55]),
	.datac(\load~input_o ),
	.datad(\parallel_in[56]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~327_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~327 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N29
dffeas \inst1|shift_reg[54] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[54] .is_wysiwyg = "true";
defparam \inst1|shift_reg[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N2
cycloneiv_lcell_comb \inst1|shift_reg~328 (
// Equation(s):
// \inst1|shift_reg~328_combout  = (\load~input_o  & ((\parallel_in[55]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [54]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [54]),
	.datac(\load~input_o ),
	.datad(\parallel_in[55]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~328_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~328 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N31
dffeas \inst1|shift_reg[53] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[53] .is_wysiwyg = "true";
defparam \inst1|shift_reg[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N28
cycloneiv_lcell_comb \inst1|shift_reg~329 (
// Equation(s):
// \inst1|shift_reg~329_combout  = (\load~input_o  & ((\parallel_in[54]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [53]))

	.dataa(\inst1|shift_reg [53]),
	.datab(\parallel_in[54]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~329_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~329 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N25
dffeas \inst1|shift_reg[52] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~331_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[52] .is_wysiwyg = "true";
defparam \inst1|shift_reg[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N30
cycloneiv_lcell_comb \inst1|shift_reg~330 (
// Equation(s):
// \inst1|shift_reg~330_combout  = (\load~input_o  & ((\parallel_in[53]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [52]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [52]),
	.datac(\load~input_o ),
	.datad(\parallel_in[53]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~330_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~330 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N19
dffeas \inst1|shift_reg[51] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~332_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[51] .is_wysiwyg = "true";
defparam \inst1|shift_reg[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N24
cycloneiv_lcell_comb \inst1|shift_reg~331 (
// Equation(s):
// \inst1|shift_reg~331_combout  = (\load~input_o  & (\parallel_in[52]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [51])))

	.dataa(\parallel_in[52]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [51]),
	.cin(gnd),
	.combout(\inst1|shift_reg~331_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~331 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N13
dffeas \inst1|shift_reg[50] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[50] .is_wysiwyg = "true";
defparam \inst1|shift_reg[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N18
cycloneiv_lcell_comb \inst1|shift_reg~332 (
// Equation(s):
// \inst1|shift_reg~332_combout  = (\load~input_o  & ((\parallel_in[51]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [50]))

	.dataa(\inst1|shift_reg [50]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[51]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~332_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~332 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N23
dffeas \inst1|shift_reg[49] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~334_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[49] .is_wysiwyg = "true";
defparam \inst1|shift_reg[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N12
cycloneiv_lcell_comb \inst1|shift_reg~333 (
// Equation(s):
// \inst1|shift_reg~333_combout  = (\load~input_o  & ((\parallel_in[50]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [49]))

	.dataa(\inst1|shift_reg [49]),
	.datab(\parallel_in[50]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~333_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~333 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N9
dffeas \inst1|shift_reg[48] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[48] .is_wysiwyg = "true";
defparam \inst1|shift_reg[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N22
cycloneiv_lcell_comb \inst1|shift_reg~334 (
// Equation(s):
// \inst1|shift_reg~334_combout  = (\load~input_o  & (\parallel_in[49]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [48])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[49]~input_o ),
	.datac(\inst1|shift_reg [48]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~334_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~334 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N27
dffeas \inst1|shift_reg[47] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[47] .is_wysiwyg = "true";
defparam \inst1|shift_reg[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N8
cycloneiv_lcell_comb \inst1|shift_reg~335 (
// Equation(s):
// \inst1|shift_reg~335_combout  = (\load~input_o  & ((\parallel_in[48]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [47]))

	.dataa(\inst1|shift_reg [47]),
	.datab(\parallel_in[48]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~335_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~335 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y90_N21
dffeas \inst1|shift_reg[46] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~337_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[46] .is_wysiwyg = "true";
defparam \inst1|shift_reg[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N26
cycloneiv_lcell_comb \inst1|shift_reg~336 (
// Equation(s):
// \inst1|shift_reg~336_combout  = (\load~input_o  & (\parallel_in[47]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [46])))

	.dataa(\parallel_in[47]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [46]),
	.cin(gnd),
	.combout(\inst1|shift_reg~336_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~336 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N25
dffeas \inst1|shift_reg[45] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[45] .is_wysiwyg = "true";
defparam \inst1|shift_reg[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y90_N20
cycloneiv_lcell_comb \inst1|shift_reg~337 (
// Equation(s):
// \inst1|shift_reg~337_combout  = (\load~input_o  & ((\parallel_in[46]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [45]))

	.dataa(\inst1|shift_reg [45]),
	.datab(\parallel_in[46]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~337_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~337 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N27
dffeas \inst1|shift_reg[44] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~339_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[44] .is_wysiwyg = "true";
defparam \inst1|shift_reg[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N24
cycloneiv_lcell_comb \inst1|shift_reg~338 (
// Equation(s):
// \inst1|shift_reg~338_combout  = (\load~input_o  & ((\parallel_in[45]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [44]))

	.dataa(\inst1|shift_reg [44]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[45]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~338_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~338 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N29
dffeas \inst1|shift_reg[43] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[43] .is_wysiwyg = "true";
defparam \inst1|shift_reg[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N26
cycloneiv_lcell_comb \inst1|shift_reg~339 (
// Equation(s):
// \inst1|shift_reg~339_combout  = (\load~input_o  & ((\parallel_in[44]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [43]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [43]),
	.datac(\load~input_o ),
	.datad(\parallel_in[44]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~339_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~339 .lut_mask = 16'hFC0C;
defparam \inst1|shift_reg~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N23
dffeas \inst1|shift_reg[42] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[42] .is_wysiwyg = "true";
defparam \inst1|shift_reg[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N28
cycloneiv_lcell_comb \inst1|shift_reg~340 (
// Equation(s):
// \inst1|shift_reg~340_combout  = (\load~input_o  & (\parallel_in[43]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [42])))

	.dataa(\load~input_o ),
	.datab(\parallel_in[43]~input_o ),
	.datac(\inst1|shift_reg [42]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~340_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~340 .lut_mask = 16'hD8D8;
defparam \inst1|shift_reg~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N1
dffeas \inst1|shift_reg[41] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~342_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[41] .is_wysiwyg = "true";
defparam \inst1|shift_reg[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N22
cycloneiv_lcell_comb \inst1|shift_reg~341 (
// Equation(s):
// \inst1|shift_reg~341_combout  = (\load~input_o  & ((\parallel_in[42]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [41]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [41]),
	.datac(\parallel_in[42]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~341_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~341 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N19
dffeas \inst1|shift_reg[40] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[40] .is_wysiwyg = "true";
defparam \inst1|shift_reg[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N0
cycloneiv_lcell_comb \inst1|shift_reg~342 (
// Equation(s):
// \inst1|shift_reg~342_combout  = (\load~input_o  & ((\parallel_in[41]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [40]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [40]),
	.datac(\parallel_in[41]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~342_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~342 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N21
dffeas \inst1|shift_reg[39] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~344_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[39] .is_wysiwyg = "true";
defparam \inst1|shift_reg[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N18
cycloneiv_lcell_comb \inst1|shift_reg~343 (
// Equation(s):
// \inst1|shift_reg~343_combout  = (\load~input_o  & ((\parallel_in[40]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [39]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [39]),
	.datac(\parallel_in[40]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~343_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~343 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N7
dffeas \inst1|shift_reg[38] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[38] .is_wysiwyg = "true";
defparam \inst1|shift_reg[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N20
cycloneiv_lcell_comb \inst1|shift_reg~344 (
// Equation(s):
// \inst1|shift_reg~344_combout  = (\load~input_o  & (\parallel_in[39]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [38])))

	.dataa(\parallel_in[39]~input_o ),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\inst1|shift_reg [38]),
	.cin(gnd),
	.combout(\inst1|shift_reg~344_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~344 .lut_mask = 16'hAFA0;
defparam \inst1|shift_reg~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N9
dffeas \inst1|shift_reg[37] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~346_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[37] .is_wysiwyg = "true";
defparam \inst1|shift_reg[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N6
cycloneiv_lcell_comb \inst1|shift_reg~345 (
// Equation(s):
// \inst1|shift_reg~345_combout  = (\load~input_o  & ((\parallel_in[38]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [37]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [37]),
	.datac(\parallel_in[38]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~345_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~345 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N3
dffeas \inst1|shift_reg[36] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~347_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[36] .is_wysiwyg = "true";
defparam \inst1|shift_reg[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N8
cycloneiv_lcell_comb \inst1|shift_reg~346 (
// Equation(s):
// \inst1|shift_reg~346_combout  = (\load~input_o  & (\parallel_in[37]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [36])))

	.dataa(\parallel_in[37]~input_o ),
	.datab(\inst1|shift_reg [36]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~346_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~346 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N13
dffeas \inst1|shift_reg[35] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~348_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[35] .is_wysiwyg = "true";
defparam \inst1|shift_reg[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N2
cycloneiv_lcell_comb \inst1|shift_reg~347 (
// Equation(s):
// \inst1|shift_reg~347_combout  = (\load~input_o  & ((\parallel_in[36]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [35]))

	.dataa(\inst1|shift_reg [35]),
	.datab(\parallel_in[36]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~347_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~347 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N15
dffeas \inst1|shift_reg[34] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~349_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[34] .is_wysiwyg = "true";
defparam \inst1|shift_reg[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N12
cycloneiv_lcell_comb \inst1|shift_reg~348 (
// Equation(s):
// \inst1|shift_reg~348_combout  = (\load~input_o  & ((\parallel_in[35]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [34]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [34]),
	.datac(\parallel_in[35]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~348_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~348 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N17
dffeas \inst1|shift_reg[33] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[33] .is_wysiwyg = "true";
defparam \inst1|shift_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N14
cycloneiv_lcell_comb \inst1|shift_reg~349 (
// Equation(s):
// \inst1|shift_reg~349_combout  = (\load~input_o  & ((\parallel_in[34]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [33]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [33]),
	.datac(\parallel_in[34]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~349_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~349 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N11
dffeas \inst1|shift_reg[32] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[32] .is_wysiwyg = "true";
defparam \inst1|shift_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N16
cycloneiv_lcell_comb \inst1|shift_reg~350 (
// Equation(s):
// \inst1|shift_reg~350_combout  = (\load~input_o  & ((\parallel_in[33]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [32]))

	.dataa(\inst1|shift_reg [32]),
	.datab(\parallel_in[33]~input_o ),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~350_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~350 .lut_mask = 16'hCACA;
defparam \inst1|shift_reg~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N5
dffeas \inst1|shift_reg[31] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~352_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[31] .is_wysiwyg = "true";
defparam \inst1|shift_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N10
cycloneiv_lcell_comb \inst1|shift_reg~351 (
// Equation(s):
// \inst1|shift_reg~351_combout  = (\load~input_o  & (\parallel_in[32]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [31])))

	.dataa(\parallel_in[32]~input_o ),
	.datab(\inst1|shift_reg [31]),
	.datac(\load~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~351_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~351 .lut_mask = 16'hACAC;
defparam \inst1|shift_reg~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y90_N31
dffeas \inst1|shift_reg[30] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[30] .is_wysiwyg = "true";
defparam \inst1|shift_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N4
cycloneiv_lcell_comb \inst1|shift_reg~352 (
// Equation(s):
// \inst1|shift_reg~352_combout  = (\load~input_o  & ((\parallel_in[31]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [30]))

	.dataa(\inst1|shift_reg [30]),
	.datab(gnd),
	.datac(\load~input_o ),
	.datad(\parallel_in[31]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~352_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~352 .lut_mask = 16'hFA0A;
defparam \inst1|shift_reg~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N1
dffeas \inst1|shift_reg[29] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~354_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[29] .is_wysiwyg = "true";
defparam \inst1|shift_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y90_N30
cycloneiv_lcell_comb \inst1|shift_reg~353 (
// Equation(s):
// \inst1|shift_reg~353_combout  = (\load~input_o  & ((\parallel_in[30]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [29]))

	.dataa(\load~input_o ),
	.datab(\inst1|shift_reg [29]),
	.datac(\parallel_in[30]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|shift_reg~353_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~353 .lut_mask = 16'hE4E4;
defparam \inst1|shift_reg~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N3
dffeas \inst1|shift_reg[28] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[28] .is_wysiwyg = "true";
defparam \inst1|shift_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N0
cycloneiv_lcell_comb \inst1|shift_reg~354 (
// Equation(s):
// \inst1|shift_reg~354_combout  = (\load~input_o  & (\parallel_in[29]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [28])))

	.dataa(\parallel_in[29]~input_o ),
	.datab(\inst1|shift_reg [28]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~354_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~354 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N13
dffeas \inst1|shift_reg[27] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[27] .is_wysiwyg = "true";
defparam \inst1|shift_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N2
cycloneiv_lcell_comb \inst1|shift_reg~355 (
// Equation(s):
// \inst1|shift_reg~355_combout  = (\load~input_o  & ((\parallel_in[28]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [27]))

	.dataa(\inst1|shift_reg [27]),
	.datab(gnd),
	.datac(\parallel_in[28]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~355_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~355 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N7
dffeas \inst1|shift_reg[26] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[26] .is_wysiwyg = "true";
defparam \inst1|shift_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N12
cycloneiv_lcell_comb \inst1|shift_reg~356 (
// Equation(s):
// \inst1|shift_reg~356_combout  = (\load~input_o  & ((\parallel_in[27]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [26]))

	.dataa(\inst1|shift_reg [26]),
	.datab(gnd),
	.datac(\parallel_in[27]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~356_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~356 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N25
dffeas \inst1|shift_reg[25] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~358_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[25] .is_wysiwyg = "true";
defparam \inst1|shift_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N6
cycloneiv_lcell_comb \inst1|shift_reg~357 (
// Equation(s):
// \inst1|shift_reg~357_combout  = (\load~input_o  & ((\parallel_in[26]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [25]))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [25]),
	.datad(\parallel_in[26]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~357_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~357 .lut_mask = 16'hFC30;
defparam \inst1|shift_reg~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N27
dffeas \inst1|shift_reg[24] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[24] .is_wysiwyg = "true";
defparam \inst1|shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N24
cycloneiv_lcell_comb \inst1|shift_reg~358 (
// Equation(s):
// \inst1|shift_reg~358_combout  = (\load~input_o  & ((\parallel_in[25]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [24]))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [24]),
	.datad(\parallel_in[25]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~358_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~358 .lut_mask = 16'hFC30;
defparam \inst1|shift_reg~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N5
dffeas \inst1|shift_reg[23] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[23] .is_wysiwyg = "true";
defparam \inst1|shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N26
cycloneiv_lcell_comb \inst1|shift_reg~359 (
// Equation(s):
// \inst1|shift_reg~359_combout  = (\load~input_o  & ((\parallel_in[24]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [23]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [23]),
	.datac(\parallel_in[24]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~359_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~359 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N31
dffeas \inst1|shift_reg[22] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~361_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[22] .is_wysiwyg = "true";
defparam \inst1|shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N4
cycloneiv_lcell_comb \inst1|shift_reg~360 (
// Equation(s):
// \inst1|shift_reg~360_combout  = (\load~input_o  & ((\parallel_in[23]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [22]))

	.dataa(\inst1|shift_reg [22]),
	.datab(gnd),
	.datac(\parallel_in[23]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~360_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~360 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N17
dffeas \inst1|shift_reg[21] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[21] .is_wysiwyg = "true";
defparam \inst1|shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N30
cycloneiv_lcell_comb \inst1|shift_reg~361 (
// Equation(s):
// \inst1|shift_reg~361_combout  = (\load~input_o  & ((\parallel_in[22]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [21]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [21]),
	.datac(\parallel_in[22]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~361_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~361 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N19
dffeas \inst1|shift_reg[20] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[20] .is_wysiwyg = "true";
defparam \inst1|shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N16
cycloneiv_lcell_comb \inst1|shift_reg~362 (
// Equation(s):
// \inst1|shift_reg~362_combout  = (\load~input_o  & (\parallel_in[21]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [20])))

	.dataa(\parallel_in[21]~input_o ),
	.datab(\inst1|shift_reg [20]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~362_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~362 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N21
dffeas \inst1|shift_reg[19] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~364_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[19] .is_wysiwyg = "true";
defparam \inst1|shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N18
cycloneiv_lcell_comb \inst1|shift_reg~363 (
// Equation(s):
// \inst1|shift_reg~363_combout  = (\load~input_o  & (\parallel_in[20]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [19])))

	.dataa(\parallel_in[20]~input_o ),
	.datab(\inst1|shift_reg [19]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~363_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~363 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N23
dffeas \inst1|shift_reg[18] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[18] .is_wysiwyg = "true";
defparam \inst1|shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N20
cycloneiv_lcell_comb \inst1|shift_reg~364 (
// Equation(s):
// \inst1|shift_reg~364_combout  = (\load~input_o  & ((\parallel_in[19]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [18]))

	.dataa(\inst1|shift_reg [18]),
	.datab(gnd),
	.datac(\parallel_in[19]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~364_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~364 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N9
dffeas \inst1|shift_reg[17] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[17] .is_wysiwyg = "true";
defparam \inst1|shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N22
cycloneiv_lcell_comb \inst1|shift_reg~365 (
// Equation(s):
// \inst1|shift_reg~365_combout  = (\load~input_o  & ((\parallel_in[18]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [17]))

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(\inst1|shift_reg [17]),
	.datad(\parallel_in[18]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~365_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~365 .lut_mask = 16'hFC30;
defparam \inst1|shift_reg~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N11
dffeas \inst1|shift_reg[16] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~367_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[16] .is_wysiwyg = "true";
defparam \inst1|shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N8
cycloneiv_lcell_comb \inst1|shift_reg~366 (
// Equation(s):
// \inst1|shift_reg~366_combout  = (\load~input_o  & ((\parallel_in[17]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [16]))

	.dataa(\inst1|shift_reg [16]),
	.datab(\load~input_o ),
	.datac(gnd),
	.datad(\parallel_in[17]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~366_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~366 .lut_mask = 16'hEE22;
defparam \inst1|shift_reg~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y77_N29
dffeas \inst1|shift_reg[15] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~368_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[15] .is_wysiwyg = "true";
defparam \inst1|shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N10
cycloneiv_lcell_comb \inst1|shift_reg~367 (
// Equation(s):
// \inst1|shift_reg~367_combout  = (\load~input_o  & ((\parallel_in[16]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [15]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [15]),
	.datac(\parallel_in[16]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~367_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~367 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N9
dffeas \inst1|shift_reg[14] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~369_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[14] .is_wysiwyg = "true";
defparam \inst1|shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y77_N28
cycloneiv_lcell_comb \inst1|shift_reg~368 (
// Equation(s):
// \inst1|shift_reg~368_combout  = (\load~input_o  & ((\parallel_in[15]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [14]))

	.dataa(\inst1|shift_reg [14]),
	.datab(gnd),
	.datac(\parallel_in[15]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~368_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~368 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N3
dffeas \inst1|shift_reg[13] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[13] .is_wysiwyg = "true";
defparam \inst1|shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N8
cycloneiv_lcell_comb \inst1|shift_reg~369 (
// Equation(s):
// \inst1|shift_reg~369_combout  = (\load~input_o  & (\parallel_in[14]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [13])))

	.dataa(\parallel_in[14]~input_o ),
	.datab(\inst1|shift_reg [13]),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~369_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~369 .lut_mask = 16'hAACC;
defparam \inst1|shift_reg~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N5
dffeas \inst1|shift_reg[12] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~371_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[12] .is_wysiwyg = "true";
defparam \inst1|shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N2
cycloneiv_lcell_comb \inst1|shift_reg~370 (
// Equation(s):
// \inst1|shift_reg~370_combout  = (\load~input_o  & ((\parallel_in[13]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [12]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [12]),
	.datac(\parallel_in[13]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~370_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~370 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N7
dffeas \inst1|shift_reg[11] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~372_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[11] .is_wysiwyg = "true";
defparam \inst1|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N4
cycloneiv_lcell_comb \inst1|shift_reg~371 (
// Equation(s):
// \inst1|shift_reg~371_combout  = (\load~input_o  & ((\parallel_in[12]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [11]))

	.dataa(\inst1|shift_reg [11]),
	.datab(\parallel_in[12]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~371_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~371 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N17
dffeas \inst1|shift_reg[10] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~373_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[10] .is_wysiwyg = "true";
defparam \inst1|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N6
cycloneiv_lcell_comb \inst1|shift_reg~372 (
// Equation(s):
// \inst1|shift_reg~372_combout  = (\load~input_o  & ((\parallel_in[11]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [10]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [10]),
	.datac(\parallel_in[11]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~372_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~372 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N27
dffeas \inst1|shift_reg[9] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~374_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[9] .is_wysiwyg = "true";
defparam \inst1|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N16
cycloneiv_lcell_comb \inst1|shift_reg~373 (
// Equation(s):
// \inst1|shift_reg~373_combout  = (\load~input_o  & ((\parallel_in[10]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [9]))

	.dataa(\inst1|shift_reg [9]),
	.datab(gnd),
	.datac(\parallel_in[10]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~373_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~373 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N21
dffeas \inst1|shift_reg[8] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[8] .is_wysiwyg = "true";
defparam \inst1|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N26
cycloneiv_lcell_comb \inst1|shift_reg~374 (
// Equation(s):
// \inst1|shift_reg~374_combout  = (\load~input_o  & ((\parallel_in[9]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [8]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [8]),
	.datac(\parallel_in[9]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~374_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~374 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N23
dffeas \inst1|shift_reg[7] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~376_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[7] .is_wysiwyg = "true";
defparam \inst1|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N20
cycloneiv_lcell_comb \inst1|shift_reg~375 (
// Equation(s):
// \inst1|shift_reg~375_combout  = (\load~input_o  & (\parallel_in[8]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [7])))

	.dataa(gnd),
	.datab(\parallel_in[8]~input_o ),
	.datac(\inst1|shift_reg [7]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~375_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~375 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N1
dffeas \inst1|shift_reg[6] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[6] .is_wysiwyg = "true";
defparam \inst1|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N22
cycloneiv_lcell_comb \inst1|shift_reg~376 (
// Equation(s):
// \inst1|shift_reg~376_combout  = (\load~input_o  & ((\parallel_in[7]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [6]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [6]),
	.datac(\parallel_in[7]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~376_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~376 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N19
dffeas \inst1|shift_reg[5] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[5] .is_wysiwyg = "true";
defparam \inst1|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N0
cycloneiv_lcell_comb \inst1|shift_reg~377 (
// Equation(s):
// \inst1|shift_reg~377_combout  = (\load~input_o  & ((\parallel_in[6]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [5]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [5]),
	.datac(\parallel_in[6]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~377_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~377 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N29
dffeas \inst1|shift_reg[4] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~379_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[4] .is_wysiwyg = "true";
defparam \inst1|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N18
cycloneiv_lcell_comb \inst1|shift_reg~378 (
// Equation(s):
// \inst1|shift_reg~378_combout  = (\load~input_o  & ((\parallel_in[5]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [4]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [4]),
	.datac(\parallel_in[5]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~378_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~378 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N15
dffeas \inst1|shift_reg[3] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[3] .is_wysiwyg = "true";
defparam \inst1|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N28
cycloneiv_lcell_comb \inst1|shift_reg~379 (
// Equation(s):
// \inst1|shift_reg~379_combout  = (\load~input_o  & (\parallel_in[4]~input_o )) # (!\load~input_o  & ((\inst1|shift_reg [3])))

	.dataa(gnd),
	.datab(\parallel_in[4]~input_o ),
	.datac(\inst1|shift_reg [3]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~379_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~379 .lut_mask = 16'hCCF0;
defparam \inst1|shift_reg~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N25
dffeas \inst1|shift_reg[2] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~381_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[2] .is_wysiwyg = "true";
defparam \inst1|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N14
cycloneiv_lcell_comb \inst1|shift_reg~380 (
// Equation(s):
// \inst1|shift_reg~380_combout  = (\load~input_o  & ((\parallel_in[3]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [2]))

	.dataa(gnd),
	.datab(\inst1|shift_reg [2]),
	.datac(\parallel_in[3]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~380_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~380 .lut_mask = 16'hF0CC;
defparam \inst1|shift_reg~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N11
dffeas \inst1|shift_reg[1] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~382_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[1] .is_wysiwyg = "true";
defparam \inst1|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N24
cycloneiv_lcell_comb \inst1|shift_reg~381 (
// Equation(s):
// \inst1|shift_reg~381_combout  = (\load~input_o  & ((\parallel_in[2]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [1]))

	.dataa(\inst1|shift_reg [1]),
	.datab(gnd),
	.datac(\parallel_in[2]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~381_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~381 .lut_mask = 16'hF0AA;
defparam \inst1|shift_reg~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y90_N13
dffeas \inst1|shift_reg[0] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[0] .is_wysiwyg = "true";
defparam \inst1|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N10
cycloneiv_lcell_comb \inst1|shift_reg~382 (
// Equation(s):
// \inst1|shift_reg~382_combout  = (\load~input_o  & ((\parallel_in[1]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [0]))

	.dataa(\inst1|shift_reg [0]),
	.datab(\parallel_in[1]~input_o ),
	.datac(gnd),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~382_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~382 .lut_mask = 16'hCCAA;
defparam \inst1|shift_reg~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y90_N12
cycloneiv_lcell_comb \inst1|shift_reg~383 (
// Equation(s):
// \inst1|shift_reg~383_combout  = (\parallel_in[0]~input_o  & \load~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\parallel_in[0]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~383_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~383 .lut_mask = 16'hF000;
defparam \inst1|shift_reg~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneiv_io_ibuf \parallel_in[382]~input (
	.i(parallel_in[382]),
	.ibar(gnd),
	.o(\parallel_in[382]~input_o ));
// synopsys translate_off
defparam \parallel_in[382]~input .bus_hold = "false";
defparam \parallel_in[382]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N15
cycloneiv_io_ibuf \parallel_in[381]~input (
	.i(parallel_in[381]),
	.ibar(gnd),
	.o(\parallel_in[381]~input_o ));
// synopsys translate_off
defparam \parallel_in[381]~input .bus_hold = "false";
defparam \parallel_in[381]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N15
cycloneiv_io_ibuf \parallel_in[380]~input (
	.i(parallel_in[380]),
	.ibar(gnd),
	.o(\parallel_in[380]~input_o ));
// synopsys translate_off
defparam \parallel_in[380]~input .bus_hold = "false";
defparam \parallel_in[380]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
cycloneiv_io_ibuf \parallel_in[379]~input (
	.i(parallel_in[379]),
	.ibar(gnd),
	.o(\parallel_in[379]~input_o ));
// synopsys translate_off
defparam \parallel_in[379]~input .bus_hold = "false";
defparam \parallel_in[379]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N22
cycloneiv_io_ibuf \parallel_in[378]~input (
	.i(parallel_in[378]),
	.ibar(gnd),
	.o(\parallel_in[378]~input_o ));
// synopsys translate_off
defparam \parallel_in[378]~input .bus_hold = "false";
defparam \parallel_in[378]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N8
cycloneiv_io_ibuf \parallel_in[377]~input (
	.i(parallel_in[377]),
	.ibar(gnd),
	.o(\parallel_in[377]~input_o ));
// synopsys translate_off
defparam \parallel_in[377]~input .bus_hold = "false";
defparam \parallel_in[377]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N22
cycloneiv_io_ibuf \parallel_in[376]~input (
	.i(parallel_in[376]),
	.ibar(gnd),
	.o(\parallel_in[376]~input_o ));
// synopsys translate_off
defparam \parallel_in[376]~input .bus_hold = "false";
defparam \parallel_in[376]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N8
cycloneiv_io_ibuf \parallel_in[375]~input (
	.i(parallel_in[375]),
	.ibar(gnd),
	.o(\parallel_in[375]~input_o ));
// synopsys translate_off
defparam \parallel_in[375]~input .bus_hold = "false";
defparam \parallel_in[375]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneiv_io_ibuf \parallel_in[374]~input (
	.i(parallel_in[374]),
	.ibar(gnd),
	.o(\parallel_in[374]~input_o ));
// synopsys translate_off
defparam \parallel_in[374]~input .bus_hold = "false";
defparam \parallel_in[374]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N1
cycloneiv_io_ibuf \parallel_in[373]~input (
	.i(parallel_in[373]),
	.ibar(gnd),
	.o(\parallel_in[373]~input_o ));
// synopsys translate_off
defparam \parallel_in[373]~input .bus_hold = "false";
defparam \parallel_in[373]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N8
cycloneiv_io_ibuf \parallel_in[372]~input (
	.i(parallel_in[372]),
	.ibar(gnd),
	.o(\parallel_in[372]~input_o ));
// synopsys translate_off
defparam \parallel_in[372]~input .bus_hold = "false";
defparam \parallel_in[372]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N22
cycloneiv_io_ibuf \parallel_in[371]~input (
	.i(parallel_in[371]),
	.ibar(gnd),
	.o(\parallel_in[371]~input_o ));
// synopsys translate_off
defparam \parallel_in[371]~input .bus_hold = "false";
defparam \parallel_in[371]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N8
cycloneiv_io_ibuf \parallel_in[370]~input (
	.i(parallel_in[370]),
	.ibar(gnd),
	.o(\parallel_in[370]~input_o ));
// synopsys translate_off
defparam \parallel_in[370]~input .bus_hold = "false";
defparam \parallel_in[370]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N8
cycloneiv_io_ibuf \parallel_in[369]~input (
	.i(parallel_in[369]),
	.ibar(gnd),
	.o(\parallel_in[369]~input_o ));
// synopsys translate_off
defparam \parallel_in[369]~input .bus_hold = "false";
defparam \parallel_in[369]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N22
cycloneiv_io_ibuf \parallel_in[368]~input (
	.i(parallel_in[368]),
	.ibar(gnd),
	.o(\parallel_in[368]~input_o ));
// synopsys translate_off
defparam \parallel_in[368]~input .bus_hold = "false";
defparam \parallel_in[368]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N1
cycloneiv_io_ibuf \parallel_in[367]~input (
	.i(parallel_in[367]),
	.ibar(gnd),
	.o(\parallel_in[367]~input_o ));
// synopsys translate_off
defparam \parallel_in[367]~input .bus_hold = "false";
defparam \parallel_in[367]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N22
cycloneiv_io_ibuf \parallel_in[366]~input (
	.i(parallel_in[366]),
	.ibar(gnd),
	.o(\parallel_in[366]~input_o ));
// synopsys translate_off
defparam \parallel_in[366]~input .bus_hold = "false";
defparam \parallel_in[366]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N15
cycloneiv_io_ibuf \parallel_in[365]~input (
	.i(parallel_in[365]),
	.ibar(gnd),
	.o(\parallel_in[365]~input_o ));
// synopsys translate_off
defparam \parallel_in[365]~input .bus_hold = "false";
defparam \parallel_in[365]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N15
cycloneiv_io_ibuf \parallel_in[364]~input (
	.i(parallel_in[364]),
	.ibar(gnd),
	.o(\parallel_in[364]~input_o ));
// synopsys translate_off
defparam \parallel_in[364]~input .bus_hold = "false";
defparam \parallel_in[364]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cycloneiv_io_ibuf \parallel_in[363]~input (
	.i(parallel_in[363]),
	.ibar(gnd),
	.o(\parallel_in[363]~input_o ));
// synopsys translate_off
defparam \parallel_in[363]~input .bus_hold = "false";
defparam \parallel_in[363]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N8
cycloneiv_io_ibuf \parallel_in[362]~input (
	.i(parallel_in[362]),
	.ibar(gnd),
	.o(\parallel_in[362]~input_o ));
// synopsys translate_off
defparam \parallel_in[362]~input .bus_hold = "false";
defparam \parallel_in[362]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N8
cycloneiv_io_ibuf \parallel_in[361]~input (
	.i(parallel_in[361]),
	.ibar(gnd),
	.o(\parallel_in[361]~input_o ));
// synopsys translate_off
defparam \parallel_in[361]~input .bus_hold = "false";
defparam \parallel_in[361]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N22
cycloneiv_io_ibuf \parallel_in[360]~input (
	.i(parallel_in[360]),
	.ibar(gnd),
	.o(\parallel_in[360]~input_o ));
// synopsys translate_off
defparam \parallel_in[360]~input .bus_hold = "false";
defparam \parallel_in[360]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cycloneiv_io_ibuf \parallel_in[359]~input (
	.i(parallel_in[359]),
	.ibar(gnd),
	.o(\parallel_in[359]~input_o ));
// synopsys translate_off
defparam \parallel_in[359]~input .bus_hold = "false";
defparam \parallel_in[359]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N15
cycloneiv_io_ibuf \parallel_in[358]~input (
	.i(parallel_in[358]),
	.ibar(gnd),
	.o(\parallel_in[358]~input_o ));
// synopsys translate_off
defparam \parallel_in[358]~input .bus_hold = "false";
defparam \parallel_in[358]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N8
cycloneiv_io_ibuf \parallel_in[357]~input (
	.i(parallel_in[357]),
	.ibar(gnd),
	.o(\parallel_in[357]~input_o ));
// synopsys translate_off
defparam \parallel_in[357]~input .bus_hold = "false";
defparam \parallel_in[357]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N1
cycloneiv_io_ibuf \parallel_in[356]~input (
	.i(parallel_in[356]),
	.ibar(gnd),
	.o(\parallel_in[356]~input_o ));
// synopsys translate_off
defparam \parallel_in[356]~input .bus_hold = "false";
defparam \parallel_in[356]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N22
cycloneiv_io_ibuf \parallel_in[355]~input (
	.i(parallel_in[355]),
	.ibar(gnd),
	.o(\parallel_in[355]~input_o ));
// synopsys translate_off
defparam \parallel_in[355]~input .bus_hold = "false";
defparam \parallel_in[355]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N1
cycloneiv_io_ibuf \parallel_in[354]~input (
	.i(parallel_in[354]),
	.ibar(gnd),
	.o(\parallel_in[354]~input_o ));
// synopsys translate_off
defparam \parallel_in[354]~input .bus_hold = "false";
defparam \parallel_in[354]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N15
cycloneiv_io_ibuf \parallel_in[353]~input (
	.i(parallel_in[353]),
	.ibar(gnd),
	.o(\parallel_in[353]~input_o ));
// synopsys translate_off
defparam \parallel_in[353]~input .bus_hold = "false";
defparam \parallel_in[353]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N8
cycloneiv_io_ibuf \parallel_in[352]~input (
	.i(parallel_in[352]),
	.ibar(gnd),
	.o(\parallel_in[352]~input_o ));
// synopsys translate_off
defparam \parallel_in[352]~input .bus_hold = "false";
defparam \parallel_in[352]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N15
cycloneiv_io_ibuf \parallel_in[351]~input (
	.i(parallel_in[351]),
	.ibar(gnd),
	.o(\parallel_in[351]~input_o ));
// synopsys translate_off
defparam \parallel_in[351]~input .bus_hold = "false";
defparam \parallel_in[351]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N22
cycloneiv_io_ibuf \parallel_in[350]~input (
	.i(parallel_in[350]),
	.ibar(gnd),
	.o(\parallel_in[350]~input_o ));
// synopsys translate_off
defparam \parallel_in[350]~input .bus_hold = "false";
defparam \parallel_in[350]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N1
cycloneiv_io_ibuf \parallel_in[349]~input (
	.i(parallel_in[349]),
	.ibar(gnd),
	.o(\parallel_in[349]~input_o ));
// synopsys translate_off
defparam \parallel_in[349]~input .bus_hold = "false";
defparam \parallel_in[349]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y7_N1
cycloneiv_io_ibuf \parallel_in[348]~input (
	.i(parallel_in[348]),
	.ibar(gnd),
	.o(\parallel_in[348]~input_o ));
// synopsys translate_off
defparam \parallel_in[348]~input .bus_hold = "false";
defparam \parallel_in[348]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneiv_io_ibuf \parallel_in[347]~input (
	.i(parallel_in[347]),
	.ibar(gnd),
	.o(\parallel_in[347]~input_o ));
// synopsys translate_off
defparam \parallel_in[347]~input .bus_hold = "false";
defparam \parallel_in[347]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N22
cycloneiv_io_ibuf \parallel_in[346]~input (
	.i(parallel_in[346]),
	.ibar(gnd),
	.o(\parallel_in[346]~input_o ));
// synopsys translate_off
defparam \parallel_in[346]~input .bus_hold = "false";
defparam \parallel_in[346]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y6_N1
cycloneiv_io_ibuf \parallel_in[345]~input (
	.i(parallel_in[345]),
	.ibar(gnd),
	.o(\parallel_in[345]~input_o ));
// synopsys translate_off
defparam \parallel_in[345]~input .bus_hold = "false";
defparam \parallel_in[345]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y5_N1
cycloneiv_io_ibuf \parallel_in[344]~input (
	.i(parallel_in[344]),
	.ibar(gnd),
	.o(\parallel_in[344]~input_o ));
// synopsys translate_off
defparam \parallel_in[344]~input .bus_hold = "false";
defparam \parallel_in[344]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N1
cycloneiv_io_ibuf \parallel_in[343]~input (
	.i(parallel_in[343]),
	.ibar(gnd),
	.o(\parallel_in[343]~input_o ));
// synopsys translate_off
defparam \parallel_in[343]~input .bus_hold = "false";
defparam \parallel_in[343]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y8_N8
cycloneiv_io_ibuf \parallel_in[342]~input (
	.i(parallel_in[342]),
	.ibar(gnd),
	.o(\parallel_in[342]~input_o ));
// synopsys translate_off
defparam \parallel_in[342]~input .bus_hold = "false";
defparam \parallel_in[342]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y5_N8
cycloneiv_io_ibuf \parallel_in[341]~input (
	.i(parallel_in[341]),
	.ibar(gnd),
	.o(\parallel_in[341]~input_o ));
// synopsys translate_off
defparam \parallel_in[341]~input .bus_hold = "false";
defparam \parallel_in[341]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y6_N8
cycloneiv_io_ibuf \parallel_in[340]~input (
	.i(parallel_in[340]),
	.ibar(gnd),
	.o(\parallel_in[340]~input_o ));
// synopsys translate_off
defparam \parallel_in[340]~input .bus_hold = "false";
defparam \parallel_in[340]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N15
cycloneiv_io_ibuf \parallel_in[339]~input (
	.i(parallel_in[339]),
	.ibar(gnd),
	.o(\parallel_in[339]~input_o ));
// synopsys translate_off
defparam \parallel_in[339]~input .bus_hold = "false";
defparam \parallel_in[339]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y8_N1
cycloneiv_io_ibuf \parallel_in[338]~input (
	.i(parallel_in[338]),
	.ibar(gnd),
	.o(\parallel_in[338]~input_o ));
// synopsys translate_off
defparam \parallel_in[338]~input .bus_hold = "false";
defparam \parallel_in[338]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N15
cycloneiv_io_ibuf \parallel_in[337]~input (
	.i(parallel_in[337]),
	.ibar(gnd),
	.o(\parallel_in[337]~input_o ));
// synopsys translate_off
defparam \parallel_in[337]~input .bus_hold = "false";
defparam \parallel_in[337]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N22
cycloneiv_io_ibuf \parallel_in[336]~input (
	.i(parallel_in[336]),
	.ibar(gnd),
	.o(\parallel_in[336]~input_o ));
// synopsys translate_off
defparam \parallel_in[336]~input .bus_hold = "false";
defparam \parallel_in[336]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneiv_io_ibuf \parallel_in[335]~input (
	.i(parallel_in[335]),
	.ibar(gnd),
	.o(\parallel_in[335]~input_o ));
// synopsys translate_off
defparam \parallel_in[335]~input .bus_hold = "false";
defparam \parallel_in[335]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N8
cycloneiv_io_ibuf \parallel_in[334]~input (
	.i(parallel_in[334]),
	.ibar(gnd),
	.o(\parallel_in[334]~input_o ));
// synopsys translate_off
defparam \parallel_in[334]~input .bus_hold = "false";
defparam \parallel_in[334]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y7_N8
cycloneiv_io_ibuf \parallel_in[333]~input (
	.i(parallel_in[333]),
	.ibar(gnd),
	.o(\parallel_in[333]~input_o ));
// synopsys translate_off
defparam \parallel_in[333]~input .bus_hold = "false";
defparam \parallel_in[333]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N1
cycloneiv_io_ibuf \parallel_in[332]~input (
	.i(parallel_in[332]),
	.ibar(gnd),
	.o(\parallel_in[332]~input_o ));
// synopsys translate_off
defparam \parallel_in[332]~input .bus_hold = "false";
defparam \parallel_in[332]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N1
cycloneiv_io_ibuf \parallel_in[331]~input (
	.i(parallel_in[331]),
	.ibar(gnd),
	.o(\parallel_in[331]~input_o ));
// synopsys translate_off
defparam \parallel_in[331]~input .bus_hold = "false";
defparam \parallel_in[331]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N8
cycloneiv_io_ibuf \parallel_in[330]~input (
	.i(parallel_in[330]),
	.ibar(gnd),
	.o(\parallel_in[330]~input_o ));
// synopsys translate_off
defparam \parallel_in[330]~input .bus_hold = "false";
defparam \parallel_in[330]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N8
cycloneiv_io_ibuf \parallel_in[329]~input (
	.i(parallel_in[329]),
	.ibar(gnd),
	.o(\parallel_in[329]~input_o ));
// synopsys translate_off
defparam \parallel_in[329]~input .bus_hold = "false";
defparam \parallel_in[329]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N15
cycloneiv_io_ibuf \parallel_in[328]~input (
	.i(parallel_in[328]),
	.ibar(gnd),
	.o(\parallel_in[328]~input_o ));
// synopsys translate_off
defparam \parallel_in[328]~input .bus_hold = "false";
defparam \parallel_in[328]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N8
cycloneiv_io_ibuf \parallel_in[327]~input (
	.i(parallel_in[327]),
	.ibar(gnd),
	.o(\parallel_in[327]~input_o ));
// synopsys translate_off
defparam \parallel_in[327]~input .bus_hold = "false";
defparam \parallel_in[327]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N15
cycloneiv_io_ibuf \parallel_in[326]~input (
	.i(parallel_in[326]),
	.ibar(gnd),
	.o(\parallel_in[326]~input_o ));
// synopsys translate_off
defparam \parallel_in[326]~input .bus_hold = "false";
defparam \parallel_in[326]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N1
cycloneiv_io_ibuf \parallel_in[325]~input (
	.i(parallel_in[325]),
	.ibar(gnd),
	.o(\parallel_in[325]~input_o ));
// synopsys translate_off
defparam \parallel_in[325]~input .bus_hold = "false";
defparam \parallel_in[325]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N1
cycloneiv_io_ibuf \parallel_in[324]~input (
	.i(parallel_in[324]),
	.ibar(gnd),
	.o(\parallel_in[324]~input_o ));
// synopsys translate_off
defparam \parallel_in[324]~input .bus_hold = "false";
defparam \parallel_in[324]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N22
cycloneiv_io_ibuf \parallel_in[323]~input (
	.i(parallel_in[323]),
	.ibar(gnd),
	.o(\parallel_in[323]~input_o ));
// synopsys translate_off
defparam \parallel_in[323]~input .bus_hold = "false";
defparam \parallel_in[323]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N8
cycloneiv_io_ibuf \parallel_in[322]~input (
	.i(parallel_in[322]),
	.ibar(gnd),
	.o(\parallel_in[322]~input_o ));
// synopsys translate_off
defparam \parallel_in[322]~input .bus_hold = "false";
defparam \parallel_in[322]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N1
cycloneiv_io_ibuf \parallel_in[321]~input (
	.i(parallel_in[321]),
	.ibar(gnd),
	.o(\parallel_in[321]~input_o ));
// synopsys translate_off
defparam \parallel_in[321]~input .bus_hold = "false";
defparam \parallel_in[321]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N8
cycloneiv_io_ibuf \parallel_in[320]~input (
	.i(parallel_in[320]),
	.ibar(gnd),
	.o(\parallel_in[320]~input_o ));
// synopsys translate_off
defparam \parallel_in[320]~input .bus_hold = "false";
defparam \parallel_in[320]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N8
cycloneiv_io_ibuf \parallel_in[319]~input (
	.i(parallel_in[319]),
	.ibar(gnd),
	.o(\parallel_in[319]~input_o ));
// synopsys translate_off
defparam \parallel_in[319]~input .bus_hold = "false";
defparam \parallel_in[319]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N15
cycloneiv_io_ibuf \parallel_in[318]~input (
	.i(parallel_in[318]),
	.ibar(gnd),
	.o(\parallel_in[318]~input_o ));
// synopsys translate_off
defparam \parallel_in[318]~input .bus_hold = "false";
defparam \parallel_in[318]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N15
cycloneiv_io_ibuf \parallel_in[317]~input (
	.i(parallel_in[317]),
	.ibar(gnd),
	.o(\parallel_in[317]~input_o ));
// synopsys translate_off
defparam \parallel_in[317]~input .bus_hold = "false";
defparam \parallel_in[317]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y19_N1
cycloneiv_io_ibuf \parallel_in[316]~input (
	.i(parallel_in[316]),
	.ibar(gnd),
	.o(\parallel_in[316]~input_o ));
// synopsys translate_off
defparam \parallel_in[316]~input .bus_hold = "false";
defparam \parallel_in[316]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y15_N8
cycloneiv_io_ibuf \parallel_in[315]~input (
	.i(parallel_in[315]),
	.ibar(gnd),
	.o(\parallel_in[315]~input_o ));
// synopsys translate_off
defparam \parallel_in[315]~input .bus_hold = "false";
defparam \parallel_in[315]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y13_N8
cycloneiv_io_ibuf \parallel_in[314]~input (
	.i(parallel_in[314]),
	.ibar(gnd),
	.o(\parallel_in[314]~input_o ));
// synopsys translate_off
defparam \parallel_in[314]~input .bus_hold = "false";
defparam \parallel_in[314]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N8
cycloneiv_io_ibuf \parallel_in[313]~input (
	.i(parallel_in[313]),
	.ibar(gnd),
	.o(\parallel_in[313]~input_o ));
// synopsys translate_off
defparam \parallel_in[313]~input .bus_hold = "false";
defparam \parallel_in[313]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N8
cycloneiv_io_ibuf \parallel_in[312]~input (
	.i(parallel_in[312]),
	.ibar(gnd),
	.o(\parallel_in[312]~input_o ));
// synopsys translate_off
defparam \parallel_in[312]~input .bus_hold = "false";
defparam \parallel_in[312]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y15_N1
cycloneiv_io_ibuf \parallel_in[311]~input (
	.i(parallel_in[311]),
	.ibar(gnd),
	.o(\parallel_in[311]~input_o ));
// synopsys translate_off
defparam \parallel_in[311]~input .bus_hold = "false";
defparam \parallel_in[311]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y18_N8
cycloneiv_io_ibuf \parallel_in[310]~input (
	.i(parallel_in[310]),
	.ibar(gnd),
	.o(\parallel_in[310]~input_o ));
// synopsys translate_off
defparam \parallel_in[310]~input .bus_hold = "false";
defparam \parallel_in[310]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y11_N8
cycloneiv_io_ibuf \parallel_in[309]~input (
	.i(parallel_in[309]),
	.ibar(gnd),
	.o(\parallel_in[309]~input_o ));
// synopsys translate_off
defparam \parallel_in[309]~input .bus_hold = "false";
defparam \parallel_in[309]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y11_N1
cycloneiv_io_ibuf \parallel_in[308]~input (
	.i(parallel_in[308]),
	.ibar(gnd),
	.o(\parallel_in[308]~input_o ));
// synopsys translate_off
defparam \parallel_in[308]~input .bus_hold = "false";
defparam \parallel_in[308]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N1
cycloneiv_io_ibuf \parallel_in[307]~input (
	.i(parallel_in[307]),
	.ibar(gnd),
	.o(\parallel_in[307]~input_o ));
// synopsys translate_off
defparam \parallel_in[307]~input .bus_hold = "false";
defparam \parallel_in[307]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y19_N8
cycloneiv_io_ibuf \parallel_in[306]~input (
	.i(parallel_in[306]),
	.ibar(gnd),
	.o(\parallel_in[306]~input_o ));
// synopsys translate_off
defparam \parallel_in[306]~input .bus_hold = "false";
defparam \parallel_in[306]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N1
cycloneiv_io_ibuf \parallel_in[305]~input (
	.i(parallel_in[305]),
	.ibar(gnd),
	.o(\parallel_in[305]~input_o ));
// synopsys translate_off
defparam \parallel_in[305]~input .bus_hold = "false";
defparam \parallel_in[305]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N1
cycloneiv_io_ibuf \parallel_in[304]~input (
	.i(parallel_in[304]),
	.ibar(gnd),
	.o(\parallel_in[304]~input_o ));
// synopsys translate_off
defparam \parallel_in[304]~input .bus_hold = "false";
defparam \parallel_in[304]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y13_N1
cycloneiv_io_ibuf \parallel_in[303]~input (
	.i(parallel_in[303]),
	.ibar(gnd),
	.o(\parallel_in[303]~input_o ));
// synopsys translate_off
defparam \parallel_in[303]~input .bus_hold = "false";
defparam \parallel_in[303]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N8
cycloneiv_io_ibuf \parallel_in[302]~input (
	.i(parallel_in[302]),
	.ibar(gnd),
	.o(\parallel_in[302]~input_o ));
// synopsys translate_off
defparam \parallel_in[302]~input .bus_hold = "false";
defparam \parallel_in[302]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y18_N1
cycloneiv_io_ibuf \parallel_in[301]~input (
	.i(parallel_in[301]),
	.ibar(gnd),
	.o(\parallel_in[301]~input_o ));
// synopsys translate_off
defparam \parallel_in[301]~input .bus_hold = "false";
defparam \parallel_in[301]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cycloneiv_io_ibuf \parallel_in[300]~input (
	.i(parallel_in[300]),
	.ibar(gnd),
	.o(\parallel_in[300]~input_o ));
// synopsys translate_off
defparam \parallel_in[300]~input .bus_hold = "false";
defparam \parallel_in[300]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N22
cycloneiv_io_ibuf \parallel_in[299]~input (
	.i(parallel_in[299]),
	.ibar(gnd),
	.o(\parallel_in[299]~input_o ));
// synopsys translate_off
defparam \parallel_in[299]~input .bus_hold = "false";
defparam \parallel_in[299]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N1
cycloneiv_io_ibuf \parallel_in[298]~input (
	.i(parallel_in[298]),
	.ibar(gnd),
	.o(\parallel_in[298]~input_o ));
// synopsys translate_off
defparam \parallel_in[298]~input .bus_hold = "false";
defparam \parallel_in[298]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N15
cycloneiv_io_ibuf \parallel_in[297]~input (
	.i(parallel_in[297]),
	.ibar(gnd),
	.o(\parallel_in[297]~input_o ));
// synopsys translate_off
defparam \parallel_in[297]~input .bus_hold = "false";
defparam \parallel_in[297]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N22
cycloneiv_io_ibuf \parallel_in[296]~input (
	.i(parallel_in[296]),
	.ibar(gnd),
	.o(\parallel_in[296]~input_o ));
// synopsys translate_off
defparam \parallel_in[296]~input .bus_hold = "false";
defparam \parallel_in[296]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N8
cycloneiv_io_ibuf \parallel_in[295]~input (
	.i(parallel_in[295]),
	.ibar(gnd),
	.o(\parallel_in[295]~input_o ));
// synopsys translate_off
defparam \parallel_in[295]~input .bus_hold = "false";
defparam \parallel_in[295]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N1
cycloneiv_io_ibuf \parallel_in[294]~input (
	.i(parallel_in[294]),
	.ibar(gnd),
	.o(\parallel_in[294]~input_o ));
// synopsys translate_off
defparam \parallel_in[294]~input .bus_hold = "false";
defparam \parallel_in[294]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N22
cycloneiv_io_ibuf \parallel_in[293]~input (
	.i(parallel_in[293]),
	.ibar(gnd),
	.o(\parallel_in[293]~input_o ));
// synopsys translate_off
defparam \parallel_in[293]~input .bus_hold = "false";
defparam \parallel_in[293]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N22
cycloneiv_io_ibuf \parallel_in[292]~input (
	.i(parallel_in[292]),
	.ibar(gnd),
	.o(\parallel_in[292]~input_o ));
// synopsys translate_off
defparam \parallel_in[292]~input .bus_hold = "false";
defparam \parallel_in[292]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N15
cycloneiv_io_ibuf \parallel_in[291]~input (
	.i(parallel_in[291]),
	.ibar(gnd),
	.o(\parallel_in[291]~input_o ));
// synopsys translate_off
defparam \parallel_in[291]~input .bus_hold = "false";
defparam \parallel_in[291]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N15
cycloneiv_io_ibuf \parallel_in[290]~input (
	.i(parallel_in[290]),
	.ibar(gnd),
	.o(\parallel_in[290]~input_o ));
// synopsys translate_off
defparam \parallel_in[290]~input .bus_hold = "false";
defparam \parallel_in[290]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cycloneiv_io_ibuf \parallel_in[289]~input (
	.i(parallel_in[289]),
	.ibar(gnd),
	.o(\parallel_in[289]~input_o ));
// synopsys translate_off
defparam \parallel_in[289]~input .bus_hold = "false";
defparam \parallel_in[289]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N8
cycloneiv_io_ibuf \parallel_in[288]~input (
	.i(parallel_in[288]),
	.ibar(gnd),
	.o(\parallel_in[288]~input_o ));
// synopsys translate_off
defparam \parallel_in[288]~input .bus_hold = "false";
defparam \parallel_in[288]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N1
cycloneiv_io_ibuf \parallel_in[287]~input (
	.i(parallel_in[287]),
	.ibar(gnd),
	.o(\parallel_in[287]~input_o ));
// synopsys translate_off
defparam \parallel_in[287]~input .bus_hold = "false";
defparam \parallel_in[287]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N8
cycloneiv_io_ibuf \parallel_in[286]~input (
	.i(parallel_in[286]),
	.ibar(gnd),
	.o(\parallel_in[286]~input_o ));
// synopsys translate_off
defparam \parallel_in[286]~input .bus_hold = "false";
defparam \parallel_in[286]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N8
cycloneiv_io_ibuf \parallel_in[285]~input (
	.i(parallel_in[285]),
	.ibar(gnd),
	.o(\parallel_in[285]~input_o ));
// synopsys translate_off
defparam \parallel_in[285]~input .bus_hold = "false";
defparam \parallel_in[285]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N1
cycloneiv_io_ibuf \parallel_in[284]~input (
	.i(parallel_in[284]),
	.ibar(gnd),
	.o(\parallel_in[284]~input_o ));
// synopsys translate_off
defparam \parallel_in[284]~input .bus_hold = "false";
defparam \parallel_in[284]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N1
cycloneiv_io_ibuf \parallel_in[283]~input (
	.i(parallel_in[283]),
	.ibar(gnd),
	.o(\parallel_in[283]~input_o ));
// synopsys translate_off
defparam \parallel_in[283]~input .bus_hold = "false";
defparam \parallel_in[283]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N1
cycloneiv_io_ibuf \parallel_in[282]~input (
	.i(parallel_in[282]),
	.ibar(gnd),
	.o(\parallel_in[282]~input_o ));
// synopsys translate_off
defparam \parallel_in[282]~input .bus_hold = "false";
defparam \parallel_in[282]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N1
cycloneiv_io_ibuf \parallel_in[281]~input (
	.i(parallel_in[281]),
	.ibar(gnd),
	.o(\parallel_in[281]~input_o ));
// synopsys translate_off
defparam \parallel_in[281]~input .bus_hold = "false";
defparam \parallel_in[281]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N1
cycloneiv_io_ibuf \parallel_in[280]~input (
	.i(parallel_in[280]),
	.ibar(gnd),
	.o(\parallel_in[280]~input_o ));
// synopsys translate_off
defparam \parallel_in[280]~input .bus_hold = "false";
defparam \parallel_in[280]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N1
cycloneiv_io_ibuf \parallel_in[279]~input (
	.i(parallel_in[279]),
	.ibar(gnd),
	.o(\parallel_in[279]~input_o ));
// synopsys translate_off
defparam \parallel_in[279]~input .bus_hold = "false";
defparam \parallel_in[279]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N8
cycloneiv_io_ibuf \parallel_in[278]~input (
	.i(parallel_in[278]),
	.ibar(gnd),
	.o(\parallel_in[278]~input_o ));
// synopsys translate_off
defparam \parallel_in[278]~input .bus_hold = "false";
defparam \parallel_in[278]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N8
cycloneiv_io_ibuf \parallel_in[277]~input (
	.i(parallel_in[277]),
	.ibar(gnd),
	.o(\parallel_in[277]~input_o ));
// synopsys translate_off
defparam \parallel_in[277]~input .bus_hold = "false";
defparam \parallel_in[277]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N8
cycloneiv_io_ibuf \parallel_in[276]~input (
	.i(parallel_in[276]),
	.ibar(gnd),
	.o(\parallel_in[276]~input_o ));
// synopsys translate_off
defparam \parallel_in[276]~input .bus_hold = "false";
defparam \parallel_in[276]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N8
cycloneiv_io_ibuf \parallel_in[275]~input (
	.i(parallel_in[275]),
	.ibar(gnd),
	.o(\parallel_in[275]~input_o ));
// synopsys translate_off
defparam \parallel_in[275]~input .bus_hold = "false";
defparam \parallel_in[275]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N8
cycloneiv_io_ibuf \parallel_in[274]~input (
	.i(parallel_in[274]),
	.ibar(gnd),
	.o(\parallel_in[274]~input_o ));
// synopsys translate_off
defparam \parallel_in[274]~input .bus_hold = "false";
defparam \parallel_in[274]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N8
cycloneiv_io_ibuf \parallel_in[273]~input (
	.i(parallel_in[273]),
	.ibar(gnd),
	.o(\parallel_in[273]~input_o ));
// synopsys translate_off
defparam \parallel_in[273]~input .bus_hold = "false";
defparam \parallel_in[273]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N1
cycloneiv_io_ibuf \parallel_in[272]~input (
	.i(parallel_in[272]),
	.ibar(gnd),
	.o(\parallel_in[272]~input_o ));
// synopsys translate_off
defparam \parallel_in[272]~input .bus_hold = "false";
defparam \parallel_in[272]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N8
cycloneiv_io_ibuf \parallel_in[271]~input (
	.i(parallel_in[271]),
	.ibar(gnd),
	.o(\parallel_in[271]~input_o ));
// synopsys translate_off
defparam \parallel_in[271]~input .bus_hold = "false";
defparam \parallel_in[271]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N8
cycloneiv_io_ibuf \parallel_in[270]~input (
	.i(parallel_in[270]),
	.ibar(gnd),
	.o(\parallel_in[270]~input_o ));
// synopsys translate_off
defparam \parallel_in[270]~input .bus_hold = "false";
defparam \parallel_in[270]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N1
cycloneiv_io_ibuf \parallel_in[269]~input (
	.i(parallel_in[269]),
	.ibar(gnd),
	.o(\parallel_in[269]~input_o ));
// synopsys translate_off
defparam \parallel_in[269]~input .bus_hold = "false";
defparam \parallel_in[269]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N1
cycloneiv_io_ibuf \parallel_in[268]~input (
	.i(parallel_in[268]),
	.ibar(gnd),
	.o(\parallel_in[268]~input_o ));
// synopsys translate_off
defparam \parallel_in[268]~input .bus_hold = "false";
defparam \parallel_in[268]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N8
cycloneiv_io_ibuf \parallel_in[267]~input (
	.i(parallel_in[267]),
	.ibar(gnd),
	.o(\parallel_in[267]~input_o ));
// synopsys translate_off
defparam \parallel_in[267]~input .bus_hold = "false";
defparam \parallel_in[267]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N1
cycloneiv_io_ibuf \parallel_in[266]~input (
	.i(parallel_in[266]),
	.ibar(gnd),
	.o(\parallel_in[266]~input_o ));
// synopsys translate_off
defparam \parallel_in[266]~input .bus_hold = "false";
defparam \parallel_in[266]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N15
cycloneiv_io_ibuf \parallel_in[265]~input (
	.i(parallel_in[265]),
	.ibar(gnd),
	.o(\parallel_in[265]~input_o ));
// synopsys translate_off
defparam \parallel_in[265]~input .bus_hold = "false";
defparam \parallel_in[265]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y59_N1
cycloneiv_io_ibuf \parallel_in[264]~input (
	.i(parallel_in[264]),
	.ibar(gnd),
	.o(\parallel_in[264]~input_o ));
// synopsys translate_off
defparam \parallel_in[264]~input .bus_hold = "false";
defparam \parallel_in[264]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N1
cycloneiv_io_ibuf \parallel_in[263]~input (
	.i(parallel_in[263]),
	.ibar(gnd),
	.o(\parallel_in[263]~input_o ));
// synopsys translate_off
defparam \parallel_in[263]~input .bus_hold = "false";
defparam \parallel_in[263]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y54_N8
cycloneiv_io_ibuf \parallel_in[262]~input (
	.i(parallel_in[262]),
	.ibar(gnd),
	.o(\parallel_in[262]~input_o ));
// synopsys translate_off
defparam \parallel_in[262]~input .bus_hold = "false";
defparam \parallel_in[262]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N8
cycloneiv_io_ibuf \parallel_in[261]~input (
	.i(parallel_in[261]),
	.ibar(gnd),
	.o(\parallel_in[261]~input_o ));
// synopsys translate_off
defparam \parallel_in[261]~input .bus_hold = "false";
defparam \parallel_in[261]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N8
cycloneiv_io_ibuf \parallel_in[260]~input (
	.i(parallel_in[260]),
	.ibar(gnd),
	.o(\parallel_in[260]~input_o ));
// synopsys translate_off
defparam \parallel_in[260]~input .bus_hold = "false";
defparam \parallel_in[260]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N8
cycloneiv_io_ibuf \parallel_in[259]~input (
	.i(parallel_in[259]),
	.ibar(gnd),
	.o(\parallel_in[259]~input_o ));
// synopsys translate_off
defparam \parallel_in[259]~input .bus_hold = "false";
defparam \parallel_in[259]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N1
cycloneiv_io_ibuf \parallel_in[258]~input (
	.i(parallel_in[258]),
	.ibar(gnd),
	.o(\parallel_in[258]~input_o ));
// synopsys translate_off
defparam \parallel_in[258]~input .bus_hold = "false";
defparam \parallel_in[258]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N1
cycloneiv_io_ibuf \parallel_in[257]~input (
	.i(parallel_in[257]),
	.ibar(gnd),
	.o(\parallel_in[257]~input_o ));
// synopsys translate_off
defparam \parallel_in[257]~input .bus_hold = "false";
defparam \parallel_in[257]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N1
cycloneiv_io_ibuf \parallel_in[256]~input (
	.i(parallel_in[256]),
	.ibar(gnd),
	.o(\parallel_in[256]~input_o ));
// synopsys translate_off
defparam \parallel_in[256]~input .bus_hold = "false";
defparam \parallel_in[256]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y59_N8
cycloneiv_io_ibuf \parallel_in[255]~input (
	.i(parallel_in[255]),
	.ibar(gnd),
	.o(\parallel_in[255]~input_o ));
// synopsys translate_off
defparam \parallel_in[255]~input .bus_hold = "false";
defparam \parallel_in[255]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N8
cycloneiv_io_ibuf \parallel_in[254]~input (
	.i(parallel_in[254]),
	.ibar(gnd),
	.o(\parallel_in[254]~input_o ));
// synopsys translate_off
defparam \parallel_in[254]~input .bus_hold = "false";
defparam \parallel_in[254]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N8
cycloneiv_io_ibuf \parallel_in[253]~input (
	.i(parallel_in[253]),
	.ibar(gnd),
	.o(\parallel_in[253]~input_o ));
// synopsys translate_off
defparam \parallel_in[253]~input .bus_hold = "false";
defparam \parallel_in[253]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N1
cycloneiv_io_ibuf \parallel_in[252]~input (
	.i(parallel_in[252]),
	.ibar(gnd),
	.o(\parallel_in[252]~input_o ));
// synopsys translate_off
defparam \parallel_in[252]~input .bus_hold = "false";
defparam \parallel_in[252]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N8
cycloneiv_io_ibuf \parallel_in[251]~input (
	.i(parallel_in[251]),
	.ibar(gnd),
	.o(\parallel_in[251]~input_o ));
// synopsys translate_off
defparam \parallel_in[251]~input .bus_hold = "false";
defparam \parallel_in[251]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N22
cycloneiv_io_ibuf \parallel_in[250]~input (
	.i(parallel_in[250]),
	.ibar(gnd),
	.o(\parallel_in[250]~input_o ));
// synopsys translate_off
defparam \parallel_in[250]~input .bus_hold = "false";
defparam \parallel_in[250]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N15
cycloneiv_io_ibuf \parallel_in[249]~input (
	.i(parallel_in[249]),
	.ibar(gnd),
	.o(\parallel_in[249]~input_o ));
// synopsys translate_off
defparam \parallel_in[249]~input .bus_hold = "false";
defparam \parallel_in[249]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N1
cycloneiv_io_ibuf \parallel_in[248]~input (
	.i(parallel_in[248]),
	.ibar(gnd),
	.o(\parallel_in[248]~input_o ));
// synopsys translate_off
defparam \parallel_in[248]~input .bus_hold = "false";
defparam \parallel_in[248]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \parallel_in[247]~input (
	.i(parallel_in[247]),
	.ibar(gnd),
	.o(\parallel_in[247]~input_o ));
// synopsys translate_off
defparam \parallel_in[247]~input .bus_hold = "false";
defparam \parallel_in[247]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y38_N1
cycloneiv_io_ibuf \parallel_in[246]~input (
	.i(parallel_in[246]),
	.ibar(gnd),
	.o(\parallel_in[246]~input_o ));
// synopsys translate_off
defparam \parallel_in[246]~input .bus_hold = "false";
defparam \parallel_in[246]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \parallel_in[245]~input (
	.i(parallel_in[245]),
	.ibar(gnd),
	.o(\parallel_in[245]~input_o ));
// synopsys translate_off
defparam \parallel_in[245]~input .bus_hold = "false";
defparam \parallel_in[245]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N1
cycloneiv_io_ibuf \parallel_in[244]~input (
	.i(parallel_in[244]),
	.ibar(gnd),
	.o(\parallel_in[244]~input_o ));
// synopsys translate_off
defparam \parallel_in[244]~input .bus_hold = "false";
defparam \parallel_in[244]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N8
cycloneiv_io_ibuf \parallel_in[243]~input (
	.i(parallel_in[243]),
	.ibar(gnd),
	.o(\parallel_in[243]~input_o ));
// synopsys translate_off
defparam \parallel_in[243]~input .bus_hold = "false";
defparam \parallel_in[243]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N8
cycloneiv_io_ibuf \parallel_in[242]~input (
	.i(parallel_in[242]),
	.ibar(gnd),
	.o(\parallel_in[242]~input_o ));
// synopsys translate_off
defparam \parallel_in[242]~input .bus_hold = "false";
defparam \parallel_in[242]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N1
cycloneiv_io_ibuf \parallel_in[241]~input (
	.i(parallel_in[241]),
	.ibar(gnd),
	.o(\parallel_in[241]~input_o ));
// synopsys translate_off
defparam \parallel_in[241]~input .bus_hold = "false";
defparam \parallel_in[241]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N1
cycloneiv_io_ibuf \parallel_in[240]~input (
	.i(parallel_in[240]),
	.ibar(gnd),
	.o(\parallel_in[240]~input_o ));
// synopsys translate_off
defparam \parallel_in[240]~input .bus_hold = "false";
defparam \parallel_in[240]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y38_N8
cycloneiv_io_ibuf \parallel_in[239]~input (
	.i(parallel_in[239]),
	.ibar(gnd),
	.o(\parallel_in[239]~input_o ));
// synopsys translate_off
defparam \parallel_in[239]~input .bus_hold = "false";
defparam \parallel_in[239]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N8
cycloneiv_io_ibuf \parallel_in[238]~input (
	.i(parallel_in[238]),
	.ibar(gnd),
	.o(\parallel_in[238]~input_o ));
// synopsys translate_off
defparam \parallel_in[238]~input .bus_hold = "false";
defparam \parallel_in[238]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N1
cycloneiv_io_ibuf \parallel_in[237]~input (
	.i(parallel_in[237]),
	.ibar(gnd),
	.o(\parallel_in[237]~input_o ));
// synopsys translate_off
defparam \parallel_in[237]~input .bus_hold = "false";
defparam \parallel_in[237]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N8
cycloneiv_io_ibuf \parallel_in[236]~input (
	.i(parallel_in[236]),
	.ibar(gnd),
	.o(\parallel_in[236]~input_o ));
// synopsys translate_off
defparam \parallel_in[236]~input .bus_hold = "false";
defparam \parallel_in[236]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N1
cycloneiv_io_ibuf \parallel_in[235]~input (
	.i(parallel_in[235]),
	.ibar(gnd),
	.o(\parallel_in[235]~input_o ));
// synopsys translate_off
defparam \parallel_in[235]~input .bus_hold = "false";
defparam \parallel_in[235]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y26_N1
cycloneiv_io_ibuf \parallel_in[234]~input (
	.i(parallel_in[234]),
	.ibar(gnd),
	.o(\parallel_in[234]~input_o ));
// synopsys translate_off
defparam \parallel_in[234]~input .bus_hold = "false";
defparam \parallel_in[234]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N1
cycloneiv_io_ibuf \parallel_in[233]~input (
	.i(parallel_in[233]),
	.ibar(gnd),
	.o(\parallel_in[233]~input_o ));
// synopsys translate_off
defparam \parallel_in[233]~input .bus_hold = "false";
defparam \parallel_in[233]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N8
cycloneiv_io_ibuf \parallel_in[232]~input (
	.i(parallel_in[232]),
	.ibar(gnd),
	.o(\parallel_in[232]~input_o ));
// synopsys translate_off
defparam \parallel_in[232]~input .bus_hold = "false";
defparam \parallel_in[232]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N8
cycloneiv_io_ibuf \parallel_in[231]~input (
	.i(parallel_in[231]),
	.ibar(gnd),
	.o(\parallel_in[231]~input_o ));
// synopsys translate_off
defparam \parallel_in[231]~input .bus_hold = "false";
defparam \parallel_in[231]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y22_N1
cycloneiv_io_ibuf \parallel_in[230]~input (
	.i(parallel_in[230]),
	.ibar(gnd),
	.o(\parallel_in[230]~input_o ));
// synopsys translate_off
defparam \parallel_in[230]~input .bus_hold = "false";
defparam \parallel_in[230]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y29_N8
cycloneiv_io_ibuf \parallel_in[229]~input (
	.i(parallel_in[229]),
	.ibar(gnd),
	.o(\parallel_in[229]~input_o ));
// synopsys translate_off
defparam \parallel_in[229]~input .bus_hold = "false";
defparam \parallel_in[229]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y22_N8
cycloneiv_io_ibuf \parallel_in[228]~input (
	.i(parallel_in[228]),
	.ibar(gnd),
	.o(\parallel_in[228]~input_o ));
// synopsys translate_off
defparam \parallel_in[228]~input .bus_hold = "false";
defparam \parallel_in[228]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y24_N8
cycloneiv_io_ibuf \parallel_in[227]~input (
	.i(parallel_in[227]),
	.ibar(gnd),
	.o(\parallel_in[227]~input_o ));
// synopsys translate_off
defparam \parallel_in[227]~input .bus_hold = "false";
defparam \parallel_in[227]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y26_N8
cycloneiv_io_ibuf \parallel_in[226]~input (
	.i(parallel_in[226]),
	.ibar(gnd),
	.o(\parallel_in[226]~input_o ));
// synopsys translate_off
defparam \parallel_in[226]~input .bus_hold = "false";
defparam \parallel_in[226]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N1
cycloneiv_io_ibuf \parallel_in[225]~input (
	.i(parallel_in[225]),
	.ibar(gnd),
	.o(\parallel_in[225]~input_o ));
// synopsys translate_off
defparam \parallel_in[225]~input .bus_hold = "false";
defparam \parallel_in[225]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N1
cycloneiv_io_ibuf \parallel_in[224]~input (
	.i(parallel_in[224]),
	.ibar(gnd),
	.o(\parallel_in[224]~input_o ));
// synopsys translate_off
defparam \parallel_in[224]~input .bus_hold = "false";
defparam \parallel_in[224]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y29_N1
cycloneiv_io_ibuf \parallel_in[223]~input (
	.i(parallel_in[223]),
	.ibar(gnd),
	.o(\parallel_in[223]~input_o ));
// synopsys translate_off
defparam \parallel_in[223]~input .bus_hold = "false";
defparam \parallel_in[223]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N8
cycloneiv_io_ibuf \parallel_in[222]~input (
	.i(parallel_in[222]),
	.ibar(gnd),
	.o(\parallel_in[222]~input_o ));
// synopsys translate_off
defparam \parallel_in[222]~input .bus_hold = "false";
defparam \parallel_in[222]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y24_N1
cycloneiv_io_ibuf \parallel_in[221]~input (
	.i(parallel_in[221]),
	.ibar(gnd),
	.o(\parallel_in[221]~input_o ));
// synopsys translate_off
defparam \parallel_in[221]~input .bus_hold = "false";
defparam \parallel_in[221]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N8
cycloneiv_io_ibuf \parallel_in[220]~input (
	.i(parallel_in[220]),
	.ibar(gnd),
	.o(\parallel_in[220]~input_o ));
// synopsys translate_off
defparam \parallel_in[220]~input .bus_hold = "false";
defparam \parallel_in[220]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneiv_io_ibuf \parallel_in[219]~input (
	.i(parallel_in[219]),
	.ibar(gnd),
	.o(\parallel_in[219]~input_o ));
// synopsys translate_off
defparam \parallel_in[219]~input .bus_hold = "false";
defparam \parallel_in[219]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N15
cycloneiv_io_ibuf \parallel_in[218]~input (
	.i(parallel_in[218]),
	.ibar(gnd),
	.o(\parallel_in[218]~input_o ));
// synopsys translate_off
defparam \parallel_in[218]~input .bus_hold = "false";
defparam \parallel_in[218]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneiv_io_ibuf \parallel_in[217]~input (
	.i(parallel_in[217]),
	.ibar(gnd),
	.o(\parallel_in[217]~input_o ));
// synopsys translate_off
defparam \parallel_in[217]~input .bus_hold = "false";
defparam \parallel_in[217]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \parallel_in[216]~input (
	.i(parallel_in[216]),
	.ibar(gnd),
	.o(\parallel_in[216]~input_o ));
// synopsys translate_off
defparam \parallel_in[216]~input .bus_hold = "false";
defparam \parallel_in[216]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N8
cycloneiv_io_ibuf \parallel_in[215]~input (
	.i(parallel_in[215]),
	.ibar(gnd),
	.o(\parallel_in[215]~input_o ));
// synopsys translate_off
defparam \parallel_in[215]~input .bus_hold = "false";
defparam \parallel_in[215]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneiv_io_ibuf \parallel_in[214]~input (
	.i(parallel_in[214]),
	.ibar(gnd),
	.o(\parallel_in[214]~input_o ));
// synopsys translate_off
defparam \parallel_in[214]~input .bus_hold = "false";
defparam \parallel_in[214]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneiv_io_ibuf \parallel_in[213]~input (
	.i(parallel_in[213]),
	.ibar(gnd),
	.o(\parallel_in[213]~input_o ));
// synopsys translate_off
defparam \parallel_in[213]~input .bus_hold = "false";
defparam \parallel_in[213]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneiv_io_ibuf \parallel_in[212]~input (
	.i(parallel_in[212]),
	.ibar(gnd),
	.o(\parallel_in[212]~input_o ));
// synopsys translate_off
defparam \parallel_in[212]~input .bus_hold = "false";
defparam \parallel_in[212]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N15
cycloneiv_io_ibuf \parallel_in[211]~input (
	.i(parallel_in[211]),
	.ibar(gnd),
	.o(\parallel_in[211]~input_o ));
// synopsys translate_off
defparam \parallel_in[211]~input .bus_hold = "false";
defparam \parallel_in[211]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N1
cycloneiv_io_ibuf \parallel_in[210]~input (
	.i(parallel_in[210]),
	.ibar(gnd),
	.o(\parallel_in[210]~input_o ));
// synopsys translate_off
defparam \parallel_in[210]~input .bus_hold = "false";
defparam \parallel_in[210]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N22
cycloneiv_io_ibuf \parallel_in[209]~input (
	.i(parallel_in[209]),
	.ibar(gnd),
	.o(\parallel_in[209]~input_o ));
// synopsys translate_off
defparam \parallel_in[209]~input .bus_hold = "false";
defparam \parallel_in[209]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneiv_io_ibuf \parallel_in[208]~input (
	.i(parallel_in[208]),
	.ibar(gnd),
	.o(\parallel_in[208]~input_o ));
// synopsys translate_off
defparam \parallel_in[208]~input .bus_hold = "false";
defparam \parallel_in[208]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiv_io_ibuf \parallel_in[207]~input (
	.i(parallel_in[207]),
	.ibar(gnd),
	.o(\parallel_in[207]~input_o ));
// synopsys translate_off
defparam \parallel_in[207]~input .bus_hold = "false";
defparam \parallel_in[207]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneiv_io_ibuf \parallel_in[206]~input (
	.i(parallel_in[206]),
	.ibar(gnd),
	.o(\parallel_in[206]~input_o ));
// synopsys translate_off
defparam \parallel_in[206]~input .bus_hold = "false";
defparam \parallel_in[206]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneiv_io_ibuf \parallel_in[205]~input (
	.i(parallel_in[205]),
	.ibar(gnd),
	.o(\parallel_in[205]~input_o ));
// synopsys translate_off
defparam \parallel_in[205]~input .bus_hold = "false";
defparam \parallel_in[205]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N8
cycloneiv_io_ibuf \parallel_in[204]~input (
	.i(parallel_in[204]),
	.ibar(gnd),
	.o(\parallel_in[204]~input_o ));
// synopsys translate_off
defparam \parallel_in[204]~input .bus_hold = "false";
defparam \parallel_in[204]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N22
cycloneiv_io_ibuf \parallel_in[203]~input (
	.i(parallel_in[203]),
	.ibar(gnd),
	.o(\parallel_in[203]~input_o ));
// synopsys translate_off
defparam \parallel_in[203]~input .bus_hold = "false";
defparam \parallel_in[203]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N1
cycloneiv_io_ibuf \parallel_in[202]~input (
	.i(parallel_in[202]),
	.ibar(gnd),
	.o(\parallel_in[202]~input_o ));
// synopsys translate_off
defparam \parallel_in[202]~input .bus_hold = "false";
defparam \parallel_in[202]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneiv_io_ibuf \parallel_in[201]~input (
	.i(parallel_in[201]),
	.ibar(gnd),
	.o(\parallel_in[201]~input_o ));
// synopsys translate_off
defparam \parallel_in[201]~input .bus_hold = "false";
defparam \parallel_in[201]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
cycloneiv_io_ibuf \parallel_in[200]~input (
	.i(parallel_in[200]),
	.ibar(gnd),
	.o(\parallel_in[200]~input_o ));
// synopsys translate_off
defparam \parallel_in[200]~input .bus_hold = "false";
defparam \parallel_in[200]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N8
cycloneiv_io_ibuf \parallel_in[199]~input (
	.i(parallel_in[199]),
	.ibar(gnd),
	.o(\parallel_in[199]~input_o ));
// synopsys translate_off
defparam \parallel_in[199]~input .bus_hold = "false";
defparam \parallel_in[199]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneiv_io_ibuf \parallel_in[198]~input (
	.i(parallel_in[198]),
	.ibar(gnd),
	.o(\parallel_in[198]~input_o ));
// synopsys translate_off
defparam \parallel_in[198]~input .bus_hold = "false";
defparam \parallel_in[198]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N15
cycloneiv_io_ibuf \parallel_in[197]~input (
	.i(parallel_in[197]),
	.ibar(gnd),
	.o(\parallel_in[197]~input_o ));
// synopsys translate_off
defparam \parallel_in[197]~input .bus_hold = "false";
defparam \parallel_in[197]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N1
cycloneiv_io_ibuf \parallel_in[196]~input (
	.i(parallel_in[196]),
	.ibar(gnd),
	.o(\parallel_in[196]~input_o ));
// synopsys translate_off
defparam \parallel_in[196]~input .bus_hold = "false";
defparam \parallel_in[196]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N1
cycloneiv_io_ibuf \parallel_in[195]~input (
	.i(parallel_in[195]),
	.ibar(gnd),
	.o(\parallel_in[195]~input_o ));
// synopsys translate_off
defparam \parallel_in[195]~input .bus_hold = "false";
defparam \parallel_in[195]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cycloneiv_io_ibuf \parallel_in[194]~input (
	.i(parallel_in[194]),
	.ibar(gnd),
	.o(\parallel_in[194]~input_o ));
// synopsys translate_off
defparam \parallel_in[194]~input .bus_hold = "false";
defparam \parallel_in[194]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N22
cycloneiv_io_ibuf \parallel_in[193]~input (
	.i(parallel_in[193]),
	.ibar(gnd),
	.o(\parallel_in[193]~input_o ));
// synopsys translate_off
defparam \parallel_in[193]~input .bus_hold = "false";
defparam \parallel_in[193]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N8
cycloneiv_io_ibuf \parallel_in[192]~input (
	.i(parallel_in[192]),
	.ibar(gnd),
	.o(\parallel_in[192]~input_o ));
// synopsys translate_off
defparam \parallel_in[192]~input .bus_hold = "false";
defparam \parallel_in[192]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N22
cycloneiv_io_ibuf \parallel_in[191]~input (
	.i(parallel_in[191]),
	.ibar(gnd),
	.o(\parallel_in[191]~input_o ));
// synopsys translate_off
defparam \parallel_in[191]~input .bus_hold = "false";
defparam \parallel_in[191]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N15
cycloneiv_io_ibuf \parallel_in[190]~input (
	.i(parallel_in[190]),
	.ibar(gnd),
	.o(\parallel_in[190]~input_o ));
// synopsys translate_off
defparam \parallel_in[190]~input .bus_hold = "false";
defparam \parallel_in[190]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneiv_io_ibuf \parallel_in[189]~input (
	.i(parallel_in[189]),
	.ibar(gnd),
	.o(\parallel_in[189]~input_o ));
// synopsys translate_off
defparam \parallel_in[189]~input .bus_hold = "false";
defparam \parallel_in[189]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N8
cycloneiv_io_ibuf \parallel_in[188]~input (
	.i(parallel_in[188]),
	.ibar(gnd),
	.o(\parallel_in[188]~input_o ));
// synopsys translate_off
defparam \parallel_in[188]~input .bus_hold = "false";
defparam \parallel_in[188]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y91_N8
cycloneiv_io_ibuf \parallel_in[187]~input (
	.i(parallel_in[187]),
	.ibar(gnd),
	.o(\parallel_in[187]~input_o ));
// synopsys translate_off
defparam \parallel_in[187]~input .bus_hold = "false";
defparam \parallel_in[187]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
cycloneiv_io_ibuf \parallel_in[186]~input (
	.i(parallel_in[186]),
	.ibar(gnd),
	.o(\parallel_in[186]~input_o ));
// synopsys translate_off
defparam \parallel_in[186]~input .bus_hold = "false";
defparam \parallel_in[186]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N1
cycloneiv_io_ibuf \parallel_in[185]~input (
	.i(parallel_in[185]),
	.ibar(gnd),
	.o(\parallel_in[185]~input_o ));
// synopsys translate_off
defparam \parallel_in[185]~input .bus_hold = "false";
defparam \parallel_in[185]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneiv_io_ibuf \parallel_in[184]~input (
	.i(parallel_in[184]),
	.ibar(gnd),
	.o(\parallel_in[184]~input_o ));
// synopsys translate_off
defparam \parallel_in[184]~input .bus_hold = "false";
defparam \parallel_in[184]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneiv_io_ibuf \parallel_in[183]~input (
	.i(parallel_in[183]),
	.ibar(gnd),
	.o(\parallel_in[183]~input_o ));
// synopsys translate_off
defparam \parallel_in[183]~input .bus_hold = "false";
defparam \parallel_in[183]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
cycloneiv_io_ibuf \parallel_in[182]~input (
	.i(parallel_in[182]),
	.ibar(gnd),
	.o(\parallel_in[182]~input_o ));
// synopsys translate_off
defparam \parallel_in[182]~input .bus_hold = "false";
defparam \parallel_in[182]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cycloneiv_io_ibuf \parallel_in[181]~input (
	.i(parallel_in[181]),
	.ibar(gnd),
	.o(\parallel_in[181]~input_o ));
// synopsys translate_off
defparam \parallel_in[181]~input .bus_hold = "false";
defparam \parallel_in[181]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneiv_io_ibuf \parallel_in[180]~input (
	.i(parallel_in[180]),
	.ibar(gnd),
	.o(\parallel_in[180]~input_o ));
// synopsys translate_off
defparam \parallel_in[180]~input .bus_hold = "false";
defparam \parallel_in[180]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneiv_io_ibuf \parallel_in[179]~input (
	.i(parallel_in[179]),
	.ibar(gnd),
	.o(\parallel_in[179]~input_o ));
// synopsys translate_off
defparam \parallel_in[179]~input .bus_hold = "false";
defparam \parallel_in[179]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y91_N1
cycloneiv_io_ibuf \parallel_in[178]~input (
	.i(parallel_in[178]),
	.ibar(gnd),
	.o(\parallel_in[178]~input_o ));
// synopsys translate_off
defparam \parallel_in[178]~input .bus_hold = "false";
defparam \parallel_in[178]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N8
cycloneiv_io_ibuf \parallel_in[177]~input (
	.i(parallel_in[177]),
	.ibar(gnd),
	.o(\parallel_in[177]~input_o ));
// synopsys translate_off
defparam \parallel_in[177]~input .bus_hold = "false";
defparam \parallel_in[177]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneiv_io_ibuf \parallel_in[176]~input (
	.i(parallel_in[176]),
	.ibar(gnd),
	.o(\parallel_in[176]~input_o ));
// synopsys translate_off
defparam \parallel_in[176]~input .bus_hold = "false";
defparam \parallel_in[176]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
cycloneiv_io_ibuf \parallel_in[175]~input (
	.i(parallel_in[175]),
	.ibar(gnd),
	.o(\parallel_in[175]~input_o ));
// synopsys translate_off
defparam \parallel_in[175]~input .bus_hold = "false";
defparam \parallel_in[175]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneiv_io_ibuf \parallel_in[174]~input (
	.i(parallel_in[174]),
	.ibar(gnd),
	.o(\parallel_in[174]~input_o ));
// synopsys translate_off
defparam \parallel_in[174]~input .bus_hold = "false";
defparam \parallel_in[174]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneiv_io_ibuf \parallel_in[173]~input (
	.i(parallel_in[173]),
	.ibar(gnd),
	.o(\parallel_in[173]~input_o ));
// synopsys translate_off
defparam \parallel_in[173]~input .bus_hold = "false";
defparam \parallel_in[173]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y91_N1
cycloneiv_io_ibuf \parallel_in[172]~input (
	.i(parallel_in[172]),
	.ibar(gnd),
	.o(\parallel_in[172]~input_o ));
// synopsys translate_off
defparam \parallel_in[172]~input .bus_hold = "false";
defparam \parallel_in[172]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y91_N15
cycloneiv_io_ibuf \parallel_in[171]~input (
	.i(parallel_in[171]),
	.ibar(gnd),
	.o(\parallel_in[171]~input_o ));
// synopsys translate_off
defparam \parallel_in[171]~input .bus_hold = "false";
defparam \parallel_in[171]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N8
cycloneiv_io_ibuf \parallel_in[170]~input (
	.i(parallel_in[170]),
	.ibar(gnd),
	.o(\parallel_in[170]~input_o ));
// synopsys translate_off
defparam \parallel_in[170]~input .bus_hold = "false";
defparam \parallel_in[170]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y91_N8
cycloneiv_io_ibuf \parallel_in[169]~input (
	.i(parallel_in[169]),
	.ibar(gnd),
	.o(\parallel_in[169]~input_o ));
// synopsys translate_off
defparam \parallel_in[169]~input .bus_hold = "false";
defparam \parallel_in[169]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneiv_io_ibuf \parallel_in[168]~input (
	.i(parallel_in[168]),
	.ibar(gnd),
	.o(\parallel_in[168]~input_o ));
// synopsys translate_off
defparam \parallel_in[168]~input .bus_hold = "false";
defparam \parallel_in[168]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N1
cycloneiv_io_ibuf \parallel_in[167]~input (
	.i(parallel_in[167]),
	.ibar(gnd),
	.o(\parallel_in[167]~input_o ));
// synopsys translate_off
defparam \parallel_in[167]~input .bus_hold = "false";
defparam \parallel_in[167]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y91_N1
cycloneiv_io_ibuf \parallel_in[166]~input (
	.i(parallel_in[166]),
	.ibar(gnd),
	.o(\parallel_in[166]~input_o ));
// synopsys translate_off
defparam \parallel_in[166]~input .bus_hold = "false";
defparam \parallel_in[166]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y91_N1
cycloneiv_io_ibuf \parallel_in[165]~input (
	.i(parallel_in[165]),
	.ibar(gnd),
	.o(\parallel_in[165]~input_o ));
// synopsys translate_off
defparam \parallel_in[165]~input .bus_hold = "false";
defparam \parallel_in[165]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y91_N22
cycloneiv_io_ibuf \parallel_in[164]~input (
	.i(parallel_in[164]),
	.ibar(gnd),
	.o(\parallel_in[164]~input_o ));
// synopsys translate_off
defparam \parallel_in[164]~input .bus_hold = "false";
defparam \parallel_in[164]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N22
cycloneiv_io_ibuf \parallel_in[163]~input (
	.i(parallel_in[163]),
	.ibar(gnd),
	.o(\parallel_in[163]~input_o ));
// synopsys translate_off
defparam \parallel_in[163]~input .bus_hold = "false";
defparam \parallel_in[163]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y91_N8
cycloneiv_io_ibuf \parallel_in[162]~input (
	.i(parallel_in[162]),
	.ibar(gnd),
	.o(\parallel_in[162]~input_o ));
// synopsys translate_off
defparam \parallel_in[162]~input .bus_hold = "false";
defparam \parallel_in[162]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y91_N15
cycloneiv_io_ibuf \parallel_in[161]~input (
	.i(parallel_in[161]),
	.ibar(gnd),
	.o(\parallel_in[161]~input_o ));
// synopsys translate_off
defparam \parallel_in[161]~input .bus_hold = "false";
defparam \parallel_in[161]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y91_N22
cycloneiv_io_ibuf \parallel_in[160]~input (
	.i(parallel_in[160]),
	.ibar(gnd),
	.o(\parallel_in[160]~input_o ));
// synopsys translate_off
defparam \parallel_in[160]~input .bus_hold = "false";
defparam \parallel_in[160]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cycloneiv_io_ibuf \parallel_in[159]~input (
	.i(parallel_in[159]),
	.ibar(gnd),
	.o(\parallel_in[159]~input_o ));
// synopsys translate_off
defparam \parallel_in[159]~input .bus_hold = "false";
defparam \parallel_in[159]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N15
cycloneiv_io_ibuf \parallel_in[158]~input (
	.i(parallel_in[158]),
	.ibar(gnd),
	.o(\parallel_in[158]~input_o ));
// synopsys translate_off
defparam \parallel_in[158]~input .bus_hold = "false";
defparam \parallel_in[158]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y91_N8
cycloneiv_io_ibuf \parallel_in[157]~input (
	.i(parallel_in[157]),
	.ibar(gnd),
	.o(\parallel_in[157]~input_o ));
// synopsys translate_off
defparam \parallel_in[157]~input .bus_hold = "false";
defparam \parallel_in[157]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N1
cycloneiv_io_ibuf \parallel_in[156]~input (
	.i(parallel_in[156]),
	.ibar(gnd),
	.o(\parallel_in[156]~input_o ));
// synopsys translate_off
defparam \parallel_in[156]~input .bus_hold = "false";
defparam \parallel_in[156]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N22
cycloneiv_io_ibuf \parallel_in[155]~input (
	.i(parallel_in[155]),
	.ibar(gnd),
	.o(\parallel_in[155]~input_o ));
// synopsys translate_off
defparam \parallel_in[155]~input .bus_hold = "false";
defparam \parallel_in[155]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N22
cycloneiv_io_ibuf \parallel_in[154]~input (
	.i(parallel_in[154]),
	.ibar(gnd),
	.o(\parallel_in[154]~input_o ));
// synopsys translate_off
defparam \parallel_in[154]~input .bus_hold = "false";
defparam \parallel_in[154]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N22
cycloneiv_io_ibuf \parallel_in[153]~input (
	.i(parallel_in[153]),
	.ibar(gnd),
	.o(\parallel_in[153]~input_o ));
// synopsys translate_off
defparam \parallel_in[153]~input .bus_hold = "false";
defparam \parallel_in[153]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N1
cycloneiv_io_ibuf \parallel_in[152]~input (
	.i(parallel_in[152]),
	.ibar(gnd),
	.o(\parallel_in[152]~input_o ));
// synopsys translate_off
defparam \parallel_in[152]~input .bus_hold = "false";
defparam \parallel_in[152]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N8
cycloneiv_io_ibuf \parallel_in[151]~input (
	.i(parallel_in[151]),
	.ibar(gnd),
	.o(\parallel_in[151]~input_o ));
// synopsys translate_off
defparam \parallel_in[151]~input .bus_hold = "false";
defparam \parallel_in[151]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N15
cycloneiv_io_ibuf \parallel_in[150]~input (
	.i(parallel_in[150]),
	.ibar(gnd),
	.o(\parallel_in[150]~input_o ));
// synopsys translate_off
defparam \parallel_in[150]~input .bus_hold = "false";
defparam \parallel_in[150]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N8
cycloneiv_io_ibuf \parallel_in[149]~input (
	.i(parallel_in[149]),
	.ibar(gnd),
	.o(\parallel_in[149]~input_o ));
// synopsys translate_off
defparam \parallel_in[149]~input .bus_hold = "false";
defparam \parallel_in[149]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N15
cycloneiv_io_ibuf \parallel_in[148]~input (
	.i(parallel_in[148]),
	.ibar(gnd),
	.o(\parallel_in[148]~input_o ));
// synopsys translate_off
defparam \parallel_in[148]~input .bus_hold = "false";
defparam \parallel_in[148]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N15
cycloneiv_io_ibuf \parallel_in[147]~input (
	.i(parallel_in[147]),
	.ibar(gnd),
	.o(\parallel_in[147]~input_o ));
// synopsys translate_off
defparam \parallel_in[147]~input .bus_hold = "false";
defparam \parallel_in[147]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N8
cycloneiv_io_ibuf \parallel_in[146]~input (
	.i(parallel_in[146]),
	.ibar(gnd),
	.o(\parallel_in[146]~input_o ));
// synopsys translate_off
defparam \parallel_in[146]~input .bus_hold = "false";
defparam \parallel_in[146]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N15
cycloneiv_io_ibuf \parallel_in[145]~input (
	.i(parallel_in[145]),
	.ibar(gnd),
	.o(\parallel_in[145]~input_o ));
// synopsys translate_off
defparam \parallel_in[145]~input .bus_hold = "false";
defparam \parallel_in[145]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneiv_io_ibuf \parallel_in[144]~input (
	.i(parallel_in[144]),
	.ibar(gnd),
	.o(\parallel_in[144]~input_o ));
// synopsys translate_off
defparam \parallel_in[144]~input .bus_hold = "false";
defparam \parallel_in[144]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N8
cycloneiv_io_ibuf \parallel_in[143]~input (
	.i(parallel_in[143]),
	.ibar(gnd),
	.o(\parallel_in[143]~input_o ));
// synopsys translate_off
defparam \parallel_in[143]~input .bus_hold = "false";
defparam \parallel_in[143]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N22
cycloneiv_io_ibuf \parallel_in[142]~input (
	.i(parallel_in[142]),
	.ibar(gnd),
	.o(\parallel_in[142]~input_o ));
// synopsys translate_off
defparam \parallel_in[142]~input .bus_hold = "false";
defparam \parallel_in[142]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N1
cycloneiv_io_ibuf \parallel_in[141]~input (
	.i(parallel_in[141]),
	.ibar(gnd),
	.o(\parallel_in[141]~input_o ));
// synopsys translate_off
defparam \parallel_in[141]~input .bus_hold = "false";
defparam \parallel_in[141]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \parallel_in[140]~input (
	.i(parallel_in[140]),
	.ibar(gnd),
	.o(\parallel_in[140]~input_o ));
// synopsys translate_off
defparam \parallel_in[140]~input .bus_hold = "false";
defparam \parallel_in[140]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N1
cycloneiv_io_ibuf \parallel_in[139]~input (
	.i(parallel_in[139]),
	.ibar(gnd),
	.o(\parallel_in[139]~input_o ));
// synopsys translate_off
defparam \parallel_in[139]~input .bus_hold = "false";
defparam \parallel_in[139]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N8
cycloneiv_io_ibuf \parallel_in[138]~input (
	.i(parallel_in[138]),
	.ibar(gnd),
	.o(\parallel_in[138]~input_o ));
// synopsys translate_off
defparam \parallel_in[138]~input .bus_hold = "false";
defparam \parallel_in[138]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N22
cycloneiv_io_ibuf \parallel_in[137]~input (
	.i(parallel_in[137]),
	.ibar(gnd),
	.o(\parallel_in[137]~input_o ));
// synopsys translate_off
defparam \parallel_in[137]~input .bus_hold = "false";
defparam \parallel_in[137]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N1
cycloneiv_io_ibuf \parallel_in[136]~input (
	.i(parallel_in[136]),
	.ibar(gnd),
	.o(\parallel_in[136]~input_o ));
// synopsys translate_off
defparam \parallel_in[136]~input .bus_hold = "false";
defparam \parallel_in[136]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N15
cycloneiv_io_ibuf \parallel_in[135]~input (
	.i(parallel_in[135]),
	.ibar(gnd),
	.o(\parallel_in[135]~input_o ));
// synopsys translate_off
defparam \parallel_in[135]~input .bus_hold = "false";
defparam \parallel_in[135]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N8
cycloneiv_io_ibuf \parallel_in[134]~input (
	.i(parallel_in[134]),
	.ibar(gnd),
	.o(\parallel_in[134]~input_o ));
// synopsys translate_off
defparam \parallel_in[134]~input .bus_hold = "false";
defparam \parallel_in[134]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N22
cycloneiv_io_ibuf \parallel_in[133]~input (
	.i(parallel_in[133]),
	.ibar(gnd),
	.o(\parallel_in[133]~input_o ));
// synopsys translate_off
defparam \parallel_in[133]~input .bus_hold = "false";
defparam \parallel_in[133]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N8
cycloneiv_io_ibuf \parallel_in[132]~input (
	.i(parallel_in[132]),
	.ibar(gnd),
	.o(\parallel_in[132]~input_o ));
// synopsys translate_off
defparam \parallel_in[132]~input .bus_hold = "false";
defparam \parallel_in[132]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N1
cycloneiv_io_ibuf \parallel_in[131]~input (
	.i(parallel_in[131]),
	.ibar(gnd),
	.o(\parallel_in[131]~input_o ));
// synopsys translate_off
defparam \parallel_in[131]~input .bus_hold = "false";
defparam \parallel_in[131]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N15
cycloneiv_io_ibuf \parallel_in[130]~input (
	.i(parallel_in[130]),
	.ibar(gnd),
	.o(\parallel_in[130]~input_o ));
// synopsys translate_off
defparam \parallel_in[130]~input .bus_hold = "false";
defparam \parallel_in[130]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N8
cycloneiv_io_ibuf \parallel_in[129]~input (
	.i(parallel_in[129]),
	.ibar(gnd),
	.o(\parallel_in[129]~input_o ));
// synopsys translate_off
defparam \parallel_in[129]~input .bus_hold = "false";
defparam \parallel_in[129]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N15
cycloneiv_io_ibuf \parallel_in[128]~input (
	.i(parallel_in[128]),
	.ibar(gnd),
	.o(\parallel_in[128]~input_o ));
// synopsys translate_off
defparam \parallel_in[128]~input .bus_hold = "false";
defparam \parallel_in[128]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N15
cycloneiv_io_ibuf \parallel_in[127]~input (
	.i(parallel_in[127]),
	.ibar(gnd),
	.o(\parallel_in[127]~input_o ));
// synopsys translate_off
defparam \parallel_in[127]~input .bus_hold = "false";
defparam \parallel_in[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N1
cycloneiv_io_ibuf \parallel_in[126]~input (
	.i(parallel_in[126]),
	.ibar(gnd),
	.o(\parallel_in[126]~input_o ));
// synopsys translate_off
defparam \parallel_in[126]~input .bus_hold = "false";
defparam \parallel_in[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N15
cycloneiv_io_ibuf \parallel_in[125]~input (
	.i(parallel_in[125]),
	.ibar(gnd),
	.o(\parallel_in[125]~input_o ));
// synopsys translate_off
defparam \parallel_in[125]~input .bus_hold = "false";
defparam \parallel_in[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N8
cycloneiv_io_ibuf \parallel_in[124]~input (
	.i(parallel_in[124]),
	.ibar(gnd),
	.o(\parallel_in[124]~input_o ));
// synopsys translate_off
defparam \parallel_in[124]~input .bus_hold = "false";
defparam \parallel_in[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N8
cycloneiv_io_ibuf \parallel_in[123]~input (
	.i(parallel_in[123]),
	.ibar(gnd),
	.o(\parallel_in[123]~input_o ));
// synopsys translate_off
defparam \parallel_in[123]~input .bus_hold = "false";
defparam \parallel_in[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N8
cycloneiv_io_ibuf \parallel_in[122]~input (
	.i(parallel_in[122]),
	.ibar(gnd),
	.o(\parallel_in[122]~input_o ));
// synopsys translate_off
defparam \parallel_in[122]~input .bus_hold = "false";
defparam \parallel_in[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N1
cycloneiv_io_ibuf \parallel_in[121]~input (
	.i(parallel_in[121]),
	.ibar(gnd),
	.o(\parallel_in[121]~input_o ));
// synopsys translate_off
defparam \parallel_in[121]~input .bus_hold = "false";
defparam \parallel_in[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N1
cycloneiv_io_ibuf \parallel_in[120]~input (
	.i(parallel_in[120]),
	.ibar(gnd),
	.o(\parallel_in[120]~input_o ));
// synopsys translate_off
defparam \parallel_in[120]~input .bus_hold = "false";
defparam \parallel_in[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N1
cycloneiv_io_ibuf \parallel_in[119]~input (
	.i(parallel_in[119]),
	.ibar(gnd),
	.o(\parallel_in[119]~input_o ));
// synopsys translate_off
defparam \parallel_in[119]~input .bus_hold = "false";
defparam \parallel_in[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N8
cycloneiv_io_ibuf \parallel_in[118]~input (
	.i(parallel_in[118]),
	.ibar(gnd),
	.o(\parallel_in[118]~input_o ));
// synopsys translate_off
defparam \parallel_in[118]~input .bus_hold = "false";
defparam \parallel_in[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N1
cycloneiv_io_ibuf \parallel_in[117]~input (
	.i(parallel_in[117]),
	.ibar(gnd),
	.o(\parallel_in[117]~input_o ));
// synopsys translate_off
defparam \parallel_in[117]~input .bus_hold = "false";
defparam \parallel_in[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N8
cycloneiv_io_ibuf \parallel_in[116]~input (
	.i(parallel_in[116]),
	.ibar(gnd),
	.o(\parallel_in[116]~input_o ));
// synopsys translate_off
defparam \parallel_in[116]~input .bus_hold = "false";
defparam \parallel_in[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N1
cycloneiv_io_ibuf \parallel_in[115]~input (
	.i(parallel_in[115]),
	.ibar(gnd),
	.o(\parallel_in[115]~input_o ));
// synopsys translate_off
defparam \parallel_in[115]~input .bus_hold = "false";
defparam \parallel_in[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y62_N1
cycloneiv_io_ibuf \parallel_in[114]~input (
	.i(parallel_in[114]),
	.ibar(gnd),
	.o(\parallel_in[114]~input_o ));
// synopsys translate_off
defparam \parallel_in[114]~input .bus_hold = "false";
defparam \parallel_in[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N8
cycloneiv_io_ibuf \parallel_in[113]~input (
	.i(parallel_in[113]),
	.ibar(gnd),
	.o(\parallel_in[113]~input_o ));
// synopsys translate_off
defparam \parallel_in[113]~input .bus_hold = "false";
defparam \parallel_in[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N1
cycloneiv_io_ibuf \parallel_in[112]~input (
	.i(parallel_in[112]),
	.ibar(gnd),
	.o(\parallel_in[112]~input_o ));
// synopsys translate_off
defparam \parallel_in[112]~input .bus_hold = "false";
defparam \parallel_in[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N1
cycloneiv_io_ibuf \parallel_in[111]~input (
	.i(parallel_in[111]),
	.ibar(gnd),
	.o(\parallel_in[111]~input_o ));
// synopsys translate_off
defparam \parallel_in[111]~input .bus_hold = "false";
defparam \parallel_in[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y62_N8
cycloneiv_io_ibuf \parallel_in[110]~input (
	.i(parallel_in[110]),
	.ibar(gnd),
	.o(\parallel_in[110]~input_o ));
// synopsys translate_off
defparam \parallel_in[110]~input .bus_hold = "false";
defparam \parallel_in[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y68_N1
cycloneiv_io_ibuf \parallel_in[109]~input (
	.i(parallel_in[109]),
	.ibar(gnd),
	.o(\parallel_in[109]~input_o ));
// synopsys translate_off
defparam \parallel_in[109]~input .bus_hold = "false";
defparam \parallel_in[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N22
cycloneiv_io_ibuf \parallel_in[108]~input (
	.i(parallel_in[108]),
	.ibar(gnd),
	.o(\parallel_in[108]~input_o ));
// synopsys translate_off
defparam \parallel_in[108]~input .bus_hold = "false";
defparam \parallel_in[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N1
cycloneiv_io_ibuf \parallel_in[107]~input (
	.i(parallel_in[107]),
	.ibar(gnd),
	.o(\parallel_in[107]~input_o ));
// synopsys translate_off
defparam \parallel_in[107]~input .bus_hold = "false";
defparam \parallel_in[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N8
cycloneiv_io_ibuf \parallel_in[106]~input (
	.i(parallel_in[106]),
	.ibar(gnd),
	.o(\parallel_in[106]~input_o ));
// synopsys translate_off
defparam \parallel_in[106]~input .bus_hold = "false";
defparam \parallel_in[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N15
cycloneiv_io_ibuf \parallel_in[105]~input (
	.i(parallel_in[105]),
	.ibar(gnd),
	.o(\parallel_in[105]~input_o ));
// synopsys translate_off
defparam \parallel_in[105]~input .bus_hold = "false";
defparam \parallel_in[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N8
cycloneiv_io_ibuf \parallel_in[104]~input (
	.i(parallel_in[104]),
	.ibar(gnd),
	.o(\parallel_in[104]~input_o ));
// synopsys translate_off
defparam \parallel_in[104]~input .bus_hold = "false";
defparam \parallel_in[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y91_N8
cycloneiv_io_ibuf \parallel_in[103]~input (
	.i(parallel_in[103]),
	.ibar(gnd),
	.o(\parallel_in[103]~input_o ));
// synopsys translate_off
defparam \parallel_in[103]~input .bus_hold = "false";
defparam \parallel_in[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N1
cycloneiv_io_ibuf \parallel_in[102]~input (
	.i(parallel_in[102]),
	.ibar(gnd),
	.o(\parallel_in[102]~input_o ));
// synopsys translate_off
defparam \parallel_in[102]~input .bus_hold = "false";
defparam \parallel_in[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N8
cycloneiv_io_ibuf \parallel_in[101]~input (
	.i(parallel_in[101]),
	.ibar(gnd),
	.o(\parallel_in[101]~input_o ));
// synopsys translate_off
defparam \parallel_in[101]~input .bus_hold = "false";
defparam \parallel_in[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N1
cycloneiv_io_ibuf \parallel_in[100]~input (
	.i(parallel_in[100]),
	.ibar(gnd),
	.o(\parallel_in[100]~input_o ));
// synopsys translate_off
defparam \parallel_in[100]~input .bus_hold = "false";
defparam \parallel_in[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N22
cycloneiv_io_ibuf \parallel_in[99]~input (
	.i(parallel_in[99]),
	.ibar(gnd),
	.o(\parallel_in[99]~input_o ));
// synopsys translate_off
defparam \parallel_in[99]~input .bus_hold = "false";
defparam \parallel_in[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y91_N1
cycloneiv_io_ibuf \parallel_in[98]~input (
	.i(parallel_in[98]),
	.ibar(gnd),
	.o(\parallel_in[98]~input_o ));
// synopsys translate_off
defparam \parallel_in[98]~input .bus_hold = "false";
defparam \parallel_in[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N1
cycloneiv_io_ibuf \parallel_in[97]~input (
	.i(parallel_in[97]),
	.ibar(gnd),
	.o(\parallel_in[97]~input_o ));
// synopsys translate_off
defparam \parallel_in[97]~input .bus_hold = "false";
defparam \parallel_in[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y91_N1
cycloneiv_io_ibuf \parallel_in[96]~input (
	.i(parallel_in[96]),
	.ibar(gnd),
	.o(\parallel_in[96]~input_o ));
// synopsys translate_off
defparam \parallel_in[96]~input .bus_hold = "false";
defparam \parallel_in[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y91_N8
cycloneiv_io_ibuf \parallel_in[95]~input (
	.i(parallel_in[95]),
	.ibar(gnd),
	.o(\parallel_in[95]~input_o ));
// synopsys translate_off
defparam \parallel_in[95]~input .bus_hold = "false";
defparam \parallel_in[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N15
cycloneiv_io_ibuf \parallel_in[94]~input (
	.i(parallel_in[94]),
	.ibar(gnd),
	.o(\parallel_in[94]~input_o ));
// synopsys translate_off
defparam \parallel_in[94]~input .bus_hold = "false";
defparam \parallel_in[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N15
cycloneiv_io_ibuf \parallel_in[93]~input (
	.i(parallel_in[93]),
	.ibar(gnd),
	.o(\parallel_in[93]~input_o ));
// synopsys translate_off
defparam \parallel_in[93]~input .bus_hold = "false";
defparam \parallel_in[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N8
cycloneiv_io_ibuf \parallel_in[92]~input (
	.i(parallel_in[92]),
	.ibar(gnd),
	.o(\parallel_in[92]~input_o ));
// synopsys translate_off
defparam \parallel_in[92]~input .bus_hold = "false";
defparam \parallel_in[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N1
cycloneiv_io_ibuf \parallel_in[91]~input (
	.i(parallel_in[91]),
	.ibar(gnd),
	.o(\parallel_in[91]~input_o ));
// synopsys translate_off
defparam \parallel_in[91]~input .bus_hold = "false";
defparam \parallel_in[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N8
cycloneiv_io_ibuf \parallel_in[90]~input (
	.i(parallel_in[90]),
	.ibar(gnd),
	.o(\parallel_in[90]~input_o ));
// synopsys translate_off
defparam \parallel_in[90]~input .bus_hold = "false";
defparam \parallel_in[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N15
cycloneiv_io_ibuf \parallel_in[89]~input (
	.i(parallel_in[89]),
	.ibar(gnd),
	.o(\parallel_in[89]~input_o ));
// synopsys translate_off
defparam \parallel_in[89]~input .bus_hold = "false";
defparam \parallel_in[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X97_Y91_N8
cycloneiv_io_ibuf \parallel_in[88]~input (
	.i(parallel_in[88]),
	.ibar(gnd),
	.o(\parallel_in[88]~input_o ));
// synopsys translate_off
defparam \parallel_in[88]~input .bus_hold = "false";
defparam \parallel_in[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N8
cycloneiv_io_ibuf \parallel_in[87]~input (
	.i(parallel_in[87]),
	.ibar(gnd),
	.o(\parallel_in[87]~input_o ));
// synopsys translate_off
defparam \parallel_in[87]~input .bus_hold = "false";
defparam \parallel_in[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X104_Y91_N1
cycloneiv_io_ibuf \parallel_in[86]~input (
	.i(parallel_in[86]),
	.ibar(gnd),
	.o(\parallel_in[86]~input_o ));
// synopsys translate_off
defparam \parallel_in[86]~input .bus_hold = "false";
defparam \parallel_in[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N22
cycloneiv_io_ibuf \parallel_in[85]~input (
	.i(parallel_in[85]),
	.ibar(gnd),
	.o(\parallel_in[85]~input_o ));
// synopsys translate_off
defparam \parallel_in[85]~input .bus_hold = "false";
defparam \parallel_in[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N8
cycloneiv_io_ibuf \parallel_in[84]~input (
	.i(parallel_in[84]),
	.ibar(gnd),
	.o(\parallel_in[84]~input_o ));
// synopsys translate_off
defparam \parallel_in[84]~input .bus_hold = "false";
defparam \parallel_in[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N1
cycloneiv_io_ibuf \parallel_in[83]~input (
	.i(parallel_in[83]),
	.ibar(gnd),
	.o(\parallel_in[83]~input_o ));
// synopsys translate_off
defparam \parallel_in[83]~input .bus_hold = "false";
defparam \parallel_in[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N1
cycloneiv_io_ibuf \parallel_in[82]~input (
	.i(parallel_in[82]),
	.ibar(gnd),
	.o(\parallel_in[82]~input_o ));
// synopsys translate_off
defparam \parallel_in[82]~input .bus_hold = "false";
defparam \parallel_in[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X97_Y91_N1
cycloneiv_io_ibuf \parallel_in[81]~input (
	.i(parallel_in[81]),
	.ibar(gnd),
	.o(\parallel_in[81]~input_o ));
// synopsys translate_off
defparam \parallel_in[81]~input .bus_hold = "false";
defparam \parallel_in[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N22
cycloneiv_io_ibuf \parallel_in[80]~input (
	.i(parallel_in[80]),
	.ibar(gnd),
	.o(\parallel_in[80]~input_o ));
// synopsys translate_off
defparam \parallel_in[80]~input .bus_hold = "false";
defparam \parallel_in[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N15
cycloneiv_io_ibuf \parallel_in[79]~input (
	.i(parallel_in[79]),
	.ibar(gnd),
	.o(\parallel_in[79]~input_o ));
// synopsys translate_off
defparam \parallel_in[79]~input .bus_hold = "false";
defparam \parallel_in[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N15
cycloneiv_io_ibuf \parallel_in[78]~input (
	.i(parallel_in[78]),
	.ibar(gnd),
	.o(\parallel_in[78]~input_o ));
// synopsys translate_off
defparam \parallel_in[78]~input .bus_hold = "false";
defparam \parallel_in[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N1
cycloneiv_io_ibuf \parallel_in[77]~input (
	.i(parallel_in[77]),
	.ibar(gnd),
	.o(\parallel_in[77]~input_o ));
// synopsys translate_off
defparam \parallel_in[77]~input .bus_hold = "false";
defparam \parallel_in[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N8
cycloneiv_io_ibuf \parallel_in[76]~input (
	.i(parallel_in[76]),
	.ibar(gnd),
	.o(\parallel_in[76]~input_o ));
// synopsys translate_off
defparam \parallel_in[76]~input .bus_hold = "false";
defparam \parallel_in[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y91_N15
cycloneiv_io_ibuf \parallel_in[75]~input (
	.i(parallel_in[75]),
	.ibar(gnd),
	.o(\parallel_in[75]~input_o ));
// synopsys translate_off
defparam \parallel_in[75]~input .bus_hold = "false";
defparam \parallel_in[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y84_N8
cycloneiv_io_ibuf \parallel_in[74]~input (
	.i(parallel_in[74]),
	.ibar(gnd),
	.o(\parallel_in[74]~input_o ));
// synopsys translate_off
defparam \parallel_in[74]~input .bus_hold = "false";
defparam \parallel_in[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y81_N8
cycloneiv_io_ibuf \parallel_in[73]~input (
	.i(parallel_in[73]),
	.ibar(gnd),
	.o(\parallel_in[73]~input_o ));
// synopsys translate_off
defparam \parallel_in[73]~input .bus_hold = "false";
defparam \parallel_in[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N1
cycloneiv_io_ibuf \parallel_in[72]~input (
	.i(parallel_in[72]),
	.ibar(gnd),
	.o(\parallel_in[72]~input_o ));
// synopsys translate_off
defparam \parallel_in[72]~input .bus_hold = "false";
defparam \parallel_in[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y86_N1
cycloneiv_io_ibuf \parallel_in[71]~input (
	.i(parallel_in[71]),
	.ibar(gnd),
	.o(\parallel_in[71]~input_o ));
// synopsys translate_off
defparam \parallel_in[71]~input .bus_hold = "false";
defparam \parallel_in[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y83_N1
cycloneiv_io_ibuf \parallel_in[70]~input (
	.i(parallel_in[70]),
	.ibar(gnd),
	.o(\parallel_in[70]~input_o ));
// synopsys translate_off
defparam \parallel_in[70]~input .bus_hold = "false";
defparam \parallel_in[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N15
cycloneiv_io_ibuf \parallel_in[69]~input (
	.i(parallel_in[69]),
	.ibar(gnd),
	.o(\parallel_in[69]~input_o ));
// synopsys translate_off
defparam \parallel_in[69]~input .bus_hold = "false";
defparam \parallel_in[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y91_N1
cycloneiv_io_ibuf \parallel_in[68]~input (
	.i(parallel_in[68]),
	.ibar(gnd),
	.o(\parallel_in[68]~input_o ));
// synopsys translate_off
defparam \parallel_in[68]~input .bus_hold = "false";
defparam \parallel_in[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y86_N8
cycloneiv_io_ibuf \parallel_in[67]~input (
	.i(parallel_in[67]),
	.ibar(gnd),
	.o(\parallel_in[67]~input_o ));
// synopsys translate_off
defparam \parallel_in[67]~input .bus_hold = "false";
defparam \parallel_in[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y84_N1
cycloneiv_io_ibuf \parallel_in[66]~input (
	.i(parallel_in[66]),
	.ibar(gnd),
	.o(\parallel_in[66]~input_o ));
// synopsys translate_off
defparam \parallel_in[66]~input .bus_hold = "false";
defparam \parallel_in[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y83_N8
cycloneiv_io_ibuf \parallel_in[65]~input (
	.i(parallel_in[65]),
	.ibar(gnd),
	.o(\parallel_in[65]~input_o ));
// synopsys translate_off
defparam \parallel_in[65]~input .bus_hold = "false";
defparam \parallel_in[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y91_N8
cycloneiv_io_ibuf \parallel_in[64]~input (
	.i(parallel_in[64]),
	.ibar(gnd),
	.o(\parallel_in[64]~input_o ));
// synopsys translate_off
defparam \parallel_in[64]~input .bus_hold = "false";
defparam \parallel_in[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N22
cycloneiv_io_ibuf \parallel_in[63]~input (
	.i(parallel_in[63]),
	.ibar(gnd),
	.o(\parallel_in[63]~input_o ));
// synopsys translate_off
defparam \parallel_in[63]~input .bus_hold = "false";
defparam \parallel_in[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y91_N22
cycloneiv_io_ibuf \parallel_in[62]~input (
	.i(parallel_in[62]),
	.ibar(gnd),
	.o(\parallel_in[62]~input_o ));
// synopsys translate_off
defparam \parallel_in[62]~input .bus_hold = "false";
defparam \parallel_in[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N1
cycloneiv_io_ibuf \parallel_in[61]~input (
	.i(parallel_in[61]),
	.ibar(gnd),
	.o(\parallel_in[61]~input_o ));
// synopsys translate_off
defparam \parallel_in[61]~input .bus_hold = "false";
defparam \parallel_in[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N1
cycloneiv_io_ibuf \parallel_in[60]~input (
	.i(parallel_in[60]),
	.ibar(gnd),
	.o(\parallel_in[60]~input_o ));
// synopsys translate_off
defparam \parallel_in[60]~input .bus_hold = "false";
defparam \parallel_in[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N1
cycloneiv_io_ibuf \parallel_in[59]~input (
	.i(parallel_in[59]),
	.ibar(gnd),
	.o(\parallel_in[59]~input_o ));
// synopsys translate_off
defparam \parallel_in[59]~input .bus_hold = "false";
defparam \parallel_in[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N8
cycloneiv_io_ibuf \parallel_in[58]~input (
	.i(parallel_in[58]),
	.ibar(gnd),
	.o(\parallel_in[58]~input_o ));
// synopsys translate_off
defparam \parallel_in[58]~input .bus_hold = "false";
defparam \parallel_in[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N15
cycloneiv_io_ibuf \parallel_in[57]~input (
	.i(parallel_in[57]),
	.ibar(gnd),
	.o(\parallel_in[57]~input_o ));
// synopsys translate_off
defparam \parallel_in[57]~input .bus_hold = "false";
defparam \parallel_in[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N8
cycloneiv_io_ibuf \parallel_in[56]~input (
	.i(parallel_in[56]),
	.ibar(gnd),
	.o(\parallel_in[56]~input_o ));
// synopsys translate_off
defparam \parallel_in[56]~input .bus_hold = "false";
defparam \parallel_in[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N8
cycloneiv_io_ibuf \parallel_in[55]~input (
	.i(parallel_in[55]),
	.ibar(gnd),
	.o(\parallel_in[55]~input_o ));
// synopsys translate_off
defparam \parallel_in[55]~input .bus_hold = "false";
defparam \parallel_in[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N15
cycloneiv_io_ibuf \parallel_in[54]~input (
	.i(parallel_in[54]),
	.ibar(gnd),
	.o(\parallel_in[54]~input_o ));
// synopsys translate_off
defparam \parallel_in[54]~input .bus_hold = "false";
defparam \parallel_in[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N15
cycloneiv_io_ibuf \parallel_in[53]~input (
	.i(parallel_in[53]),
	.ibar(gnd),
	.o(\parallel_in[53]~input_o ));
// synopsys translate_off
defparam \parallel_in[53]~input .bus_hold = "false";
defparam \parallel_in[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N1
cycloneiv_io_ibuf \parallel_in[52]~input (
	.i(parallel_in[52]),
	.ibar(gnd),
	.o(\parallel_in[52]~input_o ));
// synopsys translate_off
defparam \parallel_in[52]~input .bus_hold = "false";
defparam \parallel_in[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N22
cycloneiv_io_ibuf \parallel_in[51]~input (
	.i(parallel_in[51]),
	.ibar(gnd),
	.o(\parallel_in[51]~input_o ));
// synopsys translate_off
defparam \parallel_in[51]~input .bus_hold = "false";
defparam \parallel_in[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y91_N1
cycloneiv_io_ibuf \parallel_in[50]~input (
	.i(parallel_in[50]),
	.ibar(gnd),
	.o(\parallel_in[50]~input_o ));
// synopsys translate_off
defparam \parallel_in[50]~input .bus_hold = "false";
defparam \parallel_in[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y91_N8
cycloneiv_io_ibuf \parallel_in[49]~input (
	.i(parallel_in[49]),
	.ibar(gnd),
	.o(\parallel_in[49]~input_o ));
// synopsys translate_off
defparam \parallel_in[49]~input .bus_hold = "false";
defparam \parallel_in[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N22
cycloneiv_io_ibuf \parallel_in[48]~input (
	.i(parallel_in[48]),
	.ibar(gnd),
	.o(\parallel_in[48]~input_o ));
// synopsys translate_off
defparam \parallel_in[48]~input .bus_hold = "false";
defparam \parallel_in[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N8
cycloneiv_io_ibuf \parallel_in[47]~input (
	.i(parallel_in[47]),
	.ibar(gnd),
	.o(\parallel_in[47]~input_o ));
// synopsys translate_off
defparam \parallel_in[47]~input .bus_hold = "false";
defparam \parallel_in[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N1
cycloneiv_io_ibuf \parallel_in[46]~input (
	.i(parallel_in[46]),
	.ibar(gnd),
	.o(\parallel_in[46]~input_o ));
// synopsys translate_off
defparam \parallel_in[46]~input .bus_hold = "false";
defparam \parallel_in[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N22
cycloneiv_io_ibuf \parallel_in[45]~input (
	.i(parallel_in[45]),
	.ibar(gnd),
	.o(\parallel_in[45]~input_o ));
// synopsys translate_off
defparam \parallel_in[45]~input .bus_hold = "false";
defparam \parallel_in[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N22
cycloneiv_io_ibuf \parallel_in[44]~input (
	.i(parallel_in[44]),
	.ibar(gnd),
	.o(\parallel_in[44]~input_o ));
// synopsys translate_off
defparam \parallel_in[44]~input .bus_hold = "false";
defparam \parallel_in[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y91_N8
cycloneiv_io_ibuf \parallel_in[43]~input (
	.i(parallel_in[43]),
	.ibar(gnd),
	.o(\parallel_in[43]~input_o ));
// synopsys translate_off
defparam \parallel_in[43]~input .bus_hold = "false";
defparam \parallel_in[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N22
cycloneiv_io_ibuf \parallel_in[42]~input (
	.i(parallel_in[42]),
	.ibar(gnd),
	.o(\parallel_in[42]~input_o ));
// synopsys translate_off
defparam \parallel_in[42]~input .bus_hold = "false";
defparam \parallel_in[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y91_N1
cycloneiv_io_ibuf \parallel_in[41]~input (
	.i(parallel_in[41]),
	.ibar(gnd),
	.o(\parallel_in[41]~input_o ));
// synopsys translate_off
defparam \parallel_in[41]~input .bus_hold = "false";
defparam \parallel_in[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N15
cycloneiv_io_ibuf \parallel_in[40]~input (
	.i(parallel_in[40]),
	.ibar(gnd),
	.o(\parallel_in[40]~input_o ));
// synopsys translate_off
defparam \parallel_in[40]~input .bus_hold = "false";
defparam \parallel_in[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N15
cycloneiv_io_ibuf \parallel_in[39]~input (
	.i(parallel_in[39]),
	.ibar(gnd),
	.o(\parallel_in[39]~input_o ));
// synopsys translate_off
defparam \parallel_in[39]~input .bus_hold = "false";
defparam \parallel_in[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N1
cycloneiv_io_ibuf \parallel_in[38]~input (
	.i(parallel_in[38]),
	.ibar(gnd),
	.o(\parallel_in[38]~input_o ));
// synopsys translate_off
defparam \parallel_in[38]~input .bus_hold = "false";
defparam \parallel_in[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y91_N15
cycloneiv_io_ibuf \parallel_in[37]~input (
	.i(parallel_in[37]),
	.ibar(gnd),
	.o(\parallel_in[37]~input_o ));
// synopsys translate_off
defparam \parallel_in[37]~input .bus_hold = "false";
defparam \parallel_in[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N8
cycloneiv_io_ibuf \parallel_in[36]~input (
	.i(parallel_in[36]),
	.ibar(gnd),
	.o(\parallel_in[36]~input_o ));
// synopsys translate_off
defparam \parallel_in[36]~input .bus_hold = "false";
defparam \parallel_in[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N8
cycloneiv_io_ibuf \parallel_in[35]~input (
	.i(parallel_in[35]),
	.ibar(gnd),
	.o(\parallel_in[35]~input_o ));
// synopsys translate_off
defparam \parallel_in[35]~input .bus_hold = "false";
defparam \parallel_in[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N1
cycloneiv_io_ibuf \parallel_in[34]~input (
	.i(parallel_in[34]),
	.ibar(gnd),
	.o(\parallel_in[34]~input_o ));
// synopsys translate_off
defparam \parallel_in[34]~input .bus_hold = "false";
defparam \parallel_in[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N8
cycloneiv_io_ibuf \parallel_in[33]~input (
	.i(parallel_in[33]),
	.ibar(gnd),
	.o(\parallel_in[33]~input_o ));
// synopsys translate_off
defparam \parallel_in[33]~input .bus_hold = "false";
defparam \parallel_in[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N15
cycloneiv_io_ibuf \parallel_in[32]~input (
	.i(parallel_in[32]),
	.ibar(gnd),
	.o(\parallel_in[32]~input_o ));
// synopsys translate_off
defparam \parallel_in[32]~input .bus_hold = "false";
defparam \parallel_in[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N22
cycloneiv_io_ibuf \parallel_in[31]~input (
	.i(parallel_in[31]),
	.ibar(gnd),
	.o(\parallel_in[31]~input_o ));
// synopsys translate_off
defparam \parallel_in[31]~input .bus_hold = "false";
defparam \parallel_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N1
cycloneiv_io_ibuf \parallel_in[30]~input (
	.i(parallel_in[30]),
	.ibar(gnd),
	.o(\parallel_in[30]~input_o ));
// synopsys translate_off
defparam \parallel_in[30]~input .bus_hold = "false";
defparam \parallel_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y81_N1
cycloneiv_io_ibuf \parallel_in[29]~input (
	.i(parallel_in[29]),
	.ibar(gnd),
	.o(\parallel_in[29]~input_o ));
// synopsys translate_off
defparam \parallel_in[29]~input .bus_hold = "false";
defparam \parallel_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y74_N8
cycloneiv_io_ibuf \parallel_in[28]~input (
	.i(parallel_in[28]),
	.ibar(gnd),
	.o(\parallel_in[28]~input_o ));
// synopsys translate_off
defparam \parallel_in[28]~input .bus_hold = "false";
defparam \parallel_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N8
cycloneiv_io_ibuf \parallel_in[27]~input (
	.i(parallel_in[27]),
	.ibar(gnd),
	.o(\parallel_in[27]~input_o ));
// synopsys translate_off
defparam \parallel_in[27]~input .bus_hold = "false";
defparam \parallel_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y80_N1
cycloneiv_io_ibuf \parallel_in[26]~input (
	.i(parallel_in[26]),
	.ibar(gnd),
	.o(\parallel_in[26]~input_o ));
// synopsys translate_off
defparam \parallel_in[26]~input .bus_hold = "false";
defparam \parallel_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N8
cycloneiv_io_ibuf \parallel_in[25]~input (
	.i(parallel_in[25]),
	.ibar(gnd),
	.o(\parallel_in[25]~input_o ));
// synopsys translate_off
defparam \parallel_in[25]~input .bus_hold = "false";
defparam \parallel_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y76_N8
cycloneiv_io_ibuf \parallel_in[24]~input (
	.i(parallel_in[24]),
	.ibar(gnd),
	.o(\parallel_in[24]~input_o ));
// synopsys translate_off
defparam \parallel_in[24]~input .bus_hold = "false";
defparam \parallel_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N1
cycloneiv_io_ibuf \parallel_in[23]~input (
	.i(parallel_in[23]),
	.ibar(gnd),
	.o(\parallel_in[23]~input_o ));
// synopsys translate_off
defparam \parallel_in[23]~input .bus_hold = "false";
defparam \parallel_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y78_N1
cycloneiv_io_ibuf \parallel_in[22]~input (
	.i(parallel_in[22]),
	.ibar(gnd),
	.o(\parallel_in[22]~input_o ));
// synopsys translate_off
defparam \parallel_in[22]~input .bus_hold = "false";
defparam \parallel_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y80_N8
cycloneiv_io_ibuf \parallel_in[21]~input (
	.i(parallel_in[21]),
	.ibar(gnd),
	.o(\parallel_in[21]~input_o ));
// synopsys translate_off
defparam \parallel_in[21]~input .bus_hold = "false";
defparam \parallel_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y74_N1
cycloneiv_io_ibuf \parallel_in[20]~input (
	.i(parallel_in[20]),
	.ibar(gnd),
	.o(\parallel_in[20]~input_o ));
// synopsys translate_off
defparam \parallel_in[20]~input .bus_hold = "false";
defparam \parallel_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y76_N1
cycloneiv_io_ibuf \parallel_in[19]~input (
	.i(parallel_in[19]),
	.ibar(gnd),
	.o(\parallel_in[19]~input_o ));
// synopsys translate_off
defparam \parallel_in[19]~input .bus_hold = "false";
defparam \parallel_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y77_N1
cycloneiv_io_ibuf \parallel_in[18]~input (
	.i(parallel_in[18]),
	.ibar(gnd),
	.o(\parallel_in[18]~input_o ));
// synopsys translate_off
defparam \parallel_in[18]~input .bus_hold = "false";
defparam \parallel_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N8
cycloneiv_io_ibuf \parallel_in[17]~input (
	.i(parallel_in[17]),
	.ibar(gnd),
	.o(\parallel_in[17]~input_o ));
// synopsys translate_off
defparam \parallel_in[17]~input .bus_hold = "false";
defparam \parallel_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y77_N8
cycloneiv_io_ibuf \parallel_in[16]~input (
	.i(parallel_in[16]),
	.ibar(gnd),
	.o(\parallel_in[16]~input_o ));
// synopsys translate_off
defparam \parallel_in[16]~input .bus_hold = "false";
defparam \parallel_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N1
cycloneiv_io_ibuf \parallel_in[15]~input (
	.i(parallel_in[15]),
	.ibar(gnd),
	.o(\parallel_in[15]~input_o ));
// synopsys translate_off
defparam \parallel_in[15]~input .bus_hold = "false";
defparam \parallel_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N8
cycloneiv_io_ibuf \parallel_in[14]~input (
	.i(parallel_in[14]),
	.ibar(gnd),
	.o(\parallel_in[14]~input_o ));
// synopsys translate_off
defparam \parallel_in[14]~input .bus_hold = "false";
defparam \parallel_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X104_Y91_N8
cycloneiv_io_ibuf \parallel_in[13]~input (
	.i(parallel_in[13]),
	.ibar(gnd),
	.o(\parallel_in[13]~input_o ));
// synopsys translate_off
defparam \parallel_in[13]~input .bus_hold = "false";
defparam \parallel_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N8
cycloneiv_io_ibuf \parallel_in[12]~input (
	.i(parallel_in[12]),
	.ibar(gnd),
	.o(\parallel_in[12]~input_o ));
// synopsys translate_off
defparam \parallel_in[12]~input .bus_hold = "false";
defparam \parallel_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N22
cycloneiv_io_ibuf \parallel_in[11]~input (
	.i(parallel_in[11]),
	.ibar(gnd),
	.o(\parallel_in[11]~input_o ));
// synopsys translate_off
defparam \parallel_in[11]~input .bus_hold = "false";
defparam \parallel_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N1
cycloneiv_io_ibuf \parallel_in[10]~input (
	.i(parallel_in[10]),
	.ibar(gnd),
	.o(\parallel_in[10]~input_o ));
// synopsys translate_off
defparam \parallel_in[10]~input .bus_hold = "false";
defparam \parallel_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N15
cycloneiv_io_ibuf \parallel_in[9]~input (
	.i(parallel_in[9]),
	.ibar(gnd),
	.o(\parallel_in[9]~input_o ));
// synopsys translate_off
defparam \parallel_in[9]~input .bus_hold = "false";
defparam \parallel_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N1
cycloneiv_io_ibuf \parallel_in[8]~input (
	.i(parallel_in[8]),
	.ibar(gnd),
	.o(\parallel_in[8]~input_o ));
// synopsys translate_off
defparam \parallel_in[8]~input .bus_hold = "false";
defparam \parallel_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y91_N1
cycloneiv_io_ibuf \parallel_in[7]~input (
	.i(parallel_in[7]),
	.ibar(gnd),
	.o(\parallel_in[7]~input_o ));
// synopsys translate_off
defparam \parallel_in[7]~input .bus_hold = "false";
defparam \parallel_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y91_N8
cycloneiv_io_ibuf \parallel_in[6]~input (
	.i(parallel_in[6]),
	.ibar(gnd),
	.o(\parallel_in[6]~input_o ));
// synopsys translate_off
defparam \parallel_in[6]~input .bus_hold = "false";
defparam \parallel_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N15
cycloneiv_io_ibuf \parallel_in[5]~input (
	.i(parallel_in[5]),
	.ibar(gnd),
	.o(\parallel_in[5]~input_o ));
// synopsys translate_off
defparam \parallel_in[5]~input .bus_hold = "false";
defparam \parallel_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N8
cycloneiv_io_ibuf \parallel_in[4]~input (
	.i(parallel_in[4]),
	.ibar(gnd),
	.o(\parallel_in[4]~input_o ));
// synopsys translate_off
defparam \parallel_in[4]~input .bus_hold = "false";
defparam \parallel_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N15
cycloneiv_io_ibuf \parallel_in[3]~input (
	.i(parallel_in[3]),
	.ibar(gnd),
	.o(\parallel_in[3]~input_o ));
// synopsys translate_off
defparam \parallel_in[3]~input .bus_hold = "false";
defparam \parallel_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N8
cycloneiv_io_ibuf \parallel_in[2]~input (
	.i(parallel_in[2]),
	.ibar(gnd),
	.o(\parallel_in[2]~input_o ));
// synopsys translate_off
defparam \parallel_in[2]~input .bus_hold = "false";
defparam \parallel_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N1
cycloneiv_io_ibuf \parallel_in[1]~input (
	.i(parallel_in[1]),
	.ibar(gnd),
	.o(\parallel_in[1]~input_o ));
// synopsys translate_off
defparam \parallel_in[1]~input .bus_hold = "false";
defparam \parallel_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N22
cycloneiv_io_ibuf \parallel_in[0]~input (
	.i(parallel_in[0]),
	.ibar(gnd),
	.o(\parallel_in[0]~input_o ));
// synopsys translate_off
defparam \parallel_in[0]~input .bus_hold = "false";
defparam \parallel_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \locked~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_locked ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(locked),
	.obar());
// synopsys translate_off
defparam \locked~output .bus_hold = "false";
defparam \locked~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N23
cycloneiv_io_obuf \Y~output (
	.i(\inst2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Y),
	.obar());
// synopsys translate_off
defparam \Y~output .bus_hold = "false";
defparam \Y~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneiv_io_obuf \CERO~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CERO_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CERO),
	.obar());
// synopsys translate_off
defparam \CERO~output .bus_hold = "false";
defparam \CERO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N16
cycloneiv_io_obuf \UNO~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UNO),
	.obar());
// synopsys translate_off
defparam \UNO~output .bus_hold = "false";
defparam \UNO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N2
cycloneiv_io_obuf \pulso_384~output (
	.i(\inst12|activo~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pulso_384),
	.obar());
// synopsys translate_off
defparam \pulso_384~output .bus_hold = "false";
defparam \pulso_384~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N2
cycloneiv_io_obuf \Q~output (
	.i(\inst7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Q),
	.obar());
// synopsys translate_off
defparam \Q~output .bus_hold = "false";
defparam \Q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneiv_io_obuf \so~output (
	.i(\inst1|shift_reg [383]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(so),
	.obar());
// synopsys translate_off
defparam \so~output .bus_hold = "false";
defparam \so~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneiv_io_ibuf \areset~input (
	.i(areset),
	.ibar(gnd),
	.o(\areset~input_o ));
// synopsys translate_off
defparam \areset~input .bus_hold = "false";
defparam \areset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneiv_io_ibuf \inclk0~input (
	.i(inclk0),
	.ibar(gnd),
	.o(\inclk0~input_o ));
// synopsys translate_off
defparam \inclk0~input .bus_hold = "false";
defparam \inclk0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneiv_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(\areset~input_o ),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\inclk0~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.icdrclk(),
	.fref(),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 120;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 255;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 240;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 135;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 125;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 32;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 125;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 64;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .dpa_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .dpa_divider = 1;
defparam \inst|altpll_component|auto_generated|pll1 .dpa_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .feedback_external_loop_divider = "false";
defparam \inst|altpll_component|auto_generated|pll1 .feedback_source = -1;
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst|altpll_component|auto_generated|pll1 .m = 6;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 7784;
defparam \inst|altpll_component|auto_generated|pll1 .pll_type = "mpll";
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1250;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1250;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 416;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N14
cycloneiv_lcell_comb \inst12|count[0]~9 (
// Equation(s):
// \inst12|count[0]~9_combout  = \inst12|count [0] $ (VCC)
// \inst12|count[0]~10  = CARRY(\inst12|count [0])

	.dataa(gnd),
	.datab(\inst12|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|count[0]~9_combout ),
	.cout(\inst12|count[0]~10 ));
// synopsys translate_off
defparam \inst12|count[0]~9 .lut_mask = 16'h33CC;
defparam \inst12|count[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N28
cycloneiv_lcell_comb \inst12|count[7]~24 (
// Equation(s):
// \inst12|count[7]~24_combout  = (\inst12|count [7] & (!\inst12|count[6]~23 )) # (!\inst12|count [7] & ((\inst12|count[6]~23 ) # (GND)))
// \inst12|count[7]~25  = CARRY((!\inst12|count[6]~23 ) # (!\inst12|count [7]))

	.dataa(gnd),
	.datab(\inst12|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|count[6]~23 ),
	.combout(\inst12|count[7]~24_combout ),
	.cout(\inst12|count[7]~25 ));
// synopsys translate_off
defparam \inst12|count[7]~24 .lut_mask = 16'h3C3F;
defparam \inst12|count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N30
cycloneiv_lcell_comb \inst12|count[8]~26 (
// Equation(s):
// \inst12|count[8]~26_combout  = \inst12|count [8] $ (!\inst12|count[7]~25 )

	.dataa(\inst12|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|count[7]~25 ),
	.combout(\inst12|count[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|count[8]~26 .lut_mask = 16'hA5A5;
defparam \inst12|count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y1_N31
dffeas \inst12|count[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst12|activo~q ),
	.sload(gnd),
	.ena(\inst12|count[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|count[8] .is_wysiwyg = "true";
defparam \inst12|count[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y54_N1
cycloneiv_io_ibuf \load~input (
	.i(load),
	.ibar(gnd),
	.o(\load~input_o ));
// synopsys translate_off
defparam \load~input .bus_hold = "false";
defparam \load~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N2
cycloneiv_lcell_comb \inst12|count[8]~11 (
// Equation(s):
// \inst12|count[8]~11_combout  = (\inst12|activo~q  & ((\inst12|LessThan0~2_combout ) # ((!\inst12|count [8])))) # (!\inst12|activo~q  & (((\load~input_o ))))

	.dataa(\inst12|activo~q ),
	.datab(\inst12|LessThan0~2_combout ),
	.datac(\inst12|count [8]),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst12|count[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|count[8]~11 .lut_mask = 16'hDF8A;
defparam \inst12|count[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y1_N15
dffeas \inst12|count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|count[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst12|activo~q ),
	.sload(gnd),
	.ena(\inst12|count[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|count[0] .is_wysiwyg = "true";
defparam \inst12|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N18
cycloneiv_lcell_comb \inst12|count[2]~14 (
// Equation(s):
// \inst12|count[2]~14_combout  = (\inst12|count [2] & (\inst12|count[1]~13  $ (GND))) # (!\inst12|count [2] & (!\inst12|count[1]~13  & VCC))
// \inst12|count[2]~15  = CARRY((\inst12|count [2] & !\inst12|count[1]~13 ))

	.dataa(gnd),
	.datab(\inst12|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|count[1]~13 ),
	.combout(\inst12|count[2]~14_combout ),
	.cout(\inst12|count[2]~15 ));
// synopsys translate_off
defparam \inst12|count[2]~14 .lut_mask = 16'hC30C;
defparam \inst12|count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y1_N19
dffeas \inst12|count[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst12|activo~q ),
	.sload(gnd),
	.ena(\inst12|count[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|count[2] .is_wysiwyg = "true";
defparam \inst12|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N20
cycloneiv_lcell_comb \inst12|count[3]~16 (
// Equation(s):
// \inst12|count[3]~16_combout  = (\inst12|count [3] & (!\inst12|count[2]~15 )) # (!\inst12|count [3] & ((\inst12|count[2]~15 ) # (GND)))
// \inst12|count[3]~17  = CARRY((!\inst12|count[2]~15 ) # (!\inst12|count [3]))

	.dataa(gnd),
	.datab(\inst12|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|count[2]~15 ),
	.combout(\inst12|count[3]~16_combout ),
	.cout(\inst12|count[3]~17 ));
// synopsys translate_off
defparam \inst12|count[3]~16 .lut_mask = 16'h3C3F;
defparam \inst12|count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y1_N21
dffeas \inst12|count[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst12|activo~q ),
	.sload(gnd),
	.ena(\inst12|count[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|count[3] .is_wysiwyg = "true";
defparam \inst12|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N22
cycloneiv_lcell_comb \inst12|count[4]~18 (
// Equation(s):
// \inst12|count[4]~18_combout  = (\inst12|count [4] & (\inst12|count[3]~17  $ (GND))) # (!\inst12|count [4] & (!\inst12|count[3]~17  & VCC))
// \inst12|count[4]~19  = CARRY((\inst12|count [4] & !\inst12|count[3]~17 ))

	.dataa(\inst12|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|count[3]~17 ),
	.combout(\inst12|count[4]~18_combout ),
	.cout(\inst12|count[4]~19 ));
// synopsys translate_off
defparam \inst12|count[4]~18 .lut_mask = 16'hA50A;
defparam \inst12|count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N24
cycloneiv_lcell_comb \inst12|count[5]~20 (
// Equation(s):
// \inst12|count[5]~20_combout  = (\inst12|count [5] & (!\inst12|count[4]~19 )) # (!\inst12|count [5] & ((\inst12|count[4]~19 ) # (GND)))
// \inst12|count[5]~21  = CARRY((!\inst12|count[4]~19 ) # (!\inst12|count [5]))

	.dataa(gnd),
	.datab(\inst12|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|count[4]~19 ),
	.combout(\inst12|count[5]~20_combout ),
	.cout(\inst12|count[5]~21 ));
// synopsys translate_off
defparam \inst12|count[5]~20 .lut_mask = 16'h3C3F;
defparam \inst12|count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y1_N25
dffeas \inst12|count[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst12|activo~q ),
	.sload(gnd),
	.ena(\inst12|count[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|count[5] .is_wysiwyg = "true";
defparam \inst12|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y1_N29
dffeas \inst12|count[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst12|activo~q ),
	.sload(gnd),
	.ena(\inst12|count[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|count[7] .is_wysiwyg = "true";
defparam \inst12|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y1_N23
dffeas \inst12|count[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst12|activo~q ),
	.sload(gnd),
	.ena(\inst12|count[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|count[4] .is_wysiwyg = "true";
defparam \inst12|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N6
cycloneiv_lcell_comb \inst12|LessThan0~1 (
// Equation(s):
// \inst12|LessThan0~1_combout  = ((!\inst12|count [5]) # (!\inst12|count [4])) # (!\inst12|count [6])

	.dataa(\inst12|count [6]),
	.datab(gnd),
	.datac(\inst12|count [4]),
	.datad(\inst12|count [5]),
	.cin(gnd),
	.combout(\inst12|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~1 .lut_mask = 16'h5FFF;
defparam \inst12|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N0
cycloneiv_lcell_comb \inst12|LessThan0~2 (
// Equation(s):
// \inst12|LessThan0~2_combout  = (!\inst12|count [7] & ((\inst12|LessThan0~0_combout ) # (\inst12|LessThan0~1_combout )))

	.dataa(\inst12|LessThan0~0_combout ),
	.datab(\inst12|count [7]),
	.datac(gnd),
	.datad(\inst12|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst12|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~2 .lut_mask = 16'h3322;
defparam \inst12|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N8
cycloneiv_lcell_comb \inst12|pulso~0 (
// Equation(s):
// \inst12|pulso~0_combout  = (\inst12|activo~q  & (((\inst12|LessThan0~2_combout )) # (!\inst12|count [8]))) # (!\inst12|activo~q  & (((\load~input_o ))))

	.dataa(\inst12|count [8]),
	.datab(\inst12|LessThan0~2_combout ),
	.datac(\inst12|activo~q ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\inst12|pulso~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|pulso~0 .lut_mask = 16'hDFD0;
defparam \inst12|pulso~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y1_N9
dffeas \inst12|activo (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst12|pulso~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|activo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|activo .is_wysiwyg = "true";
defparam \inst12|activo .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N1
cycloneiv_io_ibuf \parallel_in[383]~input (
	.i(parallel_in[383]),
	.ibar(gnd),
	.o(\parallel_in[383]~input_o ));
// synopsys translate_off
defparam \parallel_in[383]~input .bus_hold = "false";
defparam \parallel_in[383]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N28
cycloneiv_lcell_comb \inst1|shift_reg~0 (
// Equation(s):
// \inst1|shift_reg~0_combout  = (\load~input_o  & ((\parallel_in[383]~input_o ))) # (!\load~input_o  & (\inst1|shift_reg [382]))

	.dataa(\inst1|shift_reg [382]),
	.datab(\load~input_o ),
	.datac(gnd),
	.datad(\parallel_in[383]~input_o ),
	.cin(gnd),
	.combout(\inst1|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|shift_reg~0 .lut_mask = 16'hEE22;
defparam \inst1|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N29
dffeas \inst1|shift_reg[383] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|shift_reg [383]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|shift_reg[383] .is_wysiwyg = "true";
defparam \inst1|shift_reg[383] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y1_N23
dffeas inst7(
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|shift_reg [383]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst7.is_wysiwyg = "true";
defparam inst7.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N22
cycloneiv_lcell_comb \inst2~0 (
// Equation(s):
// \inst2~0_combout  = (\inst|altpll_component|auto_generated|wire_pll1_locked  & ((\inst7~q  & (GLOBAL(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ))) # (!\inst7~q  & 
// ((GLOBAL(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ))))))

	.dataa(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.datab(\inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\inst7~q ),
	.datad(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2~0 .lut_mask = 16'h8C80;
defparam \inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N10
cycloneiv_lcell_comb \inst2~1 (
// Equation(s):
// \inst2~1_combout  = (\inst12|activo~q  & \inst2~0_combout )

	.dataa(\inst12|activo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2~0_combout ),
	.cin(gnd),
	.combout(\inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2~1 .lut_mask = 16'hAA00;
defparam \inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneiv_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CERO (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CERO_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CERO .clock_type = "external clock output";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CERO .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

endmodule
