#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Nov  6 13:41:22 2015
# Process ID: 25043
# Log file: /home/drra/beryl/beryl.srcs/sources_1/imports/test/vivado.log
# Journal file: /home/drra/beryl/beryl.srcs/sources_1/imports/test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/drra/beryl/beryl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/ip'.
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203339417A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203339417A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203339417A
set_property PROGRAM.FILE {/home/drra/beryl/beryl.runs/impl_1/system.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/drra/beryl/beryl.runs/impl_1/system.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5979.012 ; gain = 0.000 ; free physical = 2249 ; free virtual = 16335
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.mif'
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decompile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decompile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_barrel_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_coprocessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/sim/blk_mem_gen_bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_bootrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto a06fa145c4ed449baa8a1e7c8a5f8e99 --debug typical --relax --mt 8 --include ../../../beryl.srcs/sources_1/imports/amber25 --include ../../../beryl.srcs/sources_1/imports/system --include ../../../beryl.srcs/sources_1/imports/tb -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.generic_sram_line_en(DATA_WIDTH=...
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.a25_icache_default
Compiling module xil_defaultlib.a25_fetch
Compiling module xil_defaultlib.a25_decompile_2
Compiling module xil_defaultlib.a25_decode
Compiling module xil_defaultlib.a25_shifter_default
Compiling module xil_defaultlib.a25_shifter(FULL_BARREL=0)
Compiling module xil_defaultlib.a25_barrel_shift
Compiling module xil_defaultlib.a25_alu
Compiling module xil_defaultlib.a25_multiply
Compiling module xil_defaultlib.a25_register_bank
Compiling module xil_defaultlib.a25_execute
Compiling module xil_defaultlib.a25_dcache_default
Compiling module xil_defaultlib.a25_mem
Compiling module xil_defaultlib.a25_write_back
Compiling module xil_defaultlib.a25_wishbone_buf
Compiling module xil_defaultlib.a25_wishbone
Compiling module xil_defaultlib.a25_coprocessor
Compiling module xil_defaultlib.a25_core
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_bootrom
Compiling module xil_defaultlib.uart(WB_DWIDTH=128,WB_SWIDTH=16)
Compiling module xil_defaultlib.test_module(WB_DWIDTH=128,WB_SWI...
Compiling module xil_defaultlib.timer_module(WB_DWIDTH=128,WB_SW...
Compiling module xil_defaultlib.interrupt_controller(WB_DWIDTH=1...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.wishbone_arbiter(WB_DWIDTH=128,W...
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov  6 14:03:01 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  6 14:03:01 2015...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 5989.016 ; gain = 5.000 ; free physical = 2179 ; free virtual = 16298
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6039.207 ; gain = 55.191 ; free physical = 2166 ; free virtual = 16287
add_wave {{/tb/u_system/u_amber/u_fetch/i_iaddress}} {{/tb/u_system/u_amber/u_fetch/i_iaddress_valid}} {{/tb/u_system/u_amber/u_fetch/i_iaddress_nxt}} {{/tb/u_system/u_amber/u_fetch/o_fetch_instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 

FATAL ERROR in tb.u_system.u_amber.u_decode @ tick        4
Instruction with x's =xxxxxxxx

----------------------------------------------------------------------------
Amber Core
         User         FIRQ         IRQ        > SVC
r0       0xdeadbeef
r1       0xdeadbeef
r2       0xdeadbeef
r3       0xdeadbeef
r4       0xdeadbeef
r5       0xdeadbeef
r6       0xdeadbeef
r7       0xdeadbeef
r8       0xdeadbeef   0xdeadbeef 
r9       0xdeadbeef   0xdeadbeef 
r10      0xdeadbeef   0xdeadbeef 
r11      0xdeadbeef   0xdeadbeef 
r12      0xdeadbeef   0xdeadbeef 
r13      0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r14 (lr) 0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r15 (pc) 0x00000004

Status Bits: N=0, Z=0, C=0, V=0, IRQ Mask 1, FIRQ Mask 1, Mode = Supervisor    
----------------------------------------------------------------------------

++++++++++++++++++++
Failed add
++++++++++++++++++++
$finish called at time : 2327500 ps : File "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" Line 520
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.mif'
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decompile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decompile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_barrel_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_coprocessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/sim/blk_mem_gen_bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_bootrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto a06fa145c4ed449baa8a1e7c8a5f8e99 --debug typical --relax --mt 8 --include ../../../beryl.srcs/sources_1/imports/amber25 --include ../../../beryl.srcs/sources_1/imports/system --include ../../../beryl.srcs/sources_1/imports/tb -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.generic_sram_line_en(DATA_WIDTH=...
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.a25_icache_default
Compiling module xil_defaultlib.a25_fetch
Compiling module xil_defaultlib.a25_decompile_2
Compiling module xil_defaultlib.a25_decode
Compiling module xil_defaultlib.a25_shifter_default
Compiling module xil_defaultlib.a25_shifter(FULL_BARREL=0)
Compiling module xil_defaultlib.a25_barrel_shift
Compiling module xil_defaultlib.a25_alu
Compiling module xil_defaultlib.a25_multiply
Compiling module xil_defaultlib.a25_register_bank
Compiling module xil_defaultlib.a25_execute
Compiling module xil_defaultlib.a25_dcache_default
Compiling module xil_defaultlib.a25_mem
Compiling module xil_defaultlib.a25_write_back
Compiling module xil_defaultlib.a25_wishbone_buf
Compiling module xil_defaultlib.a25_wishbone
Compiling module xil_defaultlib.a25_coprocessor
Compiling module xil_defaultlib.a25_core
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_bootrom
Compiling module xil_defaultlib.uart(WB_DWIDTH=128,WB_SWIDTH=16)
Compiling module xil_defaultlib.test_module(WB_DWIDTH=128,WB_SWI...
Compiling module xil_defaultlib.timer_module(WB_DWIDTH=128,WB_SW...
Compiling module xil_defaultlib.interrupt_controller(WB_DWIDTH=1...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.wishbone_arbiter(WB_DWIDTH=128,W...
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 223437821 -regid "174679548_176449548_210570730_342" -xml /home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/..."
    (file "/home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  6 14:05:44 2015...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6063.117 ; gain = 0.000 ; free physical = 2118 ; free virtual = 16238
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6063.117 ; gain = 0.000 ; free physical = 2105 ; free virtual = 16226
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
add_wave {{/tb/u_system/u_amber/u_fetch/i_wb_read_data}} {{/tb/u_system/u_amber/u_fetch/i_wb_ready}} {{/tb/u_system/u_amber/u_fetch/wb_rdata32}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe}] [get_ips blk_mem_gen_bootrom]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe' provided. It will be converted relative to IP Instance files '../../imports/test/add.coe'
generate_target all [get_files  /home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_bootrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_bootrom'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_bootrom' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_bootrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_bootrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_bootrom'...
save_wave_config {/home/drra/beryl/tb_behav_01.wcfg}
add_files -fileset sim_1 -norecurse /home/drra/beryl/tb_behav_01.wcfg
set_property xsim.view /home/drra/beryl/tb_behav_01.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.mif'
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decompile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decompile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_barrel_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_coprocessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/sim/blk_mem_gen_bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_bootrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto a06fa145c4ed449baa8a1e7c8a5f8e99 --debug typical --relax --mt 8 --include ../../../beryl.srcs/sources_1/imports/amber25 --include ../../../beryl.srcs/sources_1/imports/system --include ../../../beryl.srcs/sources_1/imports/tb -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.generic_sram_line_en(DATA_WIDTH=...
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.a25_icache_default
Compiling module xil_defaultlib.a25_fetch
Compiling module xil_defaultlib.a25_decompile_2
Compiling module xil_defaultlib.a25_decode
Compiling module xil_defaultlib.a25_shifter_default
Compiling module xil_defaultlib.a25_shifter(FULL_BARREL=0)
Compiling module xil_defaultlib.a25_barrel_shift
Compiling module xil_defaultlib.a25_alu
Compiling module xil_defaultlib.a25_multiply
Compiling module xil_defaultlib.a25_register_bank
Compiling module xil_defaultlib.a25_execute
Compiling module xil_defaultlib.a25_dcache_default
Compiling module xil_defaultlib.a25_mem
Compiling module xil_defaultlib.a25_write_back
Compiling module xil_defaultlib.a25_wishbone_buf
Compiling module xil_defaultlib.a25_wishbone
Compiling module xil_defaultlib.a25_coprocessor
Compiling module xil_defaultlib.a25_core
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_bootrom
Compiling module xil_defaultlib.uart(WB_DWIDTH=128,WB_SWIDTH=16)
Compiling module xil_defaultlib.test_module(WB_DWIDTH=128,WB_SWI...
Compiling module xil_defaultlib.timer_module(WB_DWIDTH=128,WB_SW...
Compiling module xil_defaultlib.interrupt_controller(WB_DWIDTH=1...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.wishbone_arbiter(WB_DWIDTH=128,W...
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov  6 14:25:05 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  6 14:25:05 2015...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6113.277 ; gain = 0.000 ; free physical = 1805 ; free virtual = 16145
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/drra/beryl/tb_behav_01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/drra/beryl/tb_behav_01.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6113.277 ; gain = 0.000 ; free physical = 1798 ; free virtual = 16139
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe}] [get_ips blk_mem_gen_bootrom]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe' provided. It will be converted relative to IP Instance files '../../imports/test/add.coe'
generate_target all [get_files  /home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_bootrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_bootrom'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_bootrom' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_bootrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_bootrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_bootrom'...
save_wave_config {/home/drra/beryl/tb_behav_01.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.mif'
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decompile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decompile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_barrel_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_coprocessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/sim/blk_mem_gen_bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_bootrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto a06fa145c4ed449baa8a1e7c8a5f8e99 --debug typical --relax --mt 8 --include ../../../beryl.srcs/sources_1/imports/amber25 --include ../../../beryl.srcs/sources_1/imports/system --include ../../../beryl.srcs/sources_1/imports/tb -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.generic_sram_line_en(DATA_WIDTH=...
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.a25_icache_default
Compiling module xil_defaultlib.a25_fetch
Compiling module xil_defaultlib.a25_decompile_2
Compiling module xil_defaultlib.a25_decode
Compiling module xil_defaultlib.a25_shifter_default
Compiling module xil_defaultlib.a25_shifter(FULL_BARREL=0)
Compiling module xil_defaultlib.a25_barrel_shift
Compiling module xil_defaultlib.a25_alu
Compiling module xil_defaultlib.a25_multiply
Compiling module xil_defaultlib.a25_register_bank
Compiling module xil_defaultlib.a25_execute
Compiling module xil_defaultlib.a25_dcache_default
Compiling module xil_defaultlib.a25_mem
Compiling module xil_defaultlib.a25_write_back
Compiling module xil_defaultlib.a25_wishbone_buf
Compiling module xil_defaultlib.a25_wishbone
Compiling module xil_defaultlib.a25_coprocessor
Compiling module xil_defaultlib.a25_core
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_bootrom
Compiling module xil_defaultlib.uart(WB_DWIDTH=128,WB_SWIDTH=16)
Compiling module xil_defaultlib.test_module(WB_DWIDTH=128,WB_SWI...
Compiling module xil_defaultlib.timer_module(WB_DWIDTH=128,WB_SW...
Compiling module xil_defaultlib.interrupt_controller(WB_DWIDTH=1...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.wishbone_arbiter(WB_DWIDTH=128,W...
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov  6 14:31:04 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  6 14:31:04 2015...
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 6113.277 ; gain = 0.000 ; free physical = 1763 ; free virtual = 16102
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/drra/beryl/tb_behav_01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/drra/beryl/tb_behav_01.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6113.277 ; gain = 0.000 ; free physical = 1758 ; free virtual = 16099
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_wave_config {/home/drra/beryl/tb_behav_01.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.mif'
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decompile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decompile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_barrel_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_coprocessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/sim/blk_mem_gen_bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_bootrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto a06fa145c4ed449baa8a1e7c8a5f8e99 --debug typical --relax --mt 8 --include ../../../beryl.srcs/sources_1/imports/amber25 --include ../../../beryl.srcs/sources_1/imports/system --include ../../../beryl.srcs/sources_1/imports/tb -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.generic_sram_line_en(DATA_WIDTH=...
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.a25_icache_default
Compiling module xil_defaultlib.a25_fetch
Compiling module xil_defaultlib.a25_decompile_2
Compiling module xil_defaultlib.a25_decode
Compiling module xil_defaultlib.a25_shifter_default
Compiling module xil_defaultlib.a25_shifter(FULL_BARREL=0)
Compiling module xil_defaultlib.a25_barrel_shift
Compiling module xil_defaultlib.a25_alu
Compiling module xil_defaultlib.a25_multiply
Compiling module xil_defaultlib.a25_register_bank
Compiling module xil_defaultlib.a25_execute
Compiling module xil_defaultlib.a25_dcache_default
Compiling module xil_defaultlib.a25_mem
Compiling module xil_defaultlib.a25_write_back
Compiling module xil_defaultlib.a25_wishbone_buf
Compiling module xil_defaultlib.a25_wishbone
Compiling module xil_defaultlib.a25_coprocessor
Compiling module xil_defaultlib.a25_core
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_bootrom
Compiling module xil_defaultlib.uart(WB_DWIDTH=128,WB_SWIDTH=16)
Compiling module xil_defaultlib.test_module(WB_DWIDTH=128,WB_SWI...
Compiling module xil_defaultlib.timer_module(WB_DWIDTH=128,WB_SW...
Compiling module xil_defaultlib.interrupt_controller(WB_DWIDTH=1...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.wishbone_arbiter(WB_DWIDTH=128,W...
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov  6 14:44:10 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  6 14:44:10 2015...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6119.766 ; gain = 0.000 ; free physical = 1758 ; free virtual = 16126
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/drra/beryl/tb_behav_01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/drra/beryl/tb_behav_01.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6119.766 ; gain = 0.000 ; free physical = 1749 ; free virtual = 16119
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 

----------------------------------------------------------------------------
Amber Core
         User         FIRQ         IRQ        > SVC
r0       0xdeadbeef
r1       0x7fffffff
r2       0x00000001
r3       0xffffffff
r4       0xffffffff
r5       0xffffffff
r6       0xfffffffe
r7       0xffffffff
r8       0xffffff01   0xdeadbeef 
r9       0xffffff00   0xdeadbeef 
r10      0xdeadbeef   0xdeadbeef 
r11      0xf0000000   0xdeadbeef 
r12      0xdeadbeef   0xdeadbeef 
r13      0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r14 (lr) 0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r15 (pc) 0x000000c4

Status Bits: N=0, Z=1, C=1, V=0, IRQ Mask 1, FIRQ Mask 1, Mode = Supervisor    
----------------------------------------------------------------------------

++++++++++++++++++++
Failed add - with error 0xdeadbeef
++++++++++++++++++++
$finish called at time : 9627500 ps : File "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" Line 534
add_wave {{/tb/u_system/u_amber/icache_wb_address}} {{/tb/u_system/u_amber/icache_wb_req}} {{/tb/u_system/u_amber/icache_wb_read_data}} {{/tb/u_system/u_amber/icache_wb_ready}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 

----------------------------------------------------------------------------
Amber Core
         User         FIRQ         IRQ        > SVC
r0       0xdeadbeef
r1       0x7fffffff
r2       0x00000001
r3       0xffffffff
r4       0xffffffff
r5       0xffffffff
r6       0xfffffffe
r7       0xffffffff
r8       0xffffff01   0xdeadbeef 
r9       0xffffff00   0xdeadbeef 
r10      0xdeadbeef   0xdeadbeef 
r11      0xf0000000   0xdeadbeef 
r12      0xdeadbeef   0xdeadbeef 
r13      0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r14 (lr) 0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r15 (pc) 0x000000c4

Status Bits: N=0, Z=1, C=1, V=0, IRQ Mask 1, FIRQ Mask 1, Mode = Supervisor    
----------------------------------------------------------------------------

++++++++++++++++++++
Failed add - with error 0xdeadbeef
++++++++++++++++++++
$finish called at time : 9627500 ps : File "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" Line 534
add_wave {{/tb/u_system/u_wishbone_arbiter/i_m0_wb_adr}} {{/tb/u_system/u_wishbone_arbiter/i_m1_wb_adr}} {{/tb/u_system/u_wishbone_arbiter/current_master}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 

----------------------------------------------------------------------------
Amber Core
         User         FIRQ         IRQ        > SVC
r0       0xdeadbeef
r1       0x7fffffff
r2       0x00000001
r3       0xffffffff
r4       0xffffffff
r5       0xffffffff
r6       0xfffffffe
r7       0xffffffff
r8       0xffffff01   0xdeadbeef 
r9       0xffffff00   0xdeadbeef 
r10      0xdeadbeef   0xdeadbeef 
r11      0xf0000000   0xdeadbeef 
r12      0xdeadbeef   0xdeadbeef 
r13      0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r14 (lr) 0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r15 (pc) 0x000000c4

Status Bits: N=0, Z=1, C=1, V=0, IRQ Mask 1, FIRQ Mask 1, Mode = Supervisor    
----------------------------------------------------------------------------

++++++++++++++++++++
Failed add - with error 0xdeadbeef
++++++++++++++++++++
$finish called at time : 9627500 ps : File "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" Line 534
add_wave {{/tb/u_system/u_amber/u_wishbone/wbuf_valid}} {{/tb/u_system/u_amber/u_wishbone/wbuf_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 

----------------------------------------------------------------------------
Amber Core
         User         FIRQ         IRQ        > SVC
r0       0xdeadbeef
r1       0x7fffffff
r2       0x00000001
r3       0xffffffff
r4       0xffffffff
r5       0xffffffff
r6       0xfffffffe
r7       0xffffffff
r8       0xffffff01   0xdeadbeef 
r9       0xffffff00   0xdeadbeef 
r10      0xdeadbeef   0xdeadbeef 
r11      0xf0000000   0xdeadbeef 
r12      0xdeadbeef   0xdeadbeef 
r13      0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r14 (lr) 0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r15 (pc) 0x000000c4

Status Bits: N=0, Z=1, C=1, V=0, IRQ Mask 1, FIRQ Mask 1, Mode = Supervisor    
----------------------------------------------------------------------------

++++++++++++++++++++
Failed add - with error 0xdeadbeef
++++++++++++++++++++
$finish called at time : 9627500 ps : File "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" Line 534
add_wave {{/tb/u_system/u_amber/u_wishbone/u_a25_wishbone_buf_p2/i_req}} {{/tb/u_system/u_amber/u_wishbone/u_a25_wishbone_buf_p2/o_valid}} {{/tb/u_system/u_amber/u_wishbone/u_a25_wishbone_buf_p2/wbuf_used_r}} {{/tb/u_system/u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 

----------------------------------------------------------------------------
Amber Core
         User         FIRQ         IRQ        > SVC
r0       0xdeadbeef
r1       0x7fffffff
r2       0x00000001
r3       0xffffffff
r4       0xffffffff
r5       0xffffffff
r6       0xfffffffe
r7       0xffffffff
r8       0xffffff01   0xdeadbeef 
r9       0xffffff00   0xdeadbeef 
r10      0xdeadbeef   0xdeadbeef 
r11      0xf0000000   0xdeadbeef 
r12      0xdeadbeef   0xdeadbeef 
r13      0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r14 (lr) 0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r15 (pc) 0x000000c4

Status Bits: N=0, Z=1, C=1, V=0, IRQ Mask 1, FIRQ Mask 1, Mode = Supervisor    
----------------------------------------------------------------------------

++++++++++++++++++++
Failed add - with error 0xdeadbeef
++++++++++++++++++++
$finish called at time : 9627500 ps : File "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" Line 534
save_wave_config {/home/drra/beryl/tb_behav_01.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.mif'
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decompile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decompile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_barrel_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
ERROR: [VRFC 10-1412] syntax error near begin [/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:136]
ERROR: [VRFC 10-1040] module a25_wishbone_buf ignored due to previous errors [/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:52]
INFO: [USF-XSim-99] Step results log file:'/home/drra/beryl/beryl.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/drra/beryl/beryl.sim/sim_1/behav/xvlog.log' file for more information.
set_property file_type SystemVerilog [get_files  {/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v /home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v}]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.mif'
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decompile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decompile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_barrel_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
ERROR: [VRFC 10-1280] procedural assignment to a non-register o_valid is not permitted, left-hand side should be reg/integer/time/genvar [/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:137]
ERROR: [VRFC 10-1280] procedural assignment to a non-register o_valid is not permitted, left-hand side should be reg/integer/time/genvar [/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:137]
ERROR: [VRFC 10-1280] procedural assignment to a non-register o_valid is not permitted, left-hand side should be reg/integer/time/genvar [/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:138]
ERROR: [VRFC 10-1280] procedural assignment to a non-register o_valid is not permitted, left-hand side should be reg/integer/time/genvar [/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:138]
ERROR: [VRFC 10-1040] module a25_wishbone_buf ignored due to previous errors [/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:52]
INFO: [USF-XSim-99] Step results log file:'/home/drra/beryl/beryl.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/drra/beryl/beryl.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.mif'
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decompile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decompile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_barrel_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_coprocessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/sim/blk_mem_gen_bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_bootrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto a06fa145c4ed449baa8a1e7c8a5f8e99 --debug typical --relax --mt 8 --include ../../../beryl.srcs/sources_1/imports/amber25 --include ../../../beryl.srcs/sources_1/imports/system --include ../../../beryl.srcs/sources_1/imports/tb -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf(id=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf(id=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf(id=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf(id=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.generic_sram_line_en(DATA_WIDTH=...
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.a25_icache_default
Compiling module xil_defaultlib.a25_fetch
Compiling module xil_defaultlib.a25_decompile_2
Compiling module xil_defaultlib.a25_decode
Compiling module xil_defaultlib.a25_shifter_default
Compiling module xil_defaultlib.a25_shifter(FULL_BARREL=0)
Compiling module xil_defaultlib.a25_barrel_shift
Compiling module xil_defaultlib.a25_alu
Compiling module xil_defaultlib.a25_multiply
Compiling module xil_defaultlib.a25_register_bank
Compiling module xil_defaultlib.a25_execute
Compiling module xil_defaultlib.a25_dcache_default
Compiling module xil_defaultlib.a25_mem
Compiling module xil_defaultlib.a25_write_back
Compiling module xil_defaultlib.a25_wishbone_buf(id=0)
Compiling module xil_defaultlib.a25_wishbone_buf(id=1)
Compiling module xil_defaultlib.a25_wishbone_buf
Compiling module xil_defaultlib.a25_wishbone
Compiling module xil_defaultlib.a25_coprocessor
Compiling module xil_defaultlib.a25_core
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_bootrom
Compiling module xil_defaultlib.uart(WB_DWIDTH=128,WB_SWIDTH=16)
Compiling module xil_defaultlib.test_module(WB_DWIDTH=128,WB_SWI...
Compiling module xil_defaultlib.timer_module(WB_DWIDTH=128,WB_SW...
Compiling module xil_defaultlib.interrupt_controller(WB_DWIDTH=1...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.wishbone_arbiter(WB_DWIDTH=128,W...
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov  6 15:28:45 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  6 15:28:45 2015...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6162.598 ; gain = 0.000 ; free physical = 1532 ; free virtual = 15917
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/drra/beryl/tb_behav_01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/drra/beryl/tb_behav_01.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6162.598 ; gain = 0.000 ; free physical = 1525 ; free virtual = 15909
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_bootrom.mif'
INFO: [USF-XSim-66] Exported '/home/drra/beryl/beryl.srcs/sources_1/imports/test/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_line_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_sram_byte_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decompile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decompile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_barrel_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_coprocessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_write_back
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_wishbone
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/sim/blk_mem_gen_bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_bootrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a25_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drra/beryl/beryl.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto a06fa145c4ed449baa8a1e7c8a5f8e99 --debug typical --relax --mt 8 --include ../../../beryl.srcs/sources_1/imports/amber25 --include ../../../beryl.srcs/sources_1/imports/system --include ../../../beryl.srcs/sources_1/imports/tb -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf(id=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf(id=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/system.v" Line 44. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_core.v" Line 45. Module a25_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v" Line 45. Module a25_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v" Line 46. Module a25_icache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_decode.v" Line 44. Module a25_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_execute.v" Line 45. Module a25_execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_barrel_shift.v" Line 42. Module a25_barrel_shift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_shifter.v" Line 42. Module a25_shifter(FULL_BARREL=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_alu.v" Line 43. Module a25_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_multiply.v" Line 56. Module a25_multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_register_bank.v" Line 44. Module a25_register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_mem.v" Line 45. Module a25_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_dcache.v" Line 48. Module a25_dcache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v" Line 42. Module generic_sram_line_en(DATA_WIDTH=32'b010101,ADDRESS_WIDTH=32'b01000,INITIALIZE_TO_ZERO=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v" Line 43. Module generic_sram_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_write_back.v" Line 42. Module a25_write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v" Line 60. Module a25_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf(id=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf(id=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v" Line 52. Module a25_wishbone_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/amber25/a25_coprocessor.v" Line 41. Module a25_coprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/uart.v" Line 62. Module uart(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/test_module.v" Line 44. Module test_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/timer_module.v" Line 43. Module timer_module(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v" Line 43. Module interrupt_controller(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drra/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v" Line 45. Module wishbone_arbiter(WB_DWIDTH=128,WB_SWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.generic_sram_line_en(DATA_WIDTH=...
Compiling module xil_defaultlib.generic_sram_byte_en(DATA_WIDTH=...
Compiling module xil_defaultlib.a25_icache_default
Compiling module xil_defaultlib.a25_fetch
Compiling module xil_defaultlib.a25_decompile_2
Compiling module xil_defaultlib.a25_decode
Compiling module xil_defaultlib.a25_shifter_default
Compiling module xil_defaultlib.a25_shifter(FULL_BARREL=0)
Compiling module xil_defaultlib.a25_barrel_shift
Compiling module xil_defaultlib.a25_alu
Compiling module xil_defaultlib.a25_multiply
Compiling module xil_defaultlib.a25_register_bank
Compiling module xil_defaultlib.a25_execute
Compiling module xil_defaultlib.a25_dcache_default
Compiling module xil_defaultlib.a25_mem
Compiling module xil_defaultlib.a25_write_back
Compiling module xil_defaultlib.a25_wishbone_buf(id=0)
Compiling module xil_defaultlib.a25_wishbone_buf(id=1)
Compiling module xil_defaultlib.a25_wishbone_buf
Compiling module xil_defaultlib.a25_wishbone
Compiling module xil_defaultlib.a25_coprocessor
Compiling module xil_defaultlib.a25_core
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_bootrom
Compiling module xil_defaultlib.uart(WB_DWIDTH=128,WB_SWIDTH=16)
Compiling module xil_defaultlib.test_module(WB_DWIDTH=128,WB_SWI...
Compiling module xil_defaultlib.timer_module(WB_DWIDTH=128,WB_SW...
Compiling module xil_defaultlib.interrupt_controller(WB_DWIDTH=1...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.wishbone_arbiter(WB_DWIDTH=128,W...
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/drra/beryl/beryl.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov  6 15:32:57 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  6 15:32:57 2015...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6177.355 ; gain = 0.000 ; free physical = 1530 ; free virtual = 15915
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drra/beryl/beryl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/drra/beryl/tb_behav_01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/drra/beryl/tb_behav_01.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6177.355 ; gain = 0.000 ; free physical = 1521 ; free virtual = 15907
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_system.u_boot_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_system.fake_ddr3.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Core amber25, log file tests.log, timeout 0, test name add 

----------------------------------------------------------------------------
Amber Core
         User         FIRQ         IRQ        > SVC
r0       0xdeadbeef
r1       0x7fffffff
r2       0x00000001
r3       0xffffffff
r4       0xffffffff
r5       0xffffffff
r6       0xfffffffe
r7       0xffffffff
r8       0xffffff01   0xdeadbeef 
r9       0xffffff00   0xdeadbeef 
r10      0xdeadbeef   0xdeadbeef 
r11      0xf0000000   0xdeadbeef 
r12      0xdeadbeef   0xdeadbeef 
r13      0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r14 (lr) 0xdeadbeef   0xdeadbeef   0xdeadbeef   0xdeadbeef
r15 (pc) 0x000000c4

Status Bits: N=0, Z=1, C=1, V=0, IRQ Mask 1, FIRQ Mask 1, Mode = Supervisor    
----------------------------------------------------------------------------

++++++++++++++++++++
Failed add - with error 0xdeadbeef
++++++++++++++++++++
$finish called at time : 9627500 ps : File "/home/drra/beryl/beryl.srcs/sources_1/imports/tb/tb.v" Line 534
save_wave_config {/home/drra/beryl/tb_behav_01.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 15:55:51 2015...
