EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 11
Title "REGISTER_FILE"
Date "2021-11-10"
Rev ""
Comp "IEEE Student Branch 1019"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 850  2300 0    787  Italic 157
Progetto TTL
Text Notes 1000 3200 0    315  Italic 0
IEEE Student Branch 1019, University of Brescia
Text Notes 1100 3900 0    71   ~ 0
Rev.
Text Notes 1750 3900 0    71   ~ 0
Date
Text Notes 2700 3900 0    71   ~ 0
Revision Description
Text Notes 1750 4100 0    59   ~ 0
10/11
Text Notes 2700 4100 0    59   ~ 0
Creazione progetto, Prima progettazione del generatore di clock e clk multiplexer
$Sheet
S 16700 11300 800  200 
U 618C41DF
F0 "Hierarchy" 157
F1 "BlockDiagram.sch" 157
$EndSheet
Text Notes 1100 4300 0    59   ~ 0
1
Text Notes 2700 4300 0    59   ~ 0
Aggiunta contatore per divisore frequenza. modifica input pushbutton in CLK_GEN. Creazione circuito HLT, Aggiunta bit a CLK_SELECT. Aggiunta registri
Text Notes 1100 4100 0    59   ~ 0
0
Wire Notes Line
	15900 3950 1000 3950
Wire Notes Line
	1000 4150 15900 4150
Text Notes 1750 4300 0    59   ~ 0
24/11
Text Notes 2700 4500 0    59   ~ 0
Fix convenzione dei nomi, register selection and I/O logic
Wire Notes Line
	1000 4350 15900 4350
Text Notes 1100 4500 0    59   ~ 0
2
Text Notes 1750 4500 0    59   ~ 0
29/11
$EndSCHEMATC
