//ptr->writeReg(0x1004,0x0, CAM_B);           //CAM.CAM_B.DMA.CQ0I_BASE_ADDR
//ptr->writeReg(0x1020,0x55887600, CAM_B);    //CAM.CAM_B.DMA.IMGO_BASE_ADDR
//ptr->writeReg(0x1050,0x568c8400, CAM_B);    //CAM.CAM_B.DMA.RRZO_BASE_ADDR
//ptr->writeReg(0x1080,0x0, CAM_B);           //CAM.CAM_B.DMA.AAO_BASE_ADDR
//ptr->writeReg(0x10b0,0x527ea400, CAM_B);    //CAM.CAM_B.DMA.AFO_BASE_ADDR
//ptr->writeReg(0x10e0,0x0, CAM_B);           //CAM.CAM_B.DMA.LCSO_BASE_ADDR
//ptr->writeReg(0x1110,0x0, CAM_B);           //CAM.CAM_B.DMA.UFEO_BASE_ADDR
//ptr->writeReg(0x1140,0x0, CAM_B);           //CAM.CAM_B.DMA.PDO_BASE_ADDR
//ptr->writeReg(0x1170,0x554b6000, CAM_B);    //CAM.CAM_B.DMA.BPCI_BASE_ADDR
//ptr->writeReg(0x11a0,0x0, CAM_B);           //CAM.CAM_B.DMA.CACI_BASE_ADDR
//ptr->writeReg(0x11d0,0x0, CAM_B);           //CAM.CAM_B.DMA.LSCI_BASE_ADDR
//ptr->writeReg(0x1200,0x0, CAM_B);           //CAM.CAM_B.DMA.LSC3I_BASE_ADDR
//ptr->writeReg(0x1230,0x0, CAM_B);           //CAM.CAM_B.DMA.PDI_BASE_ADDR
//ptr->writeReg(0x1260,0x0, CAM_B);           //CAM.CAM_B.DMA.PSO_BASE_ADDR
//ptr->writeReg(0x1290,0x0, CAM_B);           //CAM.CAM_B.DMA.LMVO_BASE_ADDR
//ptr->writeReg(0x12c0,0x0, CAM_B);           //CAM.CAM_B.DMA.FLKO_BASE_ADDR
//ptr->writeReg(0x12f0,0x0, CAM_B);           //CAM.CAM_B.DMA.RSSO_A_BASE_ADDR
//ptr->writeReg(0x1320,0x5467f800, CAM_B);    //CAM.CAM_B.DMA.UFGO_BASE_ADDR
//ptr->writeReg(0x1404,0x0, CAM_B);           //CAM.CAM_B.DMA.IMGO_FH_BASE_ADDR
//ptr->writeReg(0x1408,0x0, CAM_B);           //CAM.CAM_B.DMA.RRZO_FH_BASE_ADDR
//ptr->writeReg(0x140c,0x0, CAM_B);           //CAM.CAM_B.DMA.AAO_FH_BASE_ADDR
//ptr->writeReg(0x1410,0x0, CAM_B);           //CAM.CAM_B.DMA.AFO_FH_BASE_ADDR
//ptr->writeReg(0x1414,0x0, CAM_B);           //CAM.CAM_B.DMA.LCSO_FH_BASE_ADDR
//ptr->writeReg(0x1418,0x0, CAM_B);           //CAM.CAM_B.DMA.UFEO_FH_BASE_ADDR
//ptr->writeReg(0x141c,0x0, CAM_B);           //CAM.CAM_B.DMA.PDO_FH_BASE_ADDR
//ptr->writeReg(0x1420,0x0, CAM_B);           //CAM.CAM_B.DMA.PSO_FH_BASE_ADDR
//ptr->writeReg(0x1424,0x0, CAM_B);           //CAM.CAM_B.DMA.LMVO_FH_BASE_ADDR
//ptr->writeReg(0x1428,0x0, CAM_B);           //CAM.CAM_B.DMA.FLKO_FH_BASE_ADDR
//ptr->writeReg(0x142c,0x0, CAM_B);           //CAM.CAM_B.DMA.RSSO_A_FH_BASE_ADDR
//ptr->writeReg(0x1430,0x0, CAM_B);           //CAM.CAM_B.DMA.UFGO_FH_BASE_ADDR
ptr->writeReg(0x0198,0x511e42f8, CAM_B);    //CAM.CAM_B.CQ.THR0_BASEADDR
ptr->writeReg(0x019c,0x940, CAM_B);         //CAM.CAM_B.CQ.THR0_DESC_SIZE
ptr->writeReg(0x0194,0x11, CAM_B);          //CAM.CAM_B.CQ.THR0_CTL
ptr->writeReg(0x118c,0x80000012, CAM_B);    //CAM.CAM_B.DMA.BPCI_CON
ptr->writeReg(0x11ec,0x1000001b, CAM_B);    //CAM.CAM_B.DMA.LSCI_CON
ptr->writeReg(0x0190,0x10, CAM_B);          //CAM.CAM_B.CQ.EN
ptr->writeReg(0x1018,0x69000000, CAM_B);    //CAM.CAM_B.DMA.SPECIAL_FUN_EN
