# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../HDL/user_app/ram.vhd"
vhdl xil_defaultlib  "../../../memtest.srcs/sim_1/new/memest_tb.vhd"

# Do not sort compile order
nosort
