

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_4_5_3_0_config2_s'
================================================================
* Date:           Sat Sep 27 23:31:32 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.691 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read87 = read i2576 @_ssdm_op_Read.ap_auto.i2576, i2576 %p_read"   --->   Operation 5 'read' 'p_read87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V = trunc i2576 %p_read87"   --->   Operation 6 'trunc' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln1270 = trunc i2576 %p_read87"   --->   Operation 7 'trunc' 'trunc_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 16, i32 31"   --->   Operation 8 'partselect' 'a_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i16 %a_V_1"   --->   Operation 9 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 16, i32 29"   --->   Operation 10 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_s, i3 0"   --->   Operation 11 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.10ns)   --->   "%sub_ln1270_1 = sub i17 %sext_ln1273_9, i17 %p_shl4"   --->   Operation 12 'sub' 'sub_ln1270_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_1, i32 9, i32 16"   --->   Operation 13 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 16, i32 31"   --->   Operation 14 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_1, i1 0"   --->   Operation 15 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.10ns)   --->   "%r_V_14 = sub i17 %shl_ln1273_7, i17 %p_shl4"   --->   Operation 16 'sub' 'r_V_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_14, i32 9, i32 16"   --->   Operation 17 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.10ns)   --->   "%r_V_15 = sub i17 %p_shl4, i17 %shl_ln1273_7"   --->   Operation 18 'sub' 'r_V_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_15, i32 9, i32 16"   --->   Operation 19 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.10ns)   --->   "%r_V_16 = sub i17 0, i17 %p_shl4"   --->   Operation 20 'sub' 'r_V_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_16, i32 9, i32 16"   --->   Operation 21 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 32, i32 47"   --->   Operation 22 'partselect' 'a_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i16 %a_V_2"   --->   Operation 23 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 32, i32 45"   --->   Operation 24 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_2, i3 0"   --->   Operation 25 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.10ns)   --->   "%sub_ln1270_2 = sub i17 %sext_ln1273_10, i17 %p_shl6"   --->   Operation 26 'sub' 'sub_ln1270_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_2, i32 9, i32 16"   --->   Operation 27 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.10ns)   --->   "%r_V_17 = sub i17 %p_shl6, i17 %sext_ln1273_10"   --->   Operation 28 'sub' 'r_V_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_17, i32 9, i32 16"   --->   Operation 29 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 48, i32 63"   --->   Operation 30 'partselect' 'a_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i16 %a_V_3"   --->   Operation 31 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 48, i32 61"   --->   Operation 32 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_3, i3 0"   --->   Operation 33 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.10ns)   --->   "%sub_ln1270_3 = sub i17 %sext_ln1273_11, i17 %p_shl8"   --->   Operation 34 'sub' 'sub_ln1270_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_3, i32 9, i32 16"   --->   Operation 35 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 48, i32 63"   --->   Operation 36 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_4, i1 0"   --->   Operation 37 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.10ns)   --->   "%r_V_18 = sub i17 %shl_ln1273_1, i17 %p_shl8"   --->   Operation 38 'sub' 'r_V_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_18, i32 9, i32 16"   --->   Operation 39 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.10ns)   --->   "%r_V_19 = sub i17 %p_shl8, i17 %sext_ln1273_11"   --->   Operation 40 'sub' 'r_V_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_19, i32 9, i32 16"   --->   Operation 41 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.10ns)   --->   "%r_V_20 = sub i17 0, i17 %p_shl8"   --->   Operation 42 'sub' 'r_V_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_20, i32 9, i32 16"   --->   Operation 43 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 64, i32 79"   --->   Operation 44 'partselect' 'a_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V_4"   --->   Operation 45 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 64, i32 77"   --->   Operation 46 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_5, i3 0"   --->   Operation 47 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 64, i32 79"   --->   Operation 48 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_6, i1 0"   --->   Operation 49 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.10ns)   --->   "%r_V_21 = sub i17 %shl_ln1273_3, i17 %shl_ln1273_2"   --->   Operation 50 'sub' 'r_V_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_21, i32 9, i32 16"   --->   Operation 51 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.10ns)   --->   "%sub_ln1270_4 = sub i17 %sext_ln1270, i17 %shl_ln1273_2"   --->   Operation 52 'sub' 'sub_ln1270_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_4, i32 9, i32 16"   --->   Operation 53 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.10ns)   --->   "%r_V_22 = sub i17 %shl_ln1273_2, i17 %sext_ln1270"   --->   Operation 54 'sub' 'r_V_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_22, i32 9, i32 16"   --->   Operation 55 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.10ns)   --->   "%r_V_23 = sub i17 0, i17 %shl_ln1273_2"   --->   Operation 56 'sub' 'r_V_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_23, i32 9, i32 16"   --->   Operation 57 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%a_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 80, i32 95"   --->   Operation 58 'partselect' 'a_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i16 %a_V_5"   --->   Operation 59 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 80, i32 93"   --->   Operation 60 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_7, i3 0"   --->   Operation 61 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.10ns)   --->   "%sub_ln1270_5 = sub i17 %sext_ln1273_12, i17 %p_shl"   --->   Operation 62 'sub' 'sub_ln1270_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_5, i32 9, i32 16"   --->   Operation 63 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.10ns)   --->   "%r_V_24 = sub i17 %p_shl, i17 %sext_ln1273_12"   --->   Operation 64 'sub' 'r_V_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_24, i32 9, i32 16"   --->   Operation 65 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.10ns)   --->   "%r_V_25 = sub i17 0, i17 %p_shl"   --->   Operation 66 'sub' 'r_V_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_25, i32 9, i32 16"   --->   Operation 67 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%a_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 96, i32 111"   --->   Operation 68 'partselect' 'a_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i16 %a_V_6"   --->   Operation 69 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 96, i32 109"   --->   Operation 70 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_8, i3 0"   --->   Operation 71 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 96, i32 111"   --->   Operation 72 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_9, i1 0"   --->   Operation 73 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.10ns)   --->   "%r_V_26 = sub i17 %shl_ln1273_4, i17 %shl_ln1273_5"   --->   Operation 74 'sub' 'r_V_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_26, i32 9, i32 16"   --->   Operation 75 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.10ns)   --->   "%r_V_27 = sub i17 0, i17 %shl_ln1273_4"   --->   Operation 76 'sub' 'r_V_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_27, i32 9, i32 16"   --->   Operation 77 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.10ns)   --->   "%sub_ln1270_6 = sub i17 %sext_ln1270_1, i17 %shl_ln1273_4"   --->   Operation 78 'sub' 'sub_ln1270_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_6, i32 9, i32 16"   --->   Operation 79 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%a_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 112, i32 127"   --->   Operation 80 'partselect' 'a_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i16 %a_V_7"   --->   Operation 81 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 112, i32 125"   --->   Operation 82 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_10, i3 0"   --->   Operation 83 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (2.10ns)   --->   "%sub_ln1270_7 = sub i17 %sext_ln1273_13, i17 %p_shl1"   --->   Operation 84 'sub' 'sub_ln1270_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_7, i32 9, i32 16"   --->   Operation 85 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (2.10ns)   --->   "%r_V_28 = sub i17 %p_shl1, i17 %sext_ln1273_13"   --->   Operation 86 'sub' 'r_V_28' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_28, i32 9, i32 16"   --->   Operation 87 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%a_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 128, i32 143"   --->   Operation 88 'partselect' 'a_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i16 %a_V_8"   --->   Operation 89 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 128, i32 141"   --->   Operation 90 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_11, i3 0"   --->   Operation 91 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.10ns)   --->   "%sub_ln1270_8 = sub i17 %sext_ln1273_14, i17 %p_shl3"   --->   Operation 92 'sub' 'sub_ln1270_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_8, i32 9, i32 16"   --->   Operation 93 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 128, i32 143"   --->   Operation 94 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_12, i1 0"   --->   Operation 95 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (2.10ns)   --->   "%r_V_29 = sub i17 %shl_ln1273_6, i17 %p_shl3"   --->   Operation 96 'sub' 'r_V_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_29, i32 9, i32 16"   --->   Operation 97 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (2.10ns)   --->   "%r_V_30 = sub i17 %p_shl3, i17 %sext_ln1273_14"   --->   Operation 98 'sub' 'r_V_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_30, i32 9, i32 16"   --->   Operation 99 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (2.10ns)   --->   "%r_V_31 = sub i17 0, i17 %p_shl3"   --->   Operation 100 'sub' 'r_V_31' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_31, i32 9, i32 16"   --->   Operation 101 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%a_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 144, i32 159"   --->   Operation 102 'partselect' 'a_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i16 %a_V_9"   --->   Operation 103 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 144, i32 157"   --->   Operation 104 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_13, i3 0"   --->   Operation 105 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (2.10ns)   --->   "%sub_ln1270_9 = sub i17 %sext_ln1273_15, i17 %p_shl5"   --->   Operation 106 'sub' 'sub_ln1270_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_9, i32 9, i32 16"   --->   Operation 107 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 144, i32 159"   --->   Operation 108 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_14, i1 0"   --->   Operation 109 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (2.10ns)   --->   "%r_V_32 = sub i17 %shl_ln1273_8, i17 %p_shl5"   --->   Operation 110 'sub' 'r_V_32' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_32, i32 9, i32 16"   --->   Operation 111 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (2.10ns)   --->   "%r_V_33 = sub i17 0, i17 %p_shl5"   --->   Operation 112 'sub' 'r_V_33' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_33, i32 9, i32 16"   --->   Operation 113 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%a_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 160, i32 175"   --->   Operation 114 'partselect' 'a_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i16 %a_V_10"   --->   Operation 115 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 160, i32 173"   --->   Operation 116 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_15, i3 0"   --->   Operation 117 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (2.10ns)   --->   "%sub_ln1270_10 = sub i17 %sext_ln1273_16, i17 %p_shl7"   --->   Operation 118 'sub' 'sub_ln1270_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_10, i32 9, i32 16"   --->   Operation 119 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 160, i32 175"   --->   Operation 120 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_16, i1 0"   --->   Operation 121 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (2.10ns)   --->   "%r_V_34 = sub i17 %p_shl7, i17 %shl_ln1273_9"   --->   Operation 122 'sub' 'r_V_34' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_34, i32 9, i32 16"   --->   Operation 123 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (2.10ns)   --->   "%r_V_35 = sub i17 0, i17 %p_shl7"   --->   Operation 124 'sub' 'r_V_35' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_35, i32 9, i32 16"   --->   Operation 125 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%a_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 176, i32 191"   --->   Operation 126 'partselect' 'a_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i16 %a_V_11"   --->   Operation 127 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 176, i32 189"   --->   Operation 128 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1273_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_17, i3 0"   --->   Operation 129 'bitconcatenate' 'shl_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (2.10ns)   --->   "%r_V_36 = sub i17 0, i17 %shl_ln1273_10"   --->   Operation 130 'sub' 'r_V_36' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_36, i32 9, i32 16"   --->   Operation 131 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 176, i32 191"   --->   Operation 132 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1273_11 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_18, i1 0"   --->   Operation 133 'bitconcatenate' 'shl_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (2.10ns)   --->   "%r_V_37 = sub i17 %shl_ln1273_11, i17 %shl_ln1273_10"   --->   Operation 134 'sub' 'r_V_37' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_37, i32 9, i32 16"   --->   Operation 135 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (2.10ns)   --->   "%r_V_38 = sub i17 %shl_ln1273_10, i17 %sext_ln1273_17"   --->   Operation 136 'sub' 'r_V_38' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_38, i32 9, i32 16"   --->   Operation 137 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%a_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 192, i32 207"   --->   Operation 138 'partselect' 'a_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i16 %a_V_12"   --->   Operation 139 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 192, i32 205"   --->   Operation 140 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_19, i3 0"   --->   Operation 141 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (2.10ns)   --->   "%sub_ln1270_11 = sub i17 %sext_ln1273_18, i17 %p_shl9"   --->   Operation 142 'sub' 'sub_ln1270_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mult_V_39 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_11, i32 9, i32 16"   --->   Operation 143 'partselect' 'mult_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (2.10ns)   --->   "%r_V_39 = sub i17 %p_shl9, i17 %sext_ln1273_18"   --->   Operation 144 'sub' 'r_V_39' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_39, i32 9, i32 16"   --->   Operation 145 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%a_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 208, i32 223"   --->   Operation 146 'partselect' 'a_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i16 %a_V_13"   --->   Operation 147 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 208, i32 221"   --->   Operation 148 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1273_12 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_20, i3 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 208, i32 223"   --->   Operation 150 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1273_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_21, i1 0"   --->   Operation 151 'bitconcatenate' 'shl_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (2.10ns)   --->   "%r_V_40 = sub i17 %shl_ln1273_13, i17 %shl_ln1273_12"   --->   Operation 152 'sub' 'r_V_40' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_40, i32 9, i32 16"   --->   Operation 153 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (2.10ns)   --->   "%sub_ln1270_12 = sub i17 %sext_ln1270_2, i17 %shl_ln1273_12"   --->   Operation 154 'sub' 'sub_ln1270_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_12, i32 9, i32 16"   --->   Operation 155 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%a_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 224, i32 239"   --->   Operation 156 'partselect' 'a_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i16 %a_V_14"   --->   Operation 157 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 224, i32 237"   --->   Operation 158 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_22, i3 0"   --->   Operation 159 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (2.10ns)   --->   "%sub_ln1270_13 = sub i17 %sext_ln1273_19, i17 %p_shl10"   --->   Operation 160 'sub' 'sub_ln1270_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_43 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_13, i32 9, i32 16"   --->   Operation 161 'partselect' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 224, i32 239"   --->   Operation 162 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln1273_14 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_23, i1 0"   --->   Operation 163 'bitconcatenate' 'shl_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (2.10ns)   --->   "%r_V_41 = sub i17 %p_shl10, i17 %shl_ln1273_14"   --->   Operation 164 'sub' 'r_V_41' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_44 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_41, i32 9, i32 16"   --->   Operation 165 'partselect' 'mult_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (2.10ns)   --->   "%r_V_42 = sub i17 0, i17 %p_shl10"   --->   Operation 166 'sub' 'r_V_42' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_42, i32 9, i32 16"   --->   Operation 167 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%a_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 240, i32 255"   --->   Operation 168 'partselect' 'a_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i16 %a_V_15"   --->   Operation 169 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 240, i32 253"   --->   Operation 170 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1273_15 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_24, i3 0"   --->   Operation 171 'bitconcatenate' 'shl_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 240, i32 255"   --->   Operation 172 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1273_16 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_25, i1 0"   --->   Operation 173 'bitconcatenate' 'shl_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (2.10ns)   --->   "%r_V_43 = sub i17 %shl_ln1273_16, i17 %shl_ln1273_15"   --->   Operation 174 'sub' 'r_V_43' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_43, i32 9, i32 16"   --->   Operation 175 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (2.10ns)   --->   "%r_V_44 = sub i17 %shl_ln1273_15, i17 %shl_ln1273_16"   --->   Operation 176 'sub' 'r_V_44' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_44, i32 9, i32 16"   --->   Operation 177 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (2.10ns)   --->   "%sub_ln1270_14 = sub i17 %sext_ln1270_3, i17 %shl_ln1273_15"   --->   Operation 178 'sub' 'sub_ln1270_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_14, i32 9, i32 16"   --->   Operation 179 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%a_V_16 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 256, i32 271"   --->   Operation 180 'partselect' 'a_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i16 %a_V_16"   --->   Operation 181 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 256, i32 269"   --->   Operation 182 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln1273_17 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_26, i3 0"   --->   Operation 183 'bitconcatenate' 'shl_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (2.10ns)   --->   "%r_V_45 = sub i17 %shl_ln1273_17, i17 %sext_ln1270_4"   --->   Operation 184 'sub' 'r_V_45' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%mult_V_49 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_45, i32 9, i32 16"   --->   Operation 185 'partselect' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (2.10ns)   --->   "%sub_ln1270_15 = sub i17 %sext_ln1270_4, i17 %shl_ln1273_17"   --->   Operation 186 'sub' 'sub_ln1270_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%mult_V_50 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_15, i32 9, i32 16"   --->   Operation 187 'partselect' 'mult_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%a_V_17 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 272, i32 287"   --->   Operation 188 'partselect' 'a_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i16 %a_V_17"   --->   Operation 189 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 272, i32 285"   --->   Operation 190 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_27, i3 0"   --->   Operation 191 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (2.10ns)   --->   "%sub_ln1270_16 = sub i17 %sext_ln1273_20, i17 %p_shl12"   --->   Operation 192 'sub' 'sub_ln1270_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%mult_V_51 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_16, i32 9, i32 16"   --->   Operation 193 'partselect' 'mult_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 272, i32 287"   --->   Operation 194 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln1273_18 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_28, i1 0"   --->   Operation 195 'bitconcatenate' 'shl_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (2.10ns)   --->   "%r_V_46 = sub i17 %shl_ln1273_18, i17 %p_shl12"   --->   Operation 196 'sub' 'r_V_46' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_46, i32 9, i32 16"   --->   Operation 197 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (2.10ns)   --->   "%r_V_47 = sub i17 %p_shl12, i17 %sext_ln1273_20"   --->   Operation 198 'sub' 'r_V_47' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%mult_V_53 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_47, i32 9, i32 16"   --->   Operation 199 'partselect' 'mult_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%a_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 288, i32 303"   --->   Operation 200 'partselect' 'a_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i16 %a_V_18"   --->   Operation 201 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 288, i32 301"   --->   Operation 202 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1273_19 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_29, i3 0"   --->   Operation 203 'bitconcatenate' 'shl_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 288, i32 303"   --->   Operation 204 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln1273_20 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_30, i1 0"   --->   Operation 205 'bitconcatenate' 'shl_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (2.10ns)   --->   "%r_V_48 = sub i17 %shl_ln1273_20, i17 %shl_ln1273_19"   --->   Operation 206 'sub' 'r_V_48' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_48, i32 9, i32 16"   --->   Operation 207 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (2.10ns)   --->   "%r_V_49 = sub i17 %shl_ln1273_19, i17 %sext_ln1270_5"   --->   Operation 208 'sub' 'r_V_49' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%mult_V_55 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_49, i32 9, i32 16"   --->   Operation 209 'partselect' 'mult_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (2.10ns)   --->   "%sub_ln1270_17 = sub i17 %sext_ln1270_5, i17 %shl_ln1273_19"   --->   Operation 210 'sub' 'sub_ln1270_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_17, i32 9, i32 16"   --->   Operation 211 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%a_V_19 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 304, i32 319"   --->   Operation 212 'partselect' 'a_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i16 %a_V_19"   --->   Operation 213 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 304, i32 317"   --->   Operation 214 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1273_21 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_31, i3 0"   --->   Operation 215 'bitconcatenate' 'shl_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (2.10ns)   --->   "%r_V_50 = sub i17 %shl_ln1273_21, i17 %sext_ln1270_6"   --->   Operation 216 'sub' 'r_V_50' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_50, i32 9, i32 16"   --->   Operation 217 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (2.10ns)   --->   "%sub_ln1270_18 = sub i17 %sext_ln1270_6, i17 %shl_ln1273_21"   --->   Operation 218 'sub' 'sub_ln1270_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mult_V_58 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_18, i32 9, i32 16"   --->   Operation 219 'partselect' 'mult_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%a_V_20 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 320, i32 335"   --->   Operation 220 'partselect' 'a_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i16 %a_V_20"   --->   Operation 221 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 320, i32 333"   --->   Operation 222 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln1273_22 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_32, i3 0"   --->   Operation 223 'bitconcatenate' 'shl_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (2.10ns)   --->   "%r_V_51 = sub i17 %shl_ln1273_22, i17 %sext_ln1270_7"   --->   Operation 224 'sub' 'r_V_51' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_51, i32 9, i32 16"   --->   Operation 225 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (2.10ns)   --->   "%sub_ln1270_19 = sub i17 %sext_ln1270_7, i17 %shl_ln1273_22"   --->   Operation 226 'sub' 'sub_ln1270_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_19, i32 9, i32 16"   --->   Operation 227 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%a_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 336, i32 351"   --->   Operation 228 'partselect' 'a_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i16 %a_V_21"   --->   Operation 229 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 336, i32 349"   --->   Operation 230 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1273_23 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_33, i3 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (2.10ns)   --->   "%r_V_52 = sub i17 %shl_ln1273_23, i17 %sext_ln1270_8"   --->   Operation 232 'sub' 'r_V_52' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_52, i32 9, i32 16"   --->   Operation 233 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (2.10ns)   --->   "%sub_ln1270_20 = sub i17 %sext_ln1270_8, i17 %shl_ln1273_23"   --->   Operation 234 'sub' 'sub_ln1270_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_62 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_20, i32 9, i32 16"   --->   Operation 235 'partselect' 'mult_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%a_V_22 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 352, i32 367"   --->   Operation 236 'partselect' 'a_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i16 %a_V_22"   --->   Operation 237 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 352, i32 365"   --->   Operation 238 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_34, i3 0"   --->   Operation 239 'bitconcatenate' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (2.10ns)   --->   "%sub_ln1270_21 = sub i17 %sext_ln1273_21, i17 %p_shl14"   --->   Operation 240 'sub' 'sub_ln1270_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%mult_V_63 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_21, i32 9, i32 16"   --->   Operation 241 'partselect' 'mult_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 352, i32 367"   --->   Operation 242 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln1273_24 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_35, i1 0"   --->   Operation 243 'bitconcatenate' 'shl_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (2.10ns)   --->   "%r_V_53 = sub i17 %p_shl14, i17 %shl_ln1273_24"   --->   Operation 244 'sub' 'r_V_53' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_53, i32 9, i32 16"   --->   Operation 245 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%a_V_23 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 368, i32 383"   --->   Operation 246 'partselect' 'a_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i16 %a_V_23"   --->   Operation 247 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 368, i32 381"   --->   Operation 248 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_shl16 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_36, i3 0"   --->   Operation 249 'bitconcatenate' 'p_shl16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (2.10ns)   --->   "%sub_ln1270_22 = sub i17 %sext_ln1273_22, i17 %p_shl16"   --->   Operation 250 'sub' 'sub_ln1270_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_22, i32 9, i32 16"   --->   Operation 251 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 368, i32 383"   --->   Operation 252 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln1273_25 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_37, i1 0"   --->   Operation 253 'bitconcatenate' 'shl_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (2.10ns)   --->   "%r_V_54 = sub i17 %p_shl16, i17 %shl_ln1273_25"   --->   Operation 254 'sub' 'r_V_54' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_54, i32 9, i32 16"   --->   Operation 255 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (2.10ns)   --->   "%r_V_55 = sub i17 0, i17 %p_shl16"   --->   Operation 256 'sub' 'r_V_55' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_55, i32 9, i32 16"   --->   Operation 257 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%a_V_109 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 384, i32 399"   --->   Operation 258 'partselect' 'a_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i16 %a_V_109"   --->   Operation 259 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 384, i32 397"   --->   Operation 260 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_38, i3 0"   --->   Operation 261 'bitconcatenate' 'p_shl18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (2.10ns)   --->   "%sub_ln1270_23 = sub i17 %sext_ln1270_9, i17 %p_shl18"   --->   Operation 262 'sub' 'sub_ln1270_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%mult_V_68 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_23, i32 9, i32 16"   --->   Operation 263 'partselect' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 400, i32 413"   --->   Operation 264 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln1273_26 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_39, i3 0"   --->   Operation 265 'bitconcatenate' 'shl_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 400, i32 415"   --->   Operation 266 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln1273_27 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_40, i1 0"   --->   Operation 267 'bitconcatenate' 'shl_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (2.10ns)   --->   "%r_V_57 = sub i17 %shl_ln1273_27, i17 %shl_ln1273_26"   --->   Operation 268 'sub' 'r_V_57' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%mult_V_69 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_57, i32 9, i32 16"   --->   Operation 269 'partselect' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (2.10ns)   --->   "%r_V_58 = sub i17 %shl_ln1273_26, i17 %shl_ln1273_27"   --->   Operation 270 'sub' 'r_V_58' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_58, i32 9, i32 16"   --->   Operation 271 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%a_V_25 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 416, i32 431"   --->   Operation 272 'partselect' 'a_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i16 %a_V_25"   --->   Operation 273 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 416, i32 429"   --->   Operation 274 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln1273_28 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_41, i3 0"   --->   Operation 275 'bitconcatenate' 'shl_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 416, i32 431"   --->   Operation 276 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln1273_29 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_42, i1 0"   --->   Operation 277 'bitconcatenate' 'shl_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (2.10ns)   --->   "%r_V_59 = sub i17 %shl_ln1273_29, i17 %shl_ln1273_28"   --->   Operation 278 'sub' 'r_V_59' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%mult_V_71 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_59, i32 9, i32 16"   --->   Operation 279 'partselect' 'mult_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (2.10ns)   --->   "%r_V_60 = sub i17 0, i17 %shl_ln1273_28"   --->   Operation 280 'sub' 'r_V_60' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_60, i32 9, i32 16"   --->   Operation 281 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (2.10ns)   --->   "%sub_ln1270_24 = sub i17 %sext_ln1270_10, i17 %shl_ln1273_28"   --->   Operation 282 'sub' 'sub_ln1270_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%mult_V_73 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_24, i32 9, i32 16"   --->   Operation 283 'partselect' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 432, i32 445"   --->   Operation 284 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1273_30 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_43, i3 0"   --->   Operation 285 'bitconcatenate' 'shl_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 432, i32 447"   --->   Operation 286 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln1273_31 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_44, i1 0"   --->   Operation 287 'bitconcatenate' 'shl_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (2.10ns)   --->   "%r_V_61 = sub i17 %shl_ln1273_31, i17 %shl_ln1273_30"   --->   Operation 288 'sub' 'r_V_61' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%mult_V_74 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_61, i32 9, i32 16"   --->   Operation 289 'partselect' 'mult_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%a_V_26 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 448, i32 463"   --->   Operation 290 'partselect' 'a_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i16 %a_V_26"   --->   Operation 291 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 448, i32 461"   --->   Operation 292 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln1273_32 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_45, i3 0"   --->   Operation 293 'bitconcatenate' 'shl_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 448, i32 463"   --->   Operation 294 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1273_33 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_46, i1 0"   --->   Operation 295 'bitconcatenate' 'shl_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (2.10ns)   --->   "%r_V_62 = sub i17 %shl_ln1273_33, i17 %shl_ln1273_32"   --->   Operation 296 'sub' 'r_V_62' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_62, i32 9, i32 16"   --->   Operation 297 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (2.10ns)   --->   "%sub_ln1270_25 = sub i17 %sext_ln1270_11, i17 %shl_ln1273_32"   --->   Operation 298 'sub' 'sub_ln1270_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_25, i32 9, i32 16"   --->   Operation 299 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%a_V_110 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 464, i32 479"   --->   Operation 300 'partselect' 'a_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i16 %a_V_110"   --->   Operation 301 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 464, i32 477"   --->   Operation 302 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_47, i3 0"   --->   Operation 303 'bitconcatenate' 'p_shl19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (2.10ns)   --->   "%sub_ln1270_26 = sub i17 %sext_ln1270_12, i17 %p_shl19"   --->   Operation 304 'sub' 'sub_ln1270_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_26, i32 9, i32 16"   --->   Operation 305 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%a_V_28 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 480, i32 495"   --->   Operation 306 'partselect' 'a_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i16 %a_V_28"   --->   Operation 307 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 480, i32 493"   --->   Operation 308 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln1273_34 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_48, i3 0"   --->   Operation 309 'bitconcatenate' 'shl_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 480, i32 495"   --->   Operation 310 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1273_35 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_49, i1 0"   --->   Operation 311 'bitconcatenate' 'shl_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (2.10ns)   --->   "%r_V_64 = sub i17 %shl_ln1273_35, i17 %shl_ln1273_34"   --->   Operation 312 'sub' 'r_V_64' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%mult_V_78 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_64, i32 9, i32 16"   --->   Operation 313 'partselect' 'mult_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (2.10ns)   --->   "%r_V_65 = sub i17 %shl_ln1273_34, i17 %shl_ln1273_35"   --->   Operation 314 'sub' 'r_V_65' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%mult_V_79 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_65, i32 9, i32 16"   --->   Operation 315 'partselect' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (2.10ns)   --->   "%sub_ln1270_27 = sub i17 %sext_ln1270_13, i17 %shl_ln1273_34"   --->   Operation 316 'sub' 'sub_ln1270_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_27, i32 9, i32 16"   --->   Operation 317 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 496, i32 509"   --->   Operation 318 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln1273_36 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_50, i3 0"   --->   Operation 319 'bitconcatenate' 'shl_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 496, i32 511"   --->   Operation 320 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln1273_37 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_51, i1 0"   --->   Operation 321 'bitconcatenate' 'shl_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (2.10ns)   --->   "%r_V_66 = sub i17 %shl_ln1273_37, i17 %shl_ln1273_36"   --->   Operation 322 'sub' 'r_V_66' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_66, i32 9, i32 16"   --->   Operation 323 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (2.10ns)   --->   "%r_V_67 = sub i17 %shl_ln1273_36, i17 %shl_ln1273_37"   --->   Operation 324 'sub' 'r_V_67' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_67, i32 9, i32 16"   --->   Operation 325 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%a_V_29 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 512, i32 527"   --->   Operation 326 'partselect' 'a_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i16 %a_V_29"   --->   Operation 327 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 512, i32 526"   --->   Operation 328 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1273_38 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_52, i2 0"   --->   Operation 329 'bitconcatenate' 'shl_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (2.10ns)   --->   "%r_V_68 = add i17 %shl_ln1273_38, i17 %sext_ln1270_14"   --->   Operation 330 'add' 'r_V_68' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_68, i32 9, i32 16"   --->   Operation 331 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 512, i32 525"   --->   Operation 332 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_53, i3 0"   --->   Operation 333 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (2.10ns)   --->   "%sub_ln1270_28 = sub i17 %sext_ln1270_14, i17 %p_shl20"   --->   Operation 334 'sub' 'sub_ln1270_28' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%mult_V_84 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_28, i32 9, i32 16"   --->   Operation 335 'partselect' 'mult_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%a_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 544, i32 559"   --->   Operation 336 'partselect' 'a_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i16 %a_V_30"   --->   Operation 337 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 544, i32 558"   --->   Operation 338 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln1273_39 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_54, i2 0"   --->   Operation 339 'bitconcatenate' 'shl_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i17 0, i17 %shl_ln1273_39"   --->   Operation 340 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 341 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_69 = sub i17 %sub_ln1273, i17 %sext_ln1273_23"   --->   Operation 341 'sub' 'r_V_69' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%mult_V_85 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_69, i32 9, i32 16"   --->   Operation 342 'partselect' 'mult_V_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (2.10ns)   --->   "%r_V_70 = add i17 %shl_ln1273_39, i17 %sext_ln1273_23"   --->   Operation 343 'add' 'r_V_70' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_70, i32 9, i32 16"   --->   Operation 344 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 544, i32 557"   --->   Operation 345 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln1273_40 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_55, i3 0"   --->   Operation 346 'bitconcatenate' 'shl_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 544, i32 559"   --->   Operation 347 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln1273_41 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_56, i1 0"   --->   Operation 348 'bitconcatenate' 'shl_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (2.10ns)   --->   "%r_V_71 = sub i17 %shl_ln1273_41, i17 %shl_ln1273_40"   --->   Operation 349 'sub' 'r_V_71' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mult_V_87 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_71, i32 9, i32 16"   --->   Operation 350 'partselect' 'mult_V_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%a_V_111 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 560, i32 575"   --->   Operation 351 'partselect' 'a_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %a_V_111" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 352 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 560, i32 574"   --->   Operation 353 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln1273_42 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_57, i2 0"   --->   Operation 354 'bitconcatenate' 'shl_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_7 = sub i17 0, i17 %shl_ln1273_42"   --->   Operation 355 'sub' 'sub_ln1273_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 356 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_73 = sub i17 %sub_ln1273_7, i17 %sext_ln70"   --->   Operation 356 'sub' 'r_V_73' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%mult_V_88 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_73, i32 9, i32 16"   --->   Operation 357 'partselect' 'mult_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%a_V_32 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 576, i32 591"   --->   Operation 358 'partselect' 'a_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i16 %a_V_32"   --->   Operation 359 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 576, i32 589"   --->   Operation 360 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln1273_43 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_58, i3 0"   --->   Operation 361 'bitconcatenate' 'shl_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 576, i32 591"   --->   Operation 362 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln1273_44 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_59, i1 0"   --->   Operation 363 'bitconcatenate' 'shl_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (2.10ns)   --->   "%r_V_74 = sub i17 %shl_ln1273_44, i17 %shl_ln1273_43"   --->   Operation 364 'sub' 'r_V_74' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_89 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_74, i32 9, i32 16"   --->   Operation 365 'partselect' 'mult_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 576, i32 590"   --->   Operation 366 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln1273_45 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_60, i2 0"   --->   Operation 367 'bitconcatenate' 'shl_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (2.10ns)   --->   "%r_V_75 = add i17 %shl_ln1273_45, i17 %sext_ln1273_24"   --->   Operation 368 'add' 'r_V_75' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%mult_V_90 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_75, i32 9, i32 16"   --->   Operation 369 'partselect' 'mult_V_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 592, i32 605"   --->   Operation 370 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln1273_46 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_61, i3 0"   --->   Operation 371 'bitconcatenate' 'shl_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 592, i32 607"   --->   Operation 372 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%shl_ln1273_47 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_62, i1 0"   --->   Operation 373 'bitconcatenate' 'shl_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (2.10ns)   --->   "%r_V_76 = sub i17 %shl_ln1273_47, i17 %shl_ln1273_46"   --->   Operation 374 'sub' 'r_V_76' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%mult_V_91 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_76, i32 9, i32 16"   --->   Operation 375 'partselect' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%a_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 608, i32 623"   --->   Operation 376 'partselect' 'a_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i16 %a_V_33"   --->   Operation 377 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 608, i32 622"   --->   Operation 378 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln1273_48 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_63, i2 0"   --->   Operation 379 'bitconcatenate' 'shl_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_11 = sub i17 0, i17 %shl_ln1273_48"   --->   Operation 380 'sub' 'sub_ln1273_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 381 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_77 = sub i17 %sub_ln1273_11, i17 %sext_ln1273_25"   --->   Operation 381 'sub' 'r_V_77' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%mult_V_92 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_77, i32 9, i32 16"   --->   Operation 382 'partselect' 'mult_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (2.10ns)   --->   "%r_V_78 = add i17 %shl_ln1273_48, i17 %sext_ln1273_25"   --->   Operation 383 'add' 'r_V_78' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_78, i32 9, i32 16"   --->   Operation 384 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%a_V_112 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 624, i32 639"   --->   Operation 385 'partselect' 'a_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i16 %a_V_112" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 386 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 624, i32 638"   --->   Operation 387 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln1273_49 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_64, i2 0"   --->   Operation 388 'bitconcatenate' 'shl_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_13 = sub i17 0, i17 %shl_ln1273_49"   --->   Operation 389 'sub' 'sub_ln1273_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 390 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_80 = sub i17 %sub_ln1273_13, i17 %sext_ln70_1"   --->   Operation 390 'sub' 'r_V_80' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%mult_V_94 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_80, i32 9, i32 16"   --->   Operation 391 'partselect' 'mult_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%a_V_113 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 640, i32 655"   --->   Operation 392 'partselect' 'a_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i16 %a_V_113" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 393 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 640, i32 654"   --->   Operation 394 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln1273_50 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_65, i2 0"   --->   Operation 395 'bitconcatenate' 'shl_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_15 = sub i17 0, i17 %shl_ln1273_50"   --->   Operation 396 'sub' 'sub_ln1273_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 397 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_82 = sub i17 %sub_ln1273_15, i17 %sext_ln70_2"   --->   Operation 397 'sub' 'r_V_82' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_82, i32 9, i32 16"   --->   Operation 398 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%a_V_114 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 656, i32 671"   --->   Operation 399 'partselect' 'a_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i16 %a_V_114" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 400 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 656, i32 670"   --->   Operation 401 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln1273_51 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_66, i2 0"   --->   Operation 402 'bitconcatenate' 'shl_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_17 = sub i17 0, i17 %shl_ln1273_51"   --->   Operation 403 'sub' 'sub_ln1273_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 404 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_84 = sub i17 %sub_ln1273_17, i17 %sext_ln70_3"   --->   Operation 404 'sub' 'r_V_84' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%mult_V_96 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_84, i32 9, i32 16"   --->   Operation 405 'partselect' 'mult_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%a_V_115 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 704, i32 719"   --->   Operation 406 'partselect' 'a_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i16 %a_V_115" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 407 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 704, i32 718"   --->   Operation 408 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln1273_52 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_67, i2 0"   --->   Operation 409 'bitconcatenate' 'shl_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_19 = sub i17 0, i17 %shl_ln1273_52"   --->   Operation 410 'sub' 'sub_ln1273_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 411 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_86 = sub i17 %sub_ln1273_19, i17 %sext_ln70_4"   --->   Operation 411 'sub' 'r_V_86' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_86, i32 9, i32 16"   --->   Operation 412 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1168, i32 1182"   --->   Operation 413 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln1273_53 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_68, i2 0"   --->   Operation 414 'bitconcatenate' 'shl_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (2.10ns)   --->   "%r_V_87 = sub i17 0, i17 %shl_ln1273_53"   --->   Operation 415 'sub' 'r_V_87' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_87, i32 9, i32 16"   --->   Operation 416 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1191, i32 1198"   --->   Operation 417 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1207, i32 1214"   --->   Operation 418 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%mult_V_101 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1239, i32 1246"   --->   Operation 419 'partselect' 'mult_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1271, i32 1278"   --->   Operation 420 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1264, i32 1278"   --->   Operation 421 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln1273_54 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_69, i2 0"   --->   Operation 422 'bitconcatenate' 'shl_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (2.10ns)   --->   "%r_V_88 = sub i17 0, i17 %shl_ln1273_54"   --->   Operation 423 'sub' 'r_V_88' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_88, i32 9, i32 16"   --->   Operation 424 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1303, i32 1310"   --->   Operation 425 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%a_V_38 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1312, i32 1327"   --->   Operation 426 'partselect' 'a_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i16 %a_V_38"   --->   Operation 427 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1312, i32 1326"   --->   Operation 428 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln1273_55 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_70, i2 0"   --->   Operation 429 'bitconcatenate' 'shl_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (2.10ns)   --->   "%r_V_89 = add i17 %shl_ln1273_55, i17 %sext_ln1273_26"   --->   Operation 430 'add' 'r_V_89' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_89, i32 9, i32 16"   --->   Operation 431 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (2.10ns)   --->   "%r_V_90 = sub i17 0, i17 %shl_ln1273_55"   --->   Operation 432 'sub' 'r_V_90' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%mult_V_106 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_90, i32 9, i32 16"   --->   Operation 433 'partselect' 'mult_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_107 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1319, i32 1326"   --->   Operation 434 'partselect' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%a_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1328, i32 1343"   --->   Operation 435 'partselect' 'a_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i16 %a_V_39"   --->   Operation 436 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1328, i32 1342"   --->   Operation 437 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln1273_56 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_71, i2 0"   --->   Operation 438 'bitconcatenate' 'shl_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (2.10ns)   --->   "%r_V_91 = add i17 %shl_ln1273_56, i17 %sext_ln1273_27"   --->   Operation 439 'add' 'r_V_91' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%mult_V_108 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_91, i32 9, i32 16"   --->   Operation 440 'partselect' 'mult_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_24 = sub i17 0, i17 %shl_ln1273_56"   --->   Operation 441 'sub' 'sub_ln1273_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 442 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_92 = sub i17 %sub_ln1273_24, i17 %sext_ln1273_27"   --->   Operation 442 'sub' 'r_V_92' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%mult_V_109 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_92, i32 9, i32 16"   --->   Operation 443 'partselect' 'mult_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%a_V_40 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1344, i32 1359"   --->   Operation 444 'partselect' 'a_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1351, i32 1358"   --->   Operation 445 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i16 %a_V_40"   --->   Operation 446 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1344, i32 1358"   --->   Operation 447 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln1273_57 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_72, i2 0"   --->   Operation 448 'bitconcatenate' 'shl_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_26 = sub i17 0, i17 %shl_ln1273_57"   --->   Operation 449 'sub' 'sub_ln1273_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 450 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_93 = sub i17 %sub_ln1273_26, i17 %sext_ln1273_28"   --->   Operation 450 'sub' 'r_V_93' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_93, i32 9, i32 16"   --->   Operation 451 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (2.10ns)   --->   "%r_V_94 = add i17 %shl_ln1273_57, i17 %sext_ln1273_28"   --->   Operation 452 'add' 'r_V_94' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_94, i32 9, i32 16"   --->   Operation 453 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%a_V_41 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1360, i32 1375"   --->   Operation 454 'partselect' 'a_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i16 %a_V_41"   --->   Operation 455 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1360, i32 1374"   --->   Operation 456 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%shl_ln1273_58 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_73, i2 0"   --->   Operation 457 'bitconcatenate' 'shl_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_28 = sub i17 0, i17 %shl_ln1273_58"   --->   Operation 458 'sub' 'sub_ln1273_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 459 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_95 = sub i17 %sub_ln1273_28, i17 %sext_ln1273_29"   --->   Operation 459 'sub' 'r_V_95' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%mult_V_113 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_95, i32 9, i32 16"   --->   Operation 460 'partselect' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1367, i32 1374"   --->   Operation 461 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%a_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1376, i32 1391"   --->   Operation 462 'partselect' 'a_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i16 %a_V_42"   --->   Operation 463 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1376, i32 1390"   --->   Operation 464 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%shl_ln1273_59 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_74, i2 0"   --->   Operation 465 'bitconcatenate' 'shl_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (2.10ns)   --->   "%r_V_96 = add i17 %shl_ln1273_59, i17 %sext_ln1273_30"   --->   Operation 466 'add' 'r_V_96' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_115 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_96, i32 9, i32 16"   --->   Operation 467 'partselect' 'mult_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%a_V_43 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1392, i32 1407"   --->   Operation 468 'partselect' 'a_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i16 %a_V_43"   --->   Operation 469 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1392, i32 1405"   --->   Operation 470 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln1273_60 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_75, i3 0"   --->   Operation 471 'bitconcatenate' 'shl_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1392, i32 1407"   --->   Operation 472 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln1273_61 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_76, i1 0"   --->   Operation 473 'bitconcatenate' 'shl_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (2.10ns)   --->   "%r_V_97 = sub i17 %shl_ln1273_60, i17 %shl_ln1273_61"   --->   Operation 474 'sub' 'r_V_97' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_97, i32 9, i32 16"   --->   Operation 475 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1392, i32 1406"   --->   Operation 476 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln1273_62 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_77, i2 0"   --->   Operation 477 'bitconcatenate' 'shl_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (2.10ns)   --->   "%r_V_98 = add i17 %shl_ln1273_62, i17 %sext_ln1273_31"   --->   Operation 478 'add' 'r_V_98' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_98, i32 9, i32 16"   --->   Operation 479 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%a_V_44 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1408, i32 1423"   --->   Operation 480 'partselect' 'a_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i16 %a_V_44"   --->   Operation 481 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1408, i32 1422"   --->   Operation 482 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln1273_63 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_78, i2 0"   --->   Operation 483 'bitconcatenate' 'shl_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (2.10ns)   --->   "%r_V_99 = add i17 %shl_ln1273_63, i17 %sext_ln1273_32"   --->   Operation 484 'add' 'r_V_99' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_118 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_99, i32 9, i32 16"   --->   Operation 485 'partselect' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_31 = sub i17 0, i17 %shl_ln1273_63"   --->   Operation 486 'sub' 'sub_ln1273_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 487 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_100 = sub i17 %sub_ln1273_31, i17 %sext_ln1273_32"   --->   Operation 487 'sub' 'r_V_100' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_100, i32 9, i32 16"   --->   Operation 488 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1408, i32 1421"   --->   Operation 489 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln1273_64 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_79, i3 0"   --->   Operation 490 'bitconcatenate' 'shl_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1408, i32 1423"   --->   Operation 491 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln1273_65 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_80, i1 0"   --->   Operation 492 'bitconcatenate' 'shl_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (2.10ns)   --->   "%r_V_101 = sub i17 %shl_ln1273_64, i17 %shl_ln1273_65"   --->   Operation 493 'sub' 'r_V_101' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_101, i32 9, i32 16"   --->   Operation 494 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1424, i32 1437"   --->   Operation 495 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln1273_66 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_81, i3 0"   --->   Operation 496 'bitconcatenate' 'shl_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1424, i32 1439"   --->   Operation 497 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%shl_ln1273_67 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_82, i1 0"   --->   Operation 498 'bitconcatenate' 'shl_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (2.10ns)   --->   "%r_V_102 = sub i17 %shl_ln1273_66, i17 %shl_ln1273_67"   --->   Operation 499 'sub' 'r_V_102' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%mult_V_121 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_102, i32 9, i32 16"   --->   Operation 500 'partselect' 'mult_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%a_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1440, i32 1455"   --->   Operation 501 'partselect' 'a_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i16 %a_V_45"   --->   Operation 502 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1440, i32 1453"   --->   Operation 503 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln1273_68 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_83, i3 0"   --->   Operation 504 'bitconcatenate' 'shl_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1440, i32 1455"   --->   Operation 505 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%shl_ln1273_69 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_84, i1 0"   --->   Operation 506 'bitconcatenate' 'shl_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (2.10ns)   --->   "%r_V_103 = sub i17 %shl_ln1273_68, i17 %shl_ln1273_69"   --->   Operation 507 'sub' 'r_V_103' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_103, i32 9, i32 16"   --->   Operation 508 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1440, i32 1454"   --->   Operation 509 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln1273_70 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_85, i2 0"   --->   Operation 510 'bitconcatenate' 'shl_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_36 = sub i17 0, i17 %shl_ln1273_70"   --->   Operation 511 'sub' 'sub_ln1273_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 512 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_104 = sub i17 %sub_ln1273_36, i17 %sext_ln1273_33"   --->   Operation 512 'sub' 'r_V_104' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%mult_V_123 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_104, i32 9, i32 16"   --->   Operation 513 'partselect' 'mult_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (2.10ns)   --->   "%r_V_105 = add i17 %shl_ln1273_70, i17 %sext_ln1273_33"   --->   Operation 514 'add' 'r_V_105' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_105, i32 9, i32 16"   --->   Operation 515 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1456, i32 1469"   --->   Operation 516 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%shl_ln1273_71 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_86, i3 0"   --->   Operation 517 'bitconcatenate' 'shl_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1456, i32 1471"   --->   Operation 518 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln1273_72 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_87, i1 0"   --->   Operation 519 'bitconcatenate' 'shl_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (2.10ns)   --->   "%r_V_106 = sub i17 %shl_ln1273_71, i17 %shl_ln1273_72"   --->   Operation 520 'sub' 'r_V_106' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%mult_V_125 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_106, i32 9, i32 16"   --->   Operation 521 'partselect' 'mult_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%a_V_46 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1472, i32 1487"   --->   Operation 522 'partselect' 'a_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i16 %a_V_46"   --->   Operation 523 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1472, i32 1486"   --->   Operation 524 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln1273_73 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_88, i2 0"   --->   Operation 525 'bitconcatenate' 'shl_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (2.10ns)   --->   "%r_V_107 = add i17 %shl_ln1273_73, i17 %sext_ln1273_34"   --->   Operation 526 'add' 'r_V_107' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%mult_V_126 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_107, i32 9, i32 16"   --->   Operation 527 'partselect' 'mult_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1488, i32 1501"   --->   Operation 528 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln1273_74 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_89, i3 0"   --->   Operation 529 'bitconcatenate' 'shl_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1488, i32 1503"   --->   Operation 530 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln1273_75 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_90, i1 0"   --->   Operation 531 'bitconcatenate' 'shl_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (2.10ns)   --->   "%r_V_108 = sub i17 %shl_ln1273_74, i17 %shl_ln1273_75"   --->   Operation 532 'sub' 'r_V_108' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%mult_V_127 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_108, i32 9, i32 16"   --->   Operation 533 'partselect' 'mult_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (2.10ns)   --->   "%r_V_109 = sub i17 %shl_ln1273_75, i17 %shl_ln1273_74"   --->   Operation 534 'sub' 'r_V_109' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%mult_V_128 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_109, i32 9, i32 16"   --->   Operation 535 'partselect' 'mult_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%a_V_47 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1504, i32 1519"   --->   Operation 536 'partselect' 'a_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i16 %a_V_47"   --->   Operation 537 'sext' 'sext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1504, i32 1517"   --->   Operation 538 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln1273_76 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_91, i3 0"   --->   Operation 539 'bitconcatenate' 'shl_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1504, i32 1519"   --->   Operation 540 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln1273_77 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_92, i1 0"   --->   Operation 541 'bitconcatenate' 'shl_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (2.10ns)   --->   "%r_V_110 = sub i17 %shl_ln1273_76, i17 %shl_ln1273_77"   --->   Operation 542 'sub' 'r_V_110' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_110, i32 9, i32 16"   --->   Operation 543 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1504, i32 1518"   --->   Operation 544 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%shl_ln1273_78 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_93, i2 0"   --->   Operation 545 'bitconcatenate' 'shl_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_42 = sub i17 0, i17 %shl_ln1273_78"   --->   Operation 546 'sub' 'sub_ln1273_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 547 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_111 = sub i17 %sub_ln1273_42, i17 %sext_ln1273_35"   --->   Operation 547 'sub' 'r_V_111' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_111, i32 9, i32 16"   --->   Operation 548 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%a_V_48 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1520, i32 1535"   --->   Operation 549 'partselect' 'a_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i16 %a_V_48"   --->   Operation 550 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1520, i32 1533"   --->   Operation 551 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln1273_79 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_94, i3 0"   --->   Operation 552 'bitconcatenate' 'shl_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1520, i32 1535"   --->   Operation 553 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln1273_80 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_95, i1 0"   --->   Operation 554 'bitconcatenate' 'shl_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (2.10ns)   --->   "%r_V_112 = sub i17 %shl_ln1273_79, i17 %shl_ln1273_80"   --->   Operation 555 'sub' 'r_V_112' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_112, i32 9, i32 16"   --->   Operation 556 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (2.10ns)   --->   "%sub_ln1270_29 = sub i17 %sext_ln1270_15, i17 %shl_ln1273_79"   --->   Operation 557 'sub' 'sub_ln1270_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%mult_V_132 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_29, i32 9, i32 16"   --->   Operation 558 'partselect' 'mult_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (2.10ns)   --->   "%r_V_113 = sub i17 %shl_ln1273_79, i17 %sext_ln1270_15"   --->   Operation 559 'sub' 'r_V_113' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%mult_V_133 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_113, i32 9, i32 16"   --->   Operation 560 'partselect' 'mult_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%a_V_49 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1536, i32 1551"   --->   Operation 561 'partselect' 'a_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i16 %a_V_49"   --->   Operation 562 'sext' 'sext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1536, i32 1549"   --->   Operation 563 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln1273_81 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_96, i3 0"   --->   Operation 564 'bitconcatenate' 'shl_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (2.10ns)   --->   "%r_V_114 = sub i17 %shl_ln1273_81, i17 %sext_ln1273_36"   --->   Operation 565 'sub' 'r_V_114' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_114, i32 9, i32 16"   --->   Operation 566 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1536, i32 1550"   --->   Operation 567 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln1273_82 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_97, i2 0"   --->   Operation 568 'bitconcatenate' 'shl_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (2.10ns)   --->   "%r_V_115 = add i17 %shl_ln1273_82, i17 %sext_ln1273_36"   --->   Operation 569 'add' 'r_V_115' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_115, i32 9, i32 16"   --->   Operation 570 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1536, i32 1551"   --->   Operation 571 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln1273_83 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_98, i1 0"   --->   Operation 572 'bitconcatenate' 'shl_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (2.10ns)   --->   "%r_V_116 = sub i17 %shl_ln1273_81, i17 %shl_ln1273_83"   --->   Operation 573 'sub' 'r_V_116' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_116, i32 9, i32 16"   --->   Operation 574 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%a_V_50 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1552, i32 1567"   --->   Operation 575 'partselect' 'a_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i16 %a_V_50"   --->   Operation 576 'sext' 'sext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1552, i32 1565"   --->   Operation 577 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln1273_84 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_99, i3 0"   --->   Operation 578 'bitconcatenate' 'shl_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1552, i32 1567"   --->   Operation 579 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%shl_ln1273_85 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_100, i1 0"   --->   Operation 580 'bitconcatenate' 'shl_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (2.10ns)   --->   "%r_V_117 = sub i17 %shl_ln1273_84, i17 %shl_ln1273_85"   --->   Operation 581 'sub' 'r_V_117' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%mult_V_137 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_117, i32 9, i32 16"   --->   Operation 582 'partselect' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (2.10ns)   --->   "%r_V_118 = sub i17 %shl_ln1273_84, i17 %sext_ln1273_37"   --->   Operation 583 'sub' 'r_V_118' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_118, i32 9, i32 16"   --->   Operation 584 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i15 @_ssdm_op_PartSelect.i15.i2576.i32.i32, i2576 %p_read87, i32 1552, i32 1566"   --->   Operation 585 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%shl_ln1273_86 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %tmp_101, i2 0"   --->   Operation 586 'bitconcatenate' 'shl_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_50 = sub i17 0, i17 %shl_ln1273_86"   --->   Operation 587 'sub' 'sub_ln1273_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 588 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_119 = sub i17 %sub_ln1273_50, i17 %sext_ln1273_37"   --->   Operation 588 'sub' 'r_V_119' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_119, i32 9, i32 16"   --->   Operation 589 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%a_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1568, i32 1583"   --->   Operation 590 'partselect' 'a_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i16 %a_V_51"   --->   Operation 591 'sext' 'sext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1568, i32 1581"   --->   Operation 592 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln1273_87 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_102, i3 0"   --->   Operation 593 'bitconcatenate' 'shl_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (2.10ns)   --->   "%r_V_120 = sub i17 %shl_ln1273_87, i17 %sext_ln1273_38"   --->   Operation 594 'sub' 'r_V_120' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%mult_V_140 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_120, i32 9, i32 16"   --->   Operation 595 'partselect' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1568, i32 1583"   --->   Operation 596 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln1273_88 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_103, i1 0"   --->   Operation 597 'bitconcatenate' 'shl_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (2.10ns)   --->   "%r_V_121 = sub i17 %shl_ln1273_87, i17 %shl_ln1273_88"   --->   Operation 598 'sub' 'r_V_121' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_141 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_121, i32 9, i32 16"   --->   Operation 599 'partselect' 'mult_V_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%a_V_52 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1584, i32 1599"   --->   Operation 600 'partselect' 'a_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i16 %a_V_52"   --->   Operation 601 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1584, i32 1597"   --->   Operation 602 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln1273_89 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_104, i3 0"   --->   Operation 603 'bitconcatenate' 'shl_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (2.10ns)   --->   "%r_V_122 = sub i17 %shl_ln1273_89, i17 %sext_ln1273_39"   --->   Operation 604 'sub' 'r_V_122' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%mult_V_142 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_122, i32 9, i32 16"   --->   Operation 605 'partselect' 'mult_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1584, i32 1599"   --->   Operation 606 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln1273_90 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_105, i1 0"   --->   Operation 607 'bitconcatenate' 'shl_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (2.10ns)   --->   "%r_V_123 = sub i17 %shl_ln1273_89, i17 %shl_ln1273_90"   --->   Operation 608 'sub' 'r_V_123' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%mult_V_143 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_123, i32 9, i32 16"   --->   Operation 609 'partselect' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%a_V_53 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1600, i32 1615"   --->   Operation 610 'partselect' 'a_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i16 %a_V_53"   --->   Operation 611 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1600, i32 1613"   --->   Operation 612 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%shl_ln1273_91 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_106, i3 0"   --->   Operation 613 'bitconcatenate' 'shl_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (2.10ns)   --->   "%r_V_124 = sub i17 %shl_ln1273_91, i17 %sext_ln1273_40"   --->   Operation 614 'sub' 'r_V_124' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%mult_V_144 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_124, i32 9, i32 16"   --->   Operation 615 'partselect' 'mult_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1600, i32 1615"   --->   Operation 616 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln1273_92 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_107, i1 0"   --->   Operation 617 'bitconcatenate' 'shl_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (2.10ns)   --->   "%r_V_125 = sub i17 %shl_ln1273_91, i17 %shl_ln1273_92"   --->   Operation 618 'sub' 'r_V_125' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%mult_V_145 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_125, i32 9, i32 16"   --->   Operation 619 'partselect' 'mult_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (2.10ns)   --->   "%r_V_126 = sub i17 %shl_ln1273_92, i17 %shl_ln1273_91"   --->   Operation 620 'sub' 'r_V_126' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%mult_V_146 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_126, i32 9, i32 16"   --->   Operation 621 'partselect' 'mult_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%a_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1616, i32 1631"   --->   Operation 622 'partselect' 'a_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i16 %a_V_54"   --->   Operation 623 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1616, i32 1629"   --->   Operation 624 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%shl_ln1273_93 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_108, i3 0"   --->   Operation 625 'bitconcatenate' 'shl_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1616, i32 1631"   --->   Operation 626 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln1273_94 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_109, i1 0"   --->   Operation 627 'bitconcatenate' 'shl_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (2.10ns)   --->   "%r_V_127 = sub i17 %shl_ln1273_94, i17 %shl_ln1273_93"   --->   Operation 628 'sub' 'r_V_127' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%mult_V_147 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_127, i32 9, i32 16"   --->   Operation 629 'partselect' 'mult_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (2.10ns)   --->   "%r_V_128 = sub i17 %shl_ln1273_93, i17 %sext_ln1273_41"   --->   Operation 630 'sub' 'r_V_128' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%mult_V_148 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_128, i32 9, i32 16"   --->   Operation 631 'partselect' 'mult_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%a_V_55 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1632, i32 1647"   --->   Operation 632 'partselect' 'a_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i16 %a_V_55"   --->   Operation 633 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1632, i32 1645"   --->   Operation 634 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln1273_95 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_110, i3 0"   --->   Operation 635 'bitconcatenate' 'shl_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (2.10ns)   --->   "%r_V_129 = sub i17 %shl_ln1273_95, i17 %sext_ln1273_42"   --->   Operation 636 'sub' 'r_V_129' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%mult_V_149 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_129, i32 9, i32 16"   --->   Operation 637 'partselect' 'mult_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1638, i32 1645"   --->   Operation 638 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%a_V_56 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1648, i32 1663"   --->   Operation 639 'partselect' 'a_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i16 %a_V_56"   --->   Operation 640 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1648, i32 1661"   --->   Operation 641 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln1273_96 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_111, i3 0"   --->   Operation 642 'bitconcatenate' 'shl_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (2.10ns)   --->   "%r_V_130 = sub i17 %shl_ln1273_96, i17 %sext_ln1273_43"   --->   Operation 643 'sub' 'r_V_130' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%mult_V_151 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_130, i32 9, i32 16"   --->   Operation 644 'partselect' 'mult_V_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (2.10ns)   --->   "%r_V_131 = sub i17 0, i17 %shl_ln1273_96"   --->   Operation 645 'sub' 'r_V_131' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%mult_V_152 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_131, i32 9, i32 16"   --->   Operation 646 'partselect' 'mult_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%a_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1664, i32 1679"   --->   Operation 647 'partselect' 'a_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i16 %a_V_57"   --->   Operation 648 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1664, i32 1677"   --->   Operation 649 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%shl_ln1273_97 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_112, i3 0"   --->   Operation 650 'bitconcatenate' 'shl_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (2.10ns)   --->   "%r_V_132 = sub i17 %shl_ln1273_97, i17 %sext_ln1273_44"   --->   Operation 651 'sub' 'r_V_132' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%mult_V_153 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_132, i32 9, i32 16"   --->   Operation 652 'partselect' 'mult_V_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1670, i32 1677"   --->   Operation 653 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%a_V_58 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1680, i32 1695"   --->   Operation 654 'partselect' 'a_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i16 %a_V_58"   --->   Operation 655 'sext' 'sext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1680, i32 1693"   --->   Operation 656 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%shl_ln1273_98 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_113, i3 0"   --->   Operation 657 'bitconcatenate' 'shl_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (2.10ns)   --->   "%r_V_133 = sub i17 %shl_ln1273_98, i17 %sext_ln1270_16"   --->   Operation 658 'sub' 'r_V_133' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%mult_V_155 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_133, i32 9, i32 16"   --->   Operation 659 'partselect' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1680, i32 1695"   --->   Operation 660 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%shl_ln1273_99 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_114, i1 0"   --->   Operation 661 'bitconcatenate' 'shl_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (2.10ns)   --->   "%r_V_134 = sub i17 %shl_ln1273_98, i17 %shl_ln1273_99"   --->   Operation 662 'sub' 'r_V_134' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%mult_V_156 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_134, i32 9, i32 16"   --->   Operation 663 'partselect' 'mult_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (2.10ns)   --->   "%sub_ln1270_30 = sub i17 %sext_ln1270_16, i17 %shl_ln1273_98"   --->   Operation 664 'sub' 'sub_ln1270_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%mult_V_157 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_30, i32 9, i32 16"   --->   Operation 665 'partselect' 'mult_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%mult_V_158 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1686, i32 1693"   --->   Operation 666 'partselect' 'mult_V_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%a_V_59 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1696, i32 1711"   --->   Operation 667 'partselect' 'a_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%mult_V_159 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1702, i32 1709"   --->   Operation 668 'partselect' 'mult_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i16 %a_V_59"   --->   Operation 669 'sext' 'sext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1696, i32 1709"   --->   Operation 670 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln1273_100 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_115, i3 0"   --->   Operation 671 'bitconcatenate' 'shl_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1696, i32 1711"   --->   Operation 672 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%shl_ln1273_101 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_116, i1 0"   --->   Operation 673 'bitconcatenate' 'shl_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (2.10ns)   --->   "%r_V_135 = sub i17 %shl_ln1273_100, i17 %shl_ln1273_101"   --->   Operation 674 'sub' 'r_V_135' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_135, i32 9, i32 16"   --->   Operation 675 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (2.10ns)   --->   "%sub_ln1270_31 = sub i17 %sext_ln1270_17, i17 %shl_ln1273_100"   --->   Operation 676 'sub' 'sub_ln1270_31' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%mult_V_161 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_31, i32 9, i32 16"   --->   Operation 677 'partselect' 'mult_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (2.10ns)   --->   "%r_V_136 = sub i17 %shl_ln1273_100, i17 %sext_ln1270_17"   --->   Operation 678 'sub' 'r_V_136' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%mult_V_162 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_136, i32 9, i32 16"   --->   Operation 679 'partselect' 'mult_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%a_V_60 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1712, i32 1727"   --->   Operation 680 'partselect' 'a_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%mult_V_163 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1718, i32 1725"   --->   Operation 681 'partselect' 'mult_V_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i16 %a_V_60"   --->   Operation 682 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1712, i32 1725"   --->   Operation 683 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%shl_ln1273_102 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_117, i3 0"   --->   Operation 684 'bitconcatenate' 'shl_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1712, i32 1727"   --->   Operation 685 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%shl_ln1273_103 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_118, i1 0"   --->   Operation 686 'bitconcatenate' 'shl_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (2.10ns)   --->   "%r_V_137 = sub i17 %shl_ln1273_102, i17 %shl_ln1273_103"   --->   Operation 687 'sub' 'r_V_137' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%mult_V_164 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_137, i32 9, i32 16"   --->   Operation 688 'partselect' 'mult_V_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (2.10ns)   --->   "%r_V_138 = sub i17 %shl_ln1273_103, i17 %shl_ln1273_102"   --->   Operation 689 'sub' 'r_V_138' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%mult_V_165 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_138, i32 9, i32 16"   --->   Operation 690 'partselect' 'mult_V_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (2.10ns)   --->   "%r_V_139 = sub i17 %shl_ln1273_102, i17 %sext_ln1273_45"   --->   Operation 691 'sub' 'r_V_139' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_139, i32 9, i32 16"   --->   Operation 692 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%a_V_61 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1728, i32 1743"   --->   Operation 693 'partselect' 'a_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln1270_18 = sext i16 %a_V_61"   --->   Operation 694 'sext' 'sext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1728, i32 1741"   --->   Operation 695 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln1273_104 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_119, i3 0"   --->   Operation 696 'bitconcatenate' 'shl_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (2.10ns)   --->   "%r_V_140 = sub i17 %shl_ln1273_104, i17 %sext_ln1270_18"   --->   Operation 697 'sub' 'r_V_140' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%mult_V_167 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_140, i32 9, i32 16"   --->   Operation 698 'partselect' 'mult_V_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1728, i32 1743"   --->   Operation 699 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%shl_ln1273_105 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_120, i1 0"   --->   Operation 700 'bitconcatenate' 'shl_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (2.10ns)   --->   "%r_V_141 = sub i17 %shl_ln1273_104, i17 %shl_ln1273_105"   --->   Operation 701 'sub' 'r_V_141' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%mult_V_168 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_141, i32 9, i32 16"   --->   Operation 702 'partselect' 'mult_V_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (2.10ns)   --->   "%sub_ln1270_32 = sub i17 %sext_ln1270_18, i17 %shl_ln1273_104"   --->   Operation 703 'sub' 'sub_ln1270_32' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%mult_V_169 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_32, i32 9, i32 16"   --->   Operation 704 'partselect' 'mult_V_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%a_V_62 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1744, i32 1759"   --->   Operation 705 'partselect' 'a_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i16 %a_V_62"   --->   Operation 706 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1744, i32 1757"   --->   Operation 707 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln1273_106 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_121, i3 0"   --->   Operation 708 'bitconcatenate' 'shl_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (2.10ns)   --->   "%r_V_142 = sub i17 0, i17 %shl_ln1273_106"   --->   Operation 709 'sub' 'r_V_142' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%mult_V_170 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_142, i32 9, i32 16"   --->   Operation 710 'partselect' 'mult_V_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (2.10ns)   --->   "%r_V_143 = add i17 %shl_ln1273_106, i17 %sext_ln1273_46"   --->   Operation 711 'add' 'r_V_143' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%mult_V_171 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_143, i32 9, i32 16"   --->   Operation 712 'partselect' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (2.10ns)   --->   "%r_V_144 = sub i17 %shl_ln1273_106, i17 %sext_ln1273_46"   --->   Operation 713 'sub' 'r_V_144' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%mult_V_172 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_144, i32 9, i32 16"   --->   Operation 714 'partselect' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%a_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1760, i32 1775"   --->   Operation 715 'partselect' 'a_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i16 %a_V_63"   --->   Operation 716 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1760, i32 1773"   --->   Operation 717 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%shl_ln1273_107 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_122, i3 0"   --->   Operation 718 'bitconcatenate' 'shl_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (2.10ns)   --->   "%r_V_145 = sub i17 %shl_ln1273_107, i17 %sext_ln1273_47"   --->   Operation 719 'sub' 'r_V_145' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%mult_V_173 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_145, i32 9, i32 16"   --->   Operation 720 'partselect' 'mult_V_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (2.10ns)   --->   "%r_V_146 = sub i17 0, i17 %shl_ln1273_107"   --->   Operation 721 'sub' 'r_V_146' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%mult_V_174 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_146, i32 9, i32 16"   --->   Operation 722 'partselect' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%a_V_64 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1776, i32 1791"   --->   Operation 723 'partselect' 'a_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i16 %a_V_64"   --->   Operation 724 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1776, i32 1789"   --->   Operation 725 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%shl_ln1273_108 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_123, i3 0"   --->   Operation 726 'bitconcatenate' 'shl_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (2.10ns)   --->   "%r_V_147 = sub i17 0, i17 %shl_ln1273_108"   --->   Operation 727 'sub' 'r_V_147' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%mult_V_175 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_147, i32 9, i32 16"   --->   Operation 728 'partselect' 'mult_V_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (2.10ns)   --->   "%r_V_148 = add i17 %shl_ln1273_108, i17 %sext_ln1273_48"   --->   Operation 729 'add' 'r_V_148' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%mult_V_176 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_148, i32 9, i32 16"   --->   Operation 730 'partselect' 'mult_V_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%mult_V_177 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1782, i32 1789"   --->   Operation 731 'partselect' 'mult_V_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%a_V_65 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1792, i32 1807"   --->   Operation 732 'partselect' 'a_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i16 %a_V_65"   --->   Operation 733 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1792, i32 1805"   --->   Operation 734 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%shl_ln1273_109 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_124, i3 0"   --->   Operation 735 'bitconcatenate' 'shl_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (2.10ns)   --->   "%r_V_149 = sub i17 %shl_ln1273_109, i17 %sext_ln1273_49"   --->   Operation 736 'sub' 'r_V_149' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%mult_V_178 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_149, i32 9, i32 16"   --->   Operation 737 'partselect' 'mult_V_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%mult_V_179 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1798, i32 1805"   --->   Operation 738 'partselect' 'mult_V_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (2.10ns)   --->   "%r_V_150 = sub i17 0, i17 %shl_ln1273_109"   --->   Operation 739 'sub' 'r_V_150' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%mult_V_180 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_150, i32 9, i32 16"   --->   Operation 740 'partselect' 'mult_V_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%a_V_66 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1808, i32 1823"   --->   Operation 741 'partselect' 'a_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln1270_19 = sext i16 %a_V_66"   --->   Operation 742 'sext' 'sext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1808, i32 1821"   --->   Operation 743 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%shl_ln1273_110 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_125, i3 0"   --->   Operation 744 'bitconcatenate' 'shl_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1808, i32 1823"   --->   Operation 745 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln1273_111 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_126, i1 0"   --->   Operation 746 'bitconcatenate' 'shl_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (2.10ns)   --->   "%r_V_151 = sub i17 %shl_ln1273_110, i17 %shl_ln1273_111"   --->   Operation 747 'sub' 'r_V_151' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%mult_V_181 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_151, i32 9, i32 16"   --->   Operation 748 'partselect' 'mult_V_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (2.10ns)   --->   "%sub_ln1270_33 = sub i17 %sext_ln1270_19, i17 %shl_ln1273_110"   --->   Operation 749 'sub' 'sub_ln1270_33' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%mult_V_182 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_33, i32 9, i32 16"   --->   Operation 750 'partselect' 'mult_V_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%mult_V_183 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1814, i32 1821"   --->   Operation 751 'partselect' 'mult_V_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (2.10ns)   --->   "%r_V_152 = sub i17 %shl_ln1273_110, i17 %sext_ln1270_19"   --->   Operation 752 'sub' 'r_V_152' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_152, i32 9, i32 16"   --->   Operation 753 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%a_V_67 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1824, i32 1839"   --->   Operation 754 'partselect' 'a_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i16 %a_V_67"   --->   Operation 755 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1824, i32 1837"   --->   Operation 756 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%shl_ln1273_112 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_127, i3 0"   --->   Operation 757 'bitconcatenate' 'shl_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (2.10ns)   --->   "%r_V_153 = sub i17 %shl_ln1273_112, i17 %sext_ln1273_50"   --->   Operation 758 'sub' 'r_V_153' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%mult_V_185 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_153, i32 9, i32 16"   --->   Operation 759 'partselect' 'mult_V_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%mult_V_186 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1830, i32 1837"   --->   Operation 760 'partselect' 'mult_V_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (2.10ns)   --->   "%r_V_154 = sub i17 0, i17 %shl_ln1273_112"   --->   Operation 761 'sub' 'r_V_154' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%mult_V_187 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_154, i32 9, i32 16"   --->   Operation 762 'partselect' 'mult_V_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%a_V_68 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1840, i32 1855"   --->   Operation 763 'partselect' 'a_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%mult_V_188 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1846, i32 1853"   --->   Operation 764 'partselect' 'mult_V_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i16 %a_V_68"   --->   Operation 765 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1840, i32 1853"   --->   Operation 766 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_128, i3 0"   --->   Operation 767 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (2.10ns)   --->   "%sub_ln1270_34 = sub i17 %sext_ln1273_51, i17 %p_shl17"   --->   Operation 768 'sub' 'sub_ln1270_34' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%mult_V_189 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_34, i32 9, i32 16"   --->   Operation 769 'partselect' 'mult_V_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (2.10ns)   --->   "%r_V_155 = add i17 %p_shl17, i17 %sext_ln1273_51"   --->   Operation 770 'add' 'r_V_155' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%mult_V_190 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_155, i32 9, i32 16"   --->   Operation 771 'partselect' 'mult_V_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%a_V_69 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1856, i32 1871"   --->   Operation 772 'partselect' 'a_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i16 %a_V_69"   --->   Operation 773 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1856, i32 1869"   --->   Operation 774 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%shl_ln1273_113 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_129, i3 0"   --->   Operation 775 'bitconcatenate' 'shl_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (2.10ns)   --->   "%r_V_156 = add i17 %shl_ln1273_113, i17 %sext_ln1273_52"   --->   Operation 776 'add' 'r_V_156' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_156, i32 9, i32 16"   --->   Operation 777 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (2.10ns)   --->   "%r_V_157 = sub i17 %shl_ln1273_113, i17 %sext_ln1273_52"   --->   Operation 778 'sub' 'r_V_157' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%mult_V_192 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_157, i32 9, i32 16"   --->   Operation 779 'partselect' 'mult_V_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%a_V_70 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1872, i32 1887"   --->   Operation 780 'partselect' 'a_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%mult_V_193 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1878, i32 1885"   --->   Operation 781 'partselect' 'mult_V_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i16 %a_V_70"   --->   Operation 782 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1872, i32 1885"   --->   Operation 783 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_130, i3 0"   --->   Operation 784 'bitconcatenate' 'p_shl15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (2.10ns)   --->   "%sub_ln1270_35 = sub i17 %sext_ln1273_53, i17 %p_shl15"   --->   Operation 785 'sub' 'sub_ln1270_35' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%mult_V_194 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_35, i32 9, i32 16"   --->   Operation 786 'partselect' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (2.10ns)   --->   "%r_V_158 = add i17 %p_shl15, i17 %sext_ln1273_53"   --->   Operation 787 'add' 'r_V_158' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_158, i32 9, i32 16"   --->   Operation 788 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%a_V_71 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1888, i32 1903"   --->   Operation 789 'partselect' 'a_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1894, i32 1901"   --->   Operation 790 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i16 %a_V_71"   --->   Operation 791 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1888, i32 1901"   --->   Operation 792 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_131, i3 0"   --->   Operation 793 'bitconcatenate' 'p_shl13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (2.10ns)   --->   "%sub_ln1270_36 = sub i17 %sext_ln1273_54, i17 %p_shl13"   --->   Operation 794 'sub' 'sub_ln1270_36' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_36, i32 9, i32 16"   --->   Operation 795 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (2.10ns)   --->   "%r_V_159 = add i17 %p_shl13, i17 %sext_ln1273_54"   --->   Operation 796 'add' 'r_V_159' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%mult_V_198 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_159, i32 9, i32 16"   --->   Operation 797 'partselect' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%a_V_72 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1904, i32 1919"   --->   Operation 798 'partselect' 'a_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i16 %a_V_72"   --->   Operation 799 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1904, i32 1917"   --->   Operation 800 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%shl_ln1273_114 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_132, i3 0"   --->   Operation 801 'bitconcatenate' 'shl_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (2.10ns)   --->   "%r_V_160 = sub i17 %shl_ln1273_114, i17 %sext_ln1273_55"   --->   Operation 802 'sub' 'r_V_160' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_160, i32 9, i32 16"   --->   Operation 803 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_87 = sub i17 0, i17 %shl_ln1273_114"   --->   Operation 804 'sub' 'sub_ln1273_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 805 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_161 = sub i17 %sub_ln1273_87, i17 %sext_ln1273_55"   --->   Operation 805 'sub' 'r_V_161' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%mult_V_200 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_161, i32 9, i32 16"   --->   Operation 806 'partselect' 'mult_V_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (2.10ns)   --->   "%r_V_162 = add i17 %shl_ln1273_114, i17 %sext_ln1273_55"   --->   Operation 807 'add' 'r_V_162' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%mult_V_201 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_162, i32 9, i32 16"   --->   Operation 808 'partselect' 'mult_V_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1910, i32 1917"   --->   Operation 809 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%a_V_73 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1920, i32 1935"   --->   Operation 810 'partselect' 'a_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%mult_V_203 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1926, i32 1933"   --->   Operation 811 'partselect' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln1270_20 = sext i16 %a_V_73"   --->   Operation 812 'sext' 'sext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1920, i32 1933"   --->   Operation 813 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_133, i3 0"   --->   Operation 814 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (2.10ns)   --->   "%sub_ln1270_37 = sub i17 %sext_ln1270_20, i17 %p_shl11"   --->   Operation 815 'sub' 'sub_ln1270_37' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%mult_V_204 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_37, i32 9, i32 16"   --->   Operation 816 'partselect' 'mult_V_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%a_V_74 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1936, i32 1951"   --->   Operation 817 'partselect' 'a_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i16 %a_V_74"   --->   Operation 818 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1936, i32 1949"   --->   Operation 819 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%shl_ln1273_115 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_134, i3 0"   --->   Operation 820 'bitconcatenate' 'shl_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (2.10ns)   --->   "%r_V_163 = sub i17 %shl_ln1273_115, i17 %sext_ln1273_56"   --->   Operation 821 'sub' 'r_V_163' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%mult_V_205 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_163, i32 9, i32 16"   --->   Operation 822 'partselect' 'mult_V_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1936, i32 1951"   --->   Operation 823 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln1273_116 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_135, i1 0"   --->   Operation 824 'bitconcatenate' 'shl_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (2.10ns)   --->   "%r_V_164 = add i17 %shl_ln1273_115, i17 %shl_ln1273_116"   --->   Operation 825 'add' 'r_V_164' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_164, i32 9, i32 16"   --->   Operation 826 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (2.10ns)   --->   "%r_V_165 = add i17 %shl_ln1273_115, i17 %sext_ln1273_56"   --->   Operation 827 'add' 'r_V_165' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_165, i32 9, i32 16"   --->   Operation 828 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%a_V_75 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1952, i32 1967"   --->   Operation 829 'partselect' 'a_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i16 %a_V_75"   --->   Operation 830 'sext' 'sext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1952, i32 1965"   --->   Operation 831 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%shl_ln1273_117 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_136, i3 0"   --->   Operation 832 'bitconcatenate' 'shl_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (2.10ns)   --->   "%r_V_166 = add i17 %shl_ln1273_117, i17 %sext_ln1273_57"   --->   Operation 833 'add' 'r_V_166' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_166, i32 9, i32 16"   --->   Operation 834 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_90 = sub i17 0, i17 %shl_ln1273_117"   --->   Operation 835 'sub' 'sub_ln1273_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 836 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_167 = sub i17 %sub_ln1273_90, i17 %sext_ln1273_57"   --->   Operation 836 'sub' 'r_V_167' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_167, i32 9, i32 16"   --->   Operation 837 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%a_V_76 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 1968, i32 1983"   --->   Operation 838 'partselect' 'a_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%mult_V_210 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1974, i32 1981"   --->   Operation 839 'partselect' 'mult_V_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i16 %a_V_76"   --->   Operation 840 'sext' 'sext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1968, i32 1981"   --->   Operation 841 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%shl_ln1273_118 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_137, i3 0"   --->   Operation 842 'bitconcatenate' 'shl_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (2.10ns)   --->   "%r_V_168 = add i17 %shl_ln1273_118, i17 %sext_ln1273_58"   --->   Operation 843 'add' 'r_V_168' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%mult_V_211 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_168, i32 9, i32 16"   --->   Operation 844 'partselect' 'mult_V_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 1990, i32 1997"   --->   Operation 845 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 1984, i32 1997"   --->   Operation 846 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%shl_ln1273_119 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_138, i3 0"   --->   Operation 847 'bitconcatenate' 'shl_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (2.10ns)   --->   "%r_V_169 = sub i17 0, i17 %shl_ln1273_119"   --->   Operation 848 'sub' 'r_V_169' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_169, i32 9, i32 16"   --->   Operation 849 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%a_V_77 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2000, i32 2015"   --->   Operation 850 'partselect' 'a_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i16 %a_V_77"   --->   Operation 851 'sext' 'sext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2000, i32 2013"   --->   Operation 852 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%shl_ln1273_120 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_139, i3 0"   --->   Operation 853 'bitconcatenate' 'shl_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (2.10ns)   --->   "%r_V_170 = add i17 %shl_ln1273_120, i17 %sext_ln1273_59"   --->   Operation 854 'add' 'r_V_170' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%mult_V_214 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_170, i32 9, i32 16"   --->   Operation 855 'partselect' 'mult_V_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%mult_V_215 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2006, i32 2013"   --->   Operation 856 'partselect' 'mult_V_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (2.10ns)   --->   "%r_V_171 = sub i17 0, i17 %shl_ln1273_120"   --->   Operation 857 'sub' 'r_V_171' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%mult_V_216 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_171, i32 9, i32 16"   --->   Operation 858 'partselect' 'mult_V_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%a_V_78 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2016, i32 2031"   --->   Operation 859 'partselect' 'a_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i16 %a_V_78"   --->   Operation 860 'sext' 'sext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2016, i32 2029"   --->   Operation 861 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%shl_ln1273_121 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_140, i3 0"   --->   Operation 862 'bitconcatenate' 'shl_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (2.10ns)   --->   "%r_V_172 = add i17 %shl_ln1273_121, i17 %sext_ln1273_60"   --->   Operation 863 'add' 'r_V_172' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_172, i32 9, i32 16"   --->   Operation 864 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2022, i32 2029"   --->   Operation 865 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_94 = sub i17 0, i17 %shl_ln1273_121"   --->   Operation 866 'sub' 'sub_ln1273_94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 867 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_173 = sub i17 %sub_ln1273_94, i17 %sext_ln1273_60"   --->   Operation 867 'sub' 'r_V_173' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%mult_V_219 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_173, i32 9, i32 16"   --->   Operation 868 'partselect' 'mult_V_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%a_V_79 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2032, i32 2047"   --->   Operation 869 'partselect' 'a_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1270_21 = sext i16 %a_V_79"   --->   Operation 870 'sext' 'sext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2032, i32 2045"   --->   Operation 871 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%shl_ln1273_122 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_141, i3 0"   --->   Operation 872 'bitconcatenate' 'shl_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (2.10ns)   --->   "%r_V_174 = sub i17 %shl_ln1273_122, i17 %sext_ln1270_21"   --->   Operation 873 'sub' 'r_V_174' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%mult_V_220 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_174, i32 9, i32 16"   --->   Operation 874 'partselect' 'mult_V_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (2.10ns)   --->   "%sub_ln1270_38 = sub i17 %sext_ln1270_21, i17 %shl_ln1273_122"   --->   Operation 875 'sub' 'sub_ln1270_38' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%mult_V_221 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_38, i32 9, i32 16"   --->   Operation 876 'partselect' 'mult_V_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (2.10ns)   --->   "%r_V_175 = add i17 %shl_ln1273_122, i17 %sext_ln1270_21"   --->   Operation 877 'add' 'r_V_175' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%mult_V_222 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_175, i32 9, i32 16"   --->   Operation 878 'partselect' 'mult_V_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%a_V_80 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2048, i32 2063"   --->   Operation 879 'partselect' 'a_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%mult_V_223 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2054, i32 2061"   --->   Operation 880 'partselect' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i16 %a_V_80"   --->   Operation 881 'sext' 'sext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2048, i32 2061"   --->   Operation 882 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%shl_ln1273_123 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_142, i3 0"   --->   Operation 883 'bitconcatenate' 'shl_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (2.10ns)   --->   "%r_V_176 = sub i17 %shl_ln1273_123, i17 %sext_ln1273_61"   --->   Operation 884 'sub' 'r_V_176' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%mult_V_224 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_176, i32 9, i32 16"   --->   Operation 885 'partselect' 'mult_V_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (2.10ns)   --->   "%r_V_177 = sub i17 0, i17 %shl_ln1273_123"   --->   Operation 886 'sub' 'r_V_177' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_177, i32 9, i32 16"   --->   Operation 887 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (2.10ns)   --->   "%r_V_178 = add i17 %shl_ln1273_123, i17 %sext_ln1273_61"   --->   Operation 888 'add' 'r_V_178' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%mult_V_226 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_178, i32 9, i32 16"   --->   Operation 889 'partselect' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2070, i32 2077"   --->   Operation 890 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2064, i32 2077"   --->   Operation 891 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%shl_ln1273_124 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_143, i3 0"   --->   Operation 892 'bitconcatenate' 'shl_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (2.10ns)   --->   "%r_V_179 = sub i17 0, i17 %shl_ln1273_124"   --->   Operation 893 'sub' 'r_V_179' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_179, i32 9, i32 16"   --->   Operation 894 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%a_V_81 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2080, i32 2095"   --->   Operation 895 'partselect' 'a_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i16 %a_V_81"   --->   Operation 896 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2080, i32 2093"   --->   Operation 897 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln1273_125 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_144, i3 0"   --->   Operation 898 'bitconcatenate' 'shl_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (2.10ns)   --->   "%r_V_180 = add i17 %shl_ln1273_125, i17 %sext_ln1273_62"   --->   Operation 899 'add' 'r_V_180' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%mult_V_229 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_180, i32 9, i32 16"   --->   Operation 900 'partselect' 'mult_V_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (2.10ns)   --->   "%r_V_181 = sub i17 %shl_ln1273_125, i17 %sext_ln1273_62"   --->   Operation 901 'sub' 'r_V_181' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%mult_V_230 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_181, i32 9, i32 16"   --->   Operation 902 'partselect' 'mult_V_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_101 = sub i17 0, i17 %shl_ln1273_125"   --->   Operation 903 'sub' 'sub_ln1273_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 904 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_182 = sub i17 %sub_ln1273_101, i17 %sext_ln1273_62"   --->   Operation 904 'sub' 'r_V_182' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_182, i32 9, i32 16"   --->   Operation 905 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%mult_V_232 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2086, i32 2093"   --->   Operation 906 'partselect' 'mult_V_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%a_V_82 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2096, i32 2111"   --->   Operation 907 'partselect' 'a_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln1270_22 = sext i16 %a_V_82"   --->   Operation 908 'sext' 'sext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2096, i32 2109"   --->   Operation 909 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%shl_ln1273_126 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_145, i3 0"   --->   Operation 910 'bitconcatenate' 'shl_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (2.10ns)   --->   "%r_V_183 = sub i17 %shl_ln1273_126, i17 %sext_ln1270_22"   --->   Operation 911 'sub' 'r_V_183' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%mult_V_233 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_183, i32 9, i32 16"   --->   Operation 912 'partselect' 'mult_V_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%mult_V_234 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2102, i32 2109"   --->   Operation 913 'partselect' 'mult_V_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (2.10ns)   --->   "%sub_ln1270_39 = sub i17 %sext_ln1270_22, i17 %shl_ln1273_126"   --->   Operation 914 'sub' 'sub_ln1270_39' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%mult_V_235 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_39, i32 9, i32 16"   --->   Operation 915 'partselect' 'mult_V_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%a_V_83 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2112, i32 2127"   --->   Operation 916 'partselect' 'a_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i16 %a_V_83"   --->   Operation 917 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2112, i32 2125"   --->   Operation 918 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%shl_ln1273_127 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_146, i3 0"   --->   Operation 919 'bitconcatenate' 'shl_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (2.10ns)   --->   "%r_V_184 = sub i17 %shl_ln1273_127, i17 %sext_ln1273_63"   --->   Operation 920 'sub' 'r_V_184' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%mult_V_236 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_184, i32 9, i32 16"   --->   Operation 921 'partselect' 'mult_V_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2118, i32 2125"   --->   Operation 922 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (2.10ns)   --->   "%r_V_185 = add i17 %shl_ln1273_127, i17 %sext_ln1273_63"   --->   Operation 923 'add' 'r_V_185' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%mult_V_238 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_185, i32 9, i32 16"   --->   Operation 924 'partselect' 'mult_V_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%a_V_84 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2128, i32 2143"   --->   Operation 925 'partselect' 'a_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%mult_V_239 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2134, i32 2141"   --->   Operation 926 'partselect' 'mult_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i16 %a_V_84"   --->   Operation 927 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2128, i32 2141"   --->   Operation 928 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%shl_ln1273_128 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_147, i3 0"   --->   Operation 929 'bitconcatenate' 'shl_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (2.10ns)   --->   "%r_V_186 = sub i17 0, i17 %shl_ln1273_128"   --->   Operation 930 'sub' 'r_V_186' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%mult_V_240 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_186, i32 9, i32 16"   --->   Operation 931 'partselect' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (2.10ns)   --->   "%r_V_187 = add i17 %shl_ln1273_128, i17 %sext_ln1273_64"   --->   Operation 932 'add' 'r_V_187' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_187, i32 9, i32 16"   --->   Operation 933 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%a_V_85 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2144, i32 2159"   --->   Operation 934 'partselect' 'a_V_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln1270_23 = sext i16 %a_V_85"   --->   Operation 935 'sext' 'sext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2144, i32 2157"   --->   Operation 936 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%shl_ln1273_129 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_148, i3 0"   --->   Operation 937 'bitconcatenate' 'shl_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (2.10ns)   --->   "%r_V_188 = add i17 %shl_ln1273_129, i17 %sext_ln1270_23"   --->   Operation 938 'add' 'r_V_188' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%mult_V_242 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_188, i32 9, i32 16"   --->   Operation 939 'partselect' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%mult_V_243 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2150, i32 2157"   --->   Operation 940 'partselect' 'mult_V_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (2.10ns)   --->   "%sub_ln1270_40 = sub i17 %sext_ln1270_23, i17 %shl_ln1273_129"   --->   Operation 941 'sub' 'sub_ln1270_40' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%mult_V_244 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_40, i32 9, i32 16"   --->   Operation 942 'partselect' 'mult_V_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%a_V_86 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2160, i32 2175"   --->   Operation 943 'partselect' 'a_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i16 %a_V_86"   --->   Operation 944 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2160, i32 2173"   --->   Operation 945 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%shl_ln1273_130 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_149, i3 0"   --->   Operation 946 'bitconcatenate' 'shl_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (2.10ns)   --->   "%r_V_189 = add i17 %shl_ln1273_130, i17 %sext_ln1273_65"   --->   Operation 947 'add' 'r_V_189' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%mult_V_245 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_189, i32 9, i32 16"   --->   Operation 948 'partselect' 'mult_V_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%mult_V_246 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2166, i32 2173"   --->   Operation 949 'partselect' 'mult_V_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_106 = sub i17 0, i17 %shl_ln1273_130"   --->   Operation 950 'sub' 'sub_ln1273_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 951 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_190 = sub i17 %sub_ln1273_106, i17 %sext_ln1273_65"   --->   Operation 951 'sub' 'r_V_190' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_190, i32 9, i32 16"   --->   Operation 952 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%a_V_87 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2176, i32 2191"   --->   Operation 953 'partselect' 'a_V_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i16 %a_V_87"   --->   Operation 954 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2176, i32 2189"   --->   Operation 955 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%shl_ln1273_131 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_150, i3 0"   --->   Operation 956 'bitconcatenate' 'shl_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (2.10ns)   --->   "%r_V_191 = add i17 %shl_ln1273_131, i17 %sext_ln1273_66"   --->   Operation 957 'add' 'r_V_191' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%mult_V_248 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_191, i32 9, i32 16"   --->   Operation 958 'partselect' 'mult_V_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%mult_V_249 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2182, i32 2189"   --->   Operation 959 'partselect' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_108 = sub i17 0, i17 %shl_ln1273_131"   --->   Operation 960 'sub' 'sub_ln1273_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 961 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_192 = sub i17 %sub_ln1273_108, i17 %sext_ln1273_66"   --->   Operation 961 'sub' 'r_V_192' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%mult_V_250 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_192, i32 9, i32 16"   --->   Operation 962 'partselect' 'mult_V_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%a_V_88 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2192, i32 2207"   --->   Operation 963 'partselect' 'a_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2198, i32 2205"   --->   Operation 964 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i16 %a_V_88"   --->   Operation 965 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2192, i32 2205"   --->   Operation 966 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%shl_ln1273_132 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_151, i3 0"   --->   Operation 967 'bitconcatenate' 'shl_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_110 = sub i17 0, i17 %shl_ln1273_132"   --->   Operation 968 'sub' 'sub_ln1273_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 969 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_193 = sub i17 %sub_ln1273_110, i17 %sext_ln1273_67"   --->   Operation 969 'sub' 'r_V_193' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%mult_V_252 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_193, i32 9, i32 16"   --->   Operation 970 'partselect' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%a_V_89 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2208, i32 2223"   --->   Operation 971 'partselect' 'a_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i16 %a_V_89"   --->   Operation 972 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2208, i32 2221"   --->   Operation 973 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln1273_133 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_152, i3 0"   --->   Operation 974 'bitconcatenate' 'shl_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (2.10ns)   --->   "%r_V_194 = add i17 %shl_ln1273_133, i17 %sext_ln1273_68"   --->   Operation 975 'add' 'r_V_194' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%mult_V_253 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_194, i32 9, i32 16"   --->   Operation 976 'partselect' 'mult_V_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2214, i32 2221"   --->   Operation 977 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (2.10ns)   --->   "%r_V_195 = sub i17 0, i17 %shl_ln1273_133"   --->   Operation 978 'sub' 'r_V_195' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%mult_V_255 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_195, i32 9, i32 16"   --->   Operation 979 'partselect' 'mult_V_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%a_V_90 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2224, i32 2239"   --->   Operation 980 'partselect' 'a_V_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2230, i32 2237"   --->   Operation 981 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i16 %a_V_90"   --->   Operation 982 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2224, i32 2237"   --->   Operation 983 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%shl_ln1273_134 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_153, i3 0"   --->   Operation 984 'bitconcatenate' 'shl_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_113 = sub i17 0, i17 %shl_ln1273_134"   --->   Operation 985 'sub' 'sub_ln1273_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 986 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_196 = sub i17 %sub_ln1273_113, i17 %sext_ln1273_69"   --->   Operation 986 'sub' 'r_V_196' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%mult_V_257 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_196, i32 9, i32 16"   --->   Operation 987 'partselect' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (2.10ns)   --->   "%r_V_197 = add i17 %shl_ln1273_134, i17 %sext_ln1273_69"   --->   Operation 988 'add' 'r_V_197' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%mult_V_258 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_197, i32 9, i32 16"   --->   Operation 989 'partselect' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%a_V_91 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2240, i32 2255"   --->   Operation 990 'partselect' 'a_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i16 %a_V_91"   --->   Operation 991 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2240, i32 2253"   --->   Operation 992 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%shl_ln1273_135 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_154, i3 0"   --->   Operation 993 'bitconcatenate' 'shl_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (2.10ns)   --->   "%r_V_198 = sub i17 %shl_ln1273_135, i17 %sext_ln1273_70"   --->   Operation 994 'sub' 'r_V_198' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%mult_V_259 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_198, i32 9, i32 16"   --->   Operation 995 'partselect' 'mult_V_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_116 = sub i17 0, i17 %shl_ln1273_135"   --->   Operation 996 'sub' 'sub_ln1273_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 997 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_199 = sub i17 %sub_ln1273_116, i17 %sext_ln1273_70"   --->   Operation 997 'sub' 'r_V_199' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%mult_V_260 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_199, i32 9, i32 16"   --->   Operation 998 'partselect' 'mult_V_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (2.10ns)   --->   "%r_V_200 = add i17 %shl_ln1273_135, i17 %sext_ln1273_70"   --->   Operation 999 'add' 'r_V_200' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_200, i32 9, i32 16"   --->   Operation 1000 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%a_V_92 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2256, i32 2271"   --->   Operation 1001 'partselect' 'a_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i16 %a_V_92"   --->   Operation 1002 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2256, i32 2269"   --->   Operation 1003 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%shl_ln1273_136 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_155, i3 0"   --->   Operation 1004 'bitconcatenate' 'shl_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (2.10ns)   --->   "%r_V_201 = add i17 %shl_ln1273_136, i17 %sext_ln1273_71"   --->   Operation 1005 'add' 'r_V_201' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_201, i32 9, i32 16"   --->   Operation 1006 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (2.10ns)   --->   "%r_V_202 = sub i17 %shl_ln1273_136, i17 %sext_ln1273_71"   --->   Operation 1007 'sub' 'r_V_202' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_202, i32 9, i32 16"   --->   Operation 1008 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_119 = sub i17 0, i17 %shl_ln1273_136"   --->   Operation 1009 'sub' 'sub_ln1273_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1010 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_203 = sub i17 %sub_ln1273_119, i17 %sext_ln1273_71"   --->   Operation 1010 'sub' 'r_V_203' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%mult_V_264 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_203, i32 9, i32 16"   --->   Operation 1011 'partselect' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2256, i32 2271"   --->   Operation 1012 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln1273_137 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_156, i1 0"   --->   Operation 1013 'bitconcatenate' 'shl_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (2.10ns)   --->   "%r_V_204 = add i17 %shl_ln1273_136, i17 %shl_ln1273_137"   --->   Operation 1014 'add' 'r_V_204' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%mult_V_265 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_204, i32 9, i32 16"   --->   Operation 1015 'partselect' 'mult_V_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2278, i32 2285"   --->   Operation 1016 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2272, i32 2285"   --->   Operation 1017 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%shl_ln1273_138 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_157, i3 0"   --->   Operation 1018 'bitconcatenate' 'shl_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2272, i32 2287"   --->   Operation 1019 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%shl_ln1273_139 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_158, i1 0"   --->   Operation 1020 'bitconcatenate' 'shl_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (2.10ns)   --->   "%r_V_205 = add i17 %shl_ln1273_138, i17 %shl_ln1273_139"   --->   Operation 1021 'add' 'r_V_205' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%mult_V_267 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_205, i32 9, i32 16"   --->   Operation 1022 'partselect' 'mult_V_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%a_V_93 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2288, i32 2303"   --->   Operation 1023 'partselect' 'a_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1270_24 = sext i16 %a_V_93"   --->   Operation 1024 'sext' 'sext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2288, i32 2301"   --->   Operation 1025 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%shl_ln1273_140 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_159, i3 0"   --->   Operation 1026 'bitconcatenate' 'shl_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (2.10ns)   --->   "%r_V_206 = add i17 %shl_ln1273_140, i17 %sext_ln1270_24"   --->   Operation 1027 'add' 'r_V_206' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_206, i32 9, i32 16"   --->   Operation 1028 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (2.10ns)   --->   "%r_V_207 = sub i17 %shl_ln1273_140, i17 %sext_ln1270_24"   --->   Operation 1029 'sub' 'r_V_207' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%mult_V_269 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_207, i32 9, i32 16"   --->   Operation 1030 'partselect' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (2.10ns)   --->   "%sub_ln1270_41 = sub i17 %sext_ln1270_24, i17 %shl_ln1273_140"   --->   Operation 1031 'sub' 'sub_ln1270_41' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%mult_V_270 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_41, i32 9, i32 16"   --->   Operation 1032 'partselect' 'mult_V_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%a_V_94 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2304, i32 2319"   --->   Operation 1033 'partselect' 'a_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%mult_V_271 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2310, i32 2317"   --->   Operation 1034 'partselect' 'mult_V_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln1270_25 = sext i16 %a_V_94"   --->   Operation 1035 'sext' 'sext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2304, i32 2317"   --->   Operation 1036 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%shl_ln1273_141 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_160, i3 0"   --->   Operation 1037 'bitconcatenate' 'shl_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (2.10ns)   --->   "%r_V_208 = sub i17 %shl_ln1273_141, i17 %sext_ln1270_25"   --->   Operation 1038 'sub' 'r_V_208' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%mult_V_272 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_208, i32 9, i32 16"   --->   Operation 1039 'partselect' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (2.10ns)   --->   "%sub_ln1270_42 = sub i17 %sext_ln1270_25, i17 %shl_ln1273_141"   --->   Operation 1040 'sub' 'sub_ln1270_42' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%mult_V_273 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_42, i32 9, i32 16"   --->   Operation 1041 'partselect' 'mult_V_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (2.10ns)   --->   "%r_V_209 = add i17 %shl_ln1273_141, i17 %sext_ln1270_25"   --->   Operation 1042 'add' 'r_V_209' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%mult_V_274 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_209, i32 9, i32 16"   --->   Operation 1043 'partselect' 'mult_V_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%a_V_95 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2320, i32 2335"   --->   Operation 1044 'partselect' 'a_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%mult_V_275 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2326, i32 2333"   --->   Operation 1045 'partselect' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i16 %a_V_95"   --->   Operation 1046 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2320, i32 2333"   --->   Operation 1047 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%shl_ln1273_142 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_161, i3 0"   --->   Operation 1048 'bitconcatenate' 'shl_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (2.10ns)   --->   "%r_V_210 = add i17 %shl_ln1273_142, i17 %sext_ln1273_72"   --->   Operation 1049 'add' 'r_V_210' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%mult_V_276 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_210, i32 9, i32 16"   --->   Operation 1050 'partselect' 'mult_V_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2320, i32 2335"   --->   Operation 1051 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%shl_ln1273_143 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_162, i1 0"   --->   Operation 1052 'bitconcatenate' 'shl_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (2.10ns)   --->   "%r_V_211 = add i17 %shl_ln1273_142, i17 %shl_ln1273_143"   --->   Operation 1053 'add' 'r_V_211' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%mult_V_277 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_211, i32 9, i32 16"   --->   Operation 1054 'partselect' 'mult_V_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%a_V_96 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2336, i32 2351"   --->   Operation 1055 'partselect' 'a_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%mult_V_278 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2342, i32 2349"   --->   Operation 1056 'partselect' 'mult_V_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i16 %a_V_96"   --->   Operation 1057 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2336, i32 2349"   --->   Operation 1058 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%shl_ln1273_144 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_163, i3 0"   --->   Operation 1059 'bitconcatenate' 'shl_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (2.10ns)   --->   "%r_V_212 = sub i17 0, i17 %shl_ln1273_144"   --->   Operation 1060 'sub' 'r_V_212' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_212, i32 9, i32 16"   --->   Operation 1061 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2336, i32 2351"   --->   Operation 1062 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln1273_145 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_164, i1 0"   --->   Operation 1063 'bitconcatenate' 'shl_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (2.10ns)   --->   "%r_V_213 = add i17 %shl_ln1273_144, i17 %shl_ln1273_145"   --->   Operation 1064 'add' 'r_V_213' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%mult_V_280 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_213, i32 9, i32 16"   --->   Operation 1065 'partselect' 'mult_V_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (2.10ns)   --->   "%r_V_214 = add i17 %shl_ln1273_144, i17 %sext_ln1273_73"   --->   Operation 1066 'add' 'r_V_214' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%mult_V_281 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_214, i32 9, i32 16"   --->   Operation 1067 'partselect' 'mult_V_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%a_V_97 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2352, i32 2367"   --->   Operation 1068 'partselect' 'a_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2358, i32 2365"   --->   Operation 1069 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i16 %a_V_97"   --->   Operation 1070 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2352, i32 2365"   --->   Operation 1071 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%shl_ln1273_146 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_165, i3 0"   --->   Operation 1072 'bitconcatenate' 'shl_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (2.10ns)   --->   "%r_V_215 = sub i17 %shl_ln1273_146, i17 %sext_ln1273_74"   --->   Operation 1073 'sub' 'r_V_215' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_215, i32 9, i32 16"   --->   Operation 1074 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_125 = sub i17 0, i17 %shl_ln1273_146"   --->   Operation 1075 'sub' 'sub_ln1273_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1076 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_216 = sub i17 %sub_ln1273_125, i17 %sext_ln1273_74"   --->   Operation 1076 'sub' 'r_V_216' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%mult_V_284 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_216, i32 9, i32 16"   --->   Operation 1077 'partselect' 'mult_V_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (2.10ns)   --->   "%r_V_217 = add i17 %shl_ln1273_146, i17 %sext_ln1273_74"   --->   Operation 1078 'add' 'r_V_217' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%mult_V_285 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_217, i32 9, i32 16"   --->   Operation 1079 'partselect' 'mult_V_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%a_V_98 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2368, i32 2383"   --->   Operation 1080 'partselect' 'a_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%mult_V_286 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2374, i32 2381"   --->   Operation 1081 'partselect' 'mult_V_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i16 %a_V_98"   --->   Operation 1082 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2368, i32 2381"   --->   Operation 1083 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%shl_ln1273_147 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_166, i3 0"   --->   Operation 1084 'bitconcatenate' 'shl_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2368, i32 2383"   --->   Operation 1085 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%shl_ln1273_148 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_167, i1 0"   --->   Operation 1086 'bitconcatenate' 'shl_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (2.10ns)   --->   "%r_V_218 = add i17 %shl_ln1273_147, i17 %shl_ln1273_148"   --->   Operation 1087 'add' 'r_V_218' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%mult_V_287 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_218, i32 9, i32 16"   --->   Operation 1088 'partselect' 'mult_V_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (2.10ns)   --->   "%r_V_219 = add i17 %shl_ln1273_147, i17 %sext_ln1273_75"   --->   Operation 1089 'add' 'r_V_219' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%mult_V_288 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_219, i32 9, i32 16"   --->   Operation 1090 'partselect' 'mult_V_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%a_V_99 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2384, i32 2399"   --->   Operation 1091 'partselect' 'a_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i16 %a_V_99"   --->   Operation 1092 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2384, i32 2397"   --->   Operation 1093 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%shl_ln1273_149 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_168, i3 0"   --->   Operation 1094 'bitconcatenate' 'shl_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (2.10ns)   --->   "%r_V_220 = add i17 %shl_ln1273_149, i17 %sext_ln1273_76"   --->   Operation 1095 'add' 'r_V_220' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_220, i32 9, i32 16"   --->   Operation 1096 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2390, i32 2397"   --->   Operation 1097 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (2.10ns)   --->   "%r_V_221 = sub i17 0, i17 %shl_ln1273_149"   --->   Operation 1098 'sub' 'r_V_221' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%mult_V_291 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_221, i32 9, i32 16"   --->   Operation 1099 'partselect' 'mult_V_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2384, i32 2399"   --->   Operation 1100 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%shl_ln1273_150 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_169, i1 0"   --->   Operation 1101 'bitconcatenate' 'shl_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (2.10ns)   --->   "%r_V_222 = add i17 %shl_ln1273_149, i17 %shl_ln1273_150"   --->   Operation 1102 'add' 'r_V_222' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%mult_V_292 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_222, i32 9, i32 16"   --->   Operation 1103 'partselect' 'mult_V_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%a_V_100 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2400, i32 2415"   --->   Operation 1104 'partselect' 'a_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2406, i32 2413"   --->   Operation 1105 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i16 %a_V_100"   --->   Operation 1106 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2400, i32 2413"   --->   Operation 1107 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%shl_ln1273_151 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_170, i3 0"   --->   Operation 1108 'bitconcatenate' 'shl_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (2.10ns)   --->   "%r_V_223 = add i17 %shl_ln1273_151, i17 %sext_ln1273_77"   --->   Operation 1109 'add' 'r_V_223' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_223, i32 9, i32 16"   --->   Operation 1110 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_128 = sub i17 0, i17 %shl_ln1273_151"   --->   Operation 1111 'sub' 'sub_ln1273_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1112 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_224 = sub i17 %sub_ln1273_128, i17 %sext_ln1273_77"   --->   Operation 1112 'sub' 'r_V_224' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%mult_V_295 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_224, i32 9, i32 16"   --->   Operation 1113 'partselect' 'mult_V_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2400, i32 2415"   --->   Operation 1114 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%shl_ln1273_152 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_171, i1 0"   --->   Operation 1115 'bitconcatenate' 'shl_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (2.10ns)   --->   "%r_V_225 = add i17 %shl_ln1273_151, i17 %shl_ln1273_152"   --->   Operation 1116 'add' 'r_V_225' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%mult_V_296 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_225, i32 9, i32 16"   --->   Operation 1117 'partselect' 'mult_V_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%a_V_101 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2416, i32 2431"   --->   Operation 1118 'partselect' 'a_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i16 %a_V_101"   --->   Operation 1119 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2416, i32 2429"   --->   Operation 1120 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%shl_ln1273_153 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_172, i3 0"   --->   Operation 1121 'bitconcatenate' 'shl_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (2.10ns)   --->   "%r_V_226 = add i17 %shl_ln1273_153, i17 %sext_ln1273_78"   --->   Operation 1122 'add' 'r_V_226' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%mult_V_297 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_226, i32 9, i32 16"   --->   Operation 1123 'partselect' 'mult_V_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%mult_V_298 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2422, i32 2429"   --->   Operation 1124 'partselect' 'mult_V_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (2.10ns)   --->   "%r_V_227 = sub i17 0, i17 %shl_ln1273_153"   --->   Operation 1125 'sub' 'r_V_227' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%mult_V_299 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_227, i32 9, i32 16"   --->   Operation 1126 'partselect' 'mult_V_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2416, i32 2431"   --->   Operation 1127 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%shl_ln1273_154 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_173, i1 0"   --->   Operation 1128 'bitconcatenate' 'shl_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (2.10ns)   --->   "%r_V_228 = add i17 %shl_ln1273_153, i17 %shl_ln1273_154"   --->   Operation 1129 'add' 'r_V_228' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%mult_V_300 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_228, i32 9, i32 16"   --->   Operation 1130 'partselect' 'mult_V_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%mult_V_301 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2438, i32 2445"   --->   Operation 1131 'partselect' 'mult_V_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2432, i32 2445"   --->   Operation 1132 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln1273_155 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_174, i3 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (2.10ns)   --->   "%r_V_229 = sub i17 0, i17 %shl_ln1273_155"   --->   Operation 1134 'sub' 'r_V_229' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%mult_V_302 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_229, i32 9, i32 16"   --->   Operation 1135 'partselect' 'mult_V_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2432, i32 2447"   --->   Operation 1136 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%shl_ln1273_156 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_175, i1 0"   --->   Operation 1137 'bitconcatenate' 'shl_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (2.10ns)   --->   "%r_V_230 = add i17 %shl_ln1273_155, i17 %shl_ln1273_156"   --->   Operation 1138 'add' 'r_V_230' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%mult_V_303 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_230, i32 9, i32 16"   --->   Operation 1139 'partselect' 'mult_V_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%a_V_102 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2448, i32 2463"   --->   Operation 1140 'partselect' 'a_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i16 %a_V_102"   --->   Operation 1141 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2448, i32 2461"   --->   Operation 1142 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%shl_ln1273_157 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_176, i3 0"   --->   Operation 1143 'bitconcatenate' 'shl_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (2.10ns)   --->   "%r_V_231 = add i17 %shl_ln1273_157, i17 %sext_ln1273_79"   --->   Operation 1144 'add' 'r_V_231' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%mult_V_304 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_231, i32 9, i32 16"   --->   Operation 1145 'partselect' 'mult_V_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_132 = sub i17 0, i17 %shl_ln1273_157"   --->   Operation 1146 'sub' 'sub_ln1273_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1147 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_232 = sub i17 %sub_ln1273_132, i17 %sext_ln1273_79"   --->   Operation 1147 'sub' 'r_V_232' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%mult_V_305 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_232, i32 9, i32 16"   --->   Operation 1148 'partselect' 'mult_V_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2448, i32 2463"   --->   Operation 1149 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%shl_ln1273_158 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_177, i1 0"   --->   Operation 1150 'bitconcatenate' 'shl_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (2.10ns)   --->   "%r_V_233 = add i17 %shl_ln1273_157, i17 %shl_ln1273_158"   --->   Operation 1151 'add' 'r_V_233' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%mult_V_306 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_233, i32 9, i32 16"   --->   Operation 1152 'partselect' 'mult_V_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%a_V_103 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2464, i32 2479"   --->   Operation 1153 'partselect' 'a_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%mult_V_307 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2470, i32 2477"   --->   Operation 1154 'partselect' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i16 %a_V_103"   --->   Operation 1155 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2464, i32 2477"   --->   Operation 1156 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%shl_ln1273_159 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_178, i3 0"   --->   Operation 1157 'bitconcatenate' 'shl_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_134 = sub i17 0, i17 %shl_ln1273_159"   --->   Operation 1158 'sub' 'sub_ln1273_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1159 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_234 = sub i17 %sub_ln1273_134, i17 %sext_ln1273_80"   --->   Operation 1159 'sub' 'r_V_234' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%mult_V_308 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_234, i32 9, i32 16"   --->   Operation 1160 'partselect' 'mult_V_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (2.10ns)   --->   "%r_V_235 = add i17 %shl_ln1273_159, i17 %sext_ln1273_80"   --->   Operation 1161 'add' 'r_V_235' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%mult_V_309 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_235, i32 9, i32 16"   --->   Operation 1162 'partselect' 'mult_V_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%a_V_104 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2480, i32 2495"   --->   Operation 1163 'partselect' 'a_V_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i16 %a_V_104"   --->   Operation 1164 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2480, i32 2493"   --->   Operation 1165 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%shl_ln1273_160 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_179, i3 0"   --->   Operation 1166 'bitconcatenate' 'shl_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2480, i32 2495"   --->   Operation 1167 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%shl_ln1273_161 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_180, i1 0"   --->   Operation 1168 'bitconcatenate' 'shl_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (2.10ns)   --->   "%r_V_236 = add i17 %shl_ln1273_160, i17 %shl_ln1273_161"   --->   Operation 1169 'add' 'r_V_236' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%mult_V_310 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_236, i32 9, i32 16"   --->   Operation 1170 'partselect' 'mult_V_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_136 = sub i17 0, i17 %shl_ln1273_160"   --->   Operation 1171 'sub' 'sub_ln1273_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1172 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_237 = sub i17 %sub_ln1273_136, i17 %sext_ln1273_81"   --->   Operation 1172 'sub' 'r_V_237' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_237, i32 9, i32 16"   --->   Operation 1173 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (2.10ns)   --->   "%r_V_238 = add i17 %shl_ln1273_160, i17 %sext_ln1273_81"   --->   Operation 1174 'add' 'r_V_238' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%mult_V_312 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_238, i32 9, i32 16"   --->   Operation 1175 'partselect' 'mult_V_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%mult_V_313 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2502, i32 2509"   --->   Operation 1176 'partselect' 'mult_V_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2496, i32 2509"   --->   Operation 1177 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%shl_ln1273_162 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_181, i3 0"   --->   Operation 1178 'bitconcatenate' 'shl_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (2.10ns)   --->   "%r_V_239 = sub i17 0, i17 %shl_ln1273_162"   --->   Operation 1179 'sub' 'r_V_239' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%mult_V_314 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_239, i32 9, i32 16"   --->   Operation 1180 'partselect' 'mult_V_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2496, i32 2511"   --->   Operation 1181 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%shl_ln1273_163 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_182, i1 0"   --->   Operation 1182 'bitconcatenate' 'shl_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (2.10ns)   --->   "%r_V_240 = add i17 %shl_ln1273_162, i17 %shl_ln1273_163"   --->   Operation 1183 'add' 'r_V_240' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%mult_V_315 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_240, i32 9, i32 16"   --->   Operation 1184 'partselect' 'mult_V_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%a_V_105 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2512, i32 2527"   --->   Operation 1185 'partselect' 'a_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i16 %a_V_105"   --->   Operation 1186 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2512, i32 2525"   --->   Operation 1187 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%shl_ln1273_164 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_183, i3 0"   --->   Operation 1188 'bitconcatenate' 'shl_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2512, i32 2527"   --->   Operation 1189 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%shl_ln1273_165 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_184, i1 0"   --->   Operation 1190 'bitconcatenate' 'shl_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (2.10ns)   --->   "%r_V_241 = add i17 %shl_ln1273_164, i17 %shl_ln1273_165"   --->   Operation 1191 'add' 'r_V_241' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%mult_V_316 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_241, i32 9, i32 16"   --->   Operation 1192 'partselect' 'mult_V_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%mult_V_317 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2518, i32 2525"   --->   Operation 1193 'partselect' 'mult_V_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_139 = sub i17 0, i17 %shl_ln1273_164"   --->   Operation 1194 'sub' 'sub_ln1273_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1195 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_242 = sub i17 %sub_ln1273_139, i17 %sext_ln1273_82"   --->   Operation 1195 'sub' 'r_V_242' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%mult_V_318 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_242, i32 9, i32 16"   --->   Operation 1196 'partselect' 'mult_V_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (2.10ns)   --->   "%r_V_243 = add i17 %shl_ln1273_164, i17 %sext_ln1273_82"   --->   Operation 1197 'add' 'r_V_243' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%mult_V_319 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_243, i32 9, i32 16"   --->   Operation 1198 'partselect' 'mult_V_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%a_V_106 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2528, i32 2543"   --->   Operation 1199 'partselect' 'a_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i16 %a_V_106"   --->   Operation 1200 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2528, i32 2541"   --->   Operation 1201 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%shl_ln1273_166 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_185, i3 0"   --->   Operation 1202 'bitconcatenate' 'shl_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (2.10ns)   --->   "%r_V_244 = add i17 %shl_ln1273_166, i17 %sext_ln1273_83"   --->   Operation 1203 'add' 'r_V_244' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_244, i32 9, i32 16"   --->   Operation 1204 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_141 = sub i17 0, i17 %shl_ln1273_166"   --->   Operation 1205 'sub' 'sub_ln1273_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1206 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_245 = sub i17 %sub_ln1273_141, i17 %sext_ln1273_83"   --->   Operation 1206 'sub' 'r_V_245' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%mult_V_321 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_245, i32 9, i32 16"   --->   Operation 1207 'partselect' 'mult_V_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2528, i32 2543"   --->   Operation 1208 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%shl_ln1273_167 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_186, i1 0"   --->   Operation 1209 'bitconcatenate' 'shl_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (2.10ns)   --->   "%r_V_246 = add i17 %shl_ln1273_166, i17 %shl_ln1273_167"   --->   Operation 1210 'add' 'r_V_246' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%mult_V_322 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_246, i32 9, i32 16"   --->   Operation 1211 'partselect' 'mult_V_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%a_V_107 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2544, i32 2559"   --->   Operation 1212 'partselect' 'a_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1270_26 = sext i16 %a_V_107"   --->   Operation 1213 'sext' 'sext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2544, i32 2557"   --->   Operation 1214 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%shl_ln1273_168 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_187, i3 0"   --->   Operation 1215 'bitconcatenate' 'shl_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (2.10ns)   --->   "%r_V_247 = add i17 %shl_ln1273_168, i17 %sext_ln1270_26"   --->   Operation 1216 'add' 'r_V_247' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_247, i32 9, i32 16"   --->   Operation 1217 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%mult_V_324 = partselect i8 @_ssdm_op_PartSelect.i8.i2576.i32.i32, i2576 %p_read87, i32 2550, i32 2557"   --->   Operation 1218 'partselect' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (2.10ns)   --->   "%sub_ln1270_43 = sub i17 %sext_ln1270_26, i17 %shl_ln1273_168"   --->   Operation 1219 'sub' 'sub_ln1270_43' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%mult_V_325 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270_43, i32 9, i32 16"   --->   Operation 1220 'partselect' 'mult_V_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2544, i32 2559"   --->   Operation 1221 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%shl_ln1273_169 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_188, i1 0"   --->   Operation 1222 'bitconcatenate' 'shl_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (2.10ns)   --->   "%r_V_248 = add i17 %shl_ln1273_168, i17 %shl_ln1273_169"   --->   Operation 1223 'add' 'r_V_248' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%mult_V_326 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_248, i32 9, i32 16"   --->   Operation 1224 'partselect' 'mult_V_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%a_V_108 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2560, i32 2575"   --->   Operation 1225 'partselect' 'a_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i16 %a_V_108"   --->   Operation 1226 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i14 @_ssdm_op_PartSelect.i14.i2576.i32.i32, i2576 %p_read87, i32 2560, i32 2573"   --->   Operation 1227 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%shl_ln1273_170 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp_189, i3 0"   --->   Operation 1228 'bitconcatenate' 'shl_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (2.10ns)   --->   "%r_V_249 = add i17 %shl_ln1273_170, i17 %sext_ln1273_84"   --->   Operation 1229 'add' 'r_V_249' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%mult_V_327 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_249, i32 9, i32 16"   --->   Operation 1230 'partselect' 'mult_V_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_143 = sub i17 0, i17 %shl_ln1273_170"   --->   Operation 1231 'sub' 'sub_ln1273_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1232 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%r_V_250 = sub i17 %sub_ln1273_143, i17 %sext_ln1273_84"   --->   Operation 1232 'sub' 'r_V_250' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_328 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_250, i32 9, i32 16"   --->   Operation 1233 'partselect' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i16 @_ssdm_op_PartSelect.i16.i2576.i32.i32, i2576 %p_read87, i32 2560, i32 2575"   --->   Operation 1234 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%shl_ln1273_171 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_190, i1 0"   --->   Operation 1235 'bitconcatenate' 'shl_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (2.10ns)   --->   "%r_V_251 = add i17 %shl_ln1273_170, i17 %shl_ln1273_171"   --->   Operation 1236 'add' 'r_V_251' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%mult_V_329 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_251, i32 9, i32 16"   --->   Operation 1237 'partselect' 'mult_V_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_17 = add i8 %mult_V_17, i8 %mult_V_18"   --->   Operation 1238 'add' 'add_ln813_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1239 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_18 = add i8 %add_ln813_17, i8 %mult_V_13"   --->   Operation 1239 'add' 'add_ln813_18' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_21 = add i8 %mult_V_39, i8 %mult_V_48"   --->   Operation 1240 'add' 'add_ln813_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1241 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_22 = add i8 %add_ln813_21, i8 %mult_V_35"   --->   Operation 1241 'add' 'add_ln813_22' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1242 [1/1] (1.91ns)   --->   "%add_ln813_25 = add i8 %mult_V_50, i8 %mult_V_56"   --->   Operation 1242 'add' 'add_ln813_25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_26 = add i8 %mult_V_62, i8 %mult_V_63"   --->   Operation 1243 'add' 'add_ln813_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1244 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_27 = add i8 %add_ln813_26, i8 %mult_V_60"   --->   Operation 1244 'add' 'add_ln813_27' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1245 [1/1] (1.91ns)   --->   "%add_ln813_29 = add i8 %mult_V_72, i8 %mult_V_74"   --->   Operation 1245 'add' 'add_ln813_29' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_31 = add i8 %mult_V_78, i8 %mult_V_81"   --->   Operation 1246 'add' 'add_ln813_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1247 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_32 = add i8 %add_ln813_31, i8 %mult_V_77"   --->   Operation 1247 'add' 'add_ln813_32' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_37 = add i8 %mult_V_91, i8 %mult_V_96"   --->   Operation 1248 'add' 'add_ln813_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1249 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_38 = add i8 %add_ln813_37, i8 %mult_V_89"   --->   Operation 1249 'add' 'add_ln813_38' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_41 = add i8 %mult_V_112, i8 %mult_V_120"   --->   Operation 1250 'add' 'add_ln813_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1251 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_42 = add i8 %add_ln813_41, i8 %mult_V_105"   --->   Operation 1251 'add' 'add_ln813_42' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1252 [1/1] (1.91ns)   --->   "%add_ln813_45 = add i8 %mult_V_121, i8 %mult_V_125"   --->   Operation 1252 'add' 'add_ln813_45' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_46 = add i8 %mult_V_129, i8 %mult_V_133"   --->   Operation 1253 'add' 'add_ln813_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1254 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_47 = add i8 %add_ln813_46, i8 %mult_V_127"   --->   Operation 1254 'add' 'add_ln813_47' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1255 [1/1] (1.91ns)   --->   "%add_ln813_49 = add i8 %mult_V_142, i8 %mult_V_144"   --->   Operation 1255 'add' 'add_ln813_49' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_51 = add i8 %mult_V_148, i8 %mult_V_154"   --->   Operation 1256 'add' 'add_ln813_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1257 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_52 = add i8 %add_ln813_51, i8 %mult_V_150"   --->   Operation 1257 'add' 'add_ln813_52' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_58 = add i8 %mult_V_179, i8 %mult_V_176"   --->   Operation 1258 'add' 'add_ln813_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1259 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_59 = add i8 %add_ln813_58, i8 %mult_V_171"   --->   Operation 1259 'add' 'add_ln813_59' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_62 = add i8 %mult_V_193, i8 %mult_V_191"   --->   Operation 1260 'add' 'add_ln813_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1261 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_63 = add i8 %add_ln813_62, i8 %mult_V_188"   --->   Operation 1261 'add' 'add_ln813_63' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1262 [1/1] (1.91ns)   --->   "%add_ln813_66 = add i8 %mult_V_201, i8 %mult_V_206"   --->   Operation 1262 'add' 'add_ln813_66' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_67 = add i8 %mult_V_212, i8 %mult_V_211"   --->   Operation 1263 'add' 'add_ln813_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1264 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_68 = add i8 %add_ln813_67, i8 %mult_V_208"   --->   Operation 1264 'add' 'add_ln813_68' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1265 [1/1] (1.91ns)   --->   "%add_ln813_70 = add i8 %mult_V_227, i8 %mult_V_226"   --->   Operation 1265 'add' 'add_ln813_70' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_72 = add i8 %mult_V_239, i8 %mult_V_238"   --->   Operation 1266 'add' 'add_ln813_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1267 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_73 = add i8 %add_ln813_72, i8 %mult_V_229"   --->   Operation 1267 'add' 'add_ln813_73' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_78 = add i8 %mult_V_253, i8 %mult_V_258"   --->   Operation 1268 'add' 'add_ln813_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1269 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_79 = add i8 %add_ln813_78, i8 %mult_V_248"   --->   Operation 1269 'add' 'add_ln813_79' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_82 = add i8 %mult_V_276, i8 %mult_V_280"   --->   Operation 1270 'add' 'add_ln813_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1271 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_83 = add i8 %add_ln813_82, i8 %mult_V_267"   --->   Operation 1271 'add' 'add_ln813_83' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1272 [1/1] (1.91ns)   --->   "%add_ln813_86 = add i8 %mult_V_285, i8 %mult_V_287"   --->   Operation 1272 'add' 'add_ln813_86' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_87 = add i8 %mult_V_296, i8 %mult_V_300"   --->   Operation 1273 'add' 'add_ln813_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1274 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_88 = add i8 %add_ln813_87, i8 %mult_V_292"   --->   Operation 1274 'add' 'add_ln813_88' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1275 [1/1] (1.91ns)   --->   "%add_ln813_90 = add i8 %mult_V_315, i8 %mult_V_316"   --->   Operation 1275 'add' 'add_ln813_90' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_92 = add i8 %mult_V_326, i8 242"   --->   Operation 1276 'add' 'add_ln813_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1277 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_93 = add i8 %add_ln813_92, i8 %mult_V_322"   --->   Operation 1277 'add' 'add_ln813_93' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_100 = add i8 %mult_V_10, i8 %mult_V_14"   --->   Operation 1278 'add' 'add_ln813_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1279 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_101 = add i8 %add_ln813_100, i8 %mult_V_8"   --->   Operation 1279 'add' 'add_ln813_101' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_104 = add i8 %mult_V_30, i8 %mult_V_33"   --->   Operation 1280 'add' 'add_ln813_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1281 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_105 = add i8 %add_ln813_104, i8 %mult_V_26"   --->   Operation 1281 'add' 'add_ln813_105' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1282 [1/1] (1.91ns)   --->   "%add_ln813_108 = add i8 %mult_V_36, i8 %mult_V_43"   --->   Operation 1282 'add' 'add_ln813_108' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_109 = add i8 %mult_V_65, i8 %mult_V_68"   --->   Operation 1283 'add' 'add_ln813_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1284 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_110 = add i8 %add_ln813_109, i8 %mult_V_51"   --->   Operation 1284 'add' 'add_ln813_110' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1285 [1/1] (1.91ns)   --->   "%add_ln813_112 = add i8 %mult_V_75, i8 %mult_V_78"   --->   Operation 1285 'add' 'add_ln813_112' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_114 = add i8 %mult_V_85, i8 %mult_V_89"   --->   Operation 1286 'add' 'add_ln813_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1287 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_115 = add i8 %add_ln813_114, i8 %mult_V_81"   --->   Operation 1287 'add' 'add_ln813_115' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_120 = add i8 %mult_V_105, i8 %mult_V_108"   --->   Operation 1288 'add' 'add_ln813_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1289 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_121 = add i8 %add_ln813_120, i8 %mult_V_102"   --->   Operation 1289 'add' 'add_ln813_121' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_125 = add i8 %mult_V_129, i8 %mult_V_134"   --->   Operation 1290 'add' 'add_ln813_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1291 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_126 = add i8 %add_ln813_125, i8 %mult_V_125"   --->   Operation 1291 'add' 'add_ln813_126' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1292 [1/1] (1.91ns)   --->   "%add_ln813_129 = add i8 %mult_V_137, i8 %mult_V_140"   --->   Operation 1292 'add' 'add_ln813_129' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_130 = add i8 %mult_V_151, i8 %mult_V_153"   --->   Operation 1293 'add' 'add_ln813_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1294 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_131 = add i8 %add_ln813_130, i8 %mult_V_144"   --->   Operation 1294 'add' 'add_ln813_131' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1295 [1/1] (1.91ns)   --->   "%add_ln813_133 = add i8 %mult_V_155, i8 %mult_V_163"   --->   Operation 1295 'add' 'add_ln813_133' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_135 = add i8 %mult_V_173, i8 %mult_V_178"   --->   Operation 1296 'add' 'add_ln813_135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1297 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_136 = add i8 %add_ln813_135, i8 %mult_V_167"   --->   Operation 1297 'add' 'add_ln813_136' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_142 = add i8 %mult_V_196, i8 %mult_V_203"   --->   Operation 1298 'add' 'add_ln813_142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1299 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_143 = add i8 %add_ln813_142, i8 %mult_V_193"   --->   Operation 1299 'add' 'add_ln813_143' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_146 = add i8 %mult_V_212, i8 %mult_V_214"   --->   Operation 1300 'add' 'add_ln813_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1301 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_147 = add i8 %add_ln813_146, i8 %mult_V_208"   --->   Operation 1301 'add' 'add_ln813_147' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1302 [1/1] (1.91ns)   --->   "%add_ln813_150 = add i8 %mult_V_217, i8 %mult_V_223"   --->   Operation 1302 'add' 'add_ln813_150' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_151 = add i8 %mult_V_227, i8 %mult_V_229"   --->   Operation 1303 'add' 'add_ln813_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1304 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_152 = add i8 %add_ln813_151, i8 %mult_V_220"   --->   Operation 1304 'add' 'add_ln813_152' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1305 [1/1] (1.91ns)   --->   "%add_ln813_154 = add i8 %mult_V_239, i8 %mult_V_236"   --->   Operation 1305 'add' 'add_ln813_154' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_156 = add i8 %mult_V_245, i8 %mult_V_251"   --->   Operation 1306 'add' 'add_ln813_156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1307 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_157 = add i8 %add_ln813_156, i8 %mult_V_242"   --->   Operation 1307 'add' 'add_ln813_157' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_162 = add i8 %mult_V_259, i8 %mult_V_266"   --->   Operation 1308 'add' 'add_ln813_162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1309 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_163 = add i8 %add_ln813_162, i8 %mult_V_253"   --->   Operation 1309 'add' 'add_ln813_163' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1310 [1/1] (1.91ns)   --->   "%add_ln813_165 = add i8 %mult_V_271, i8 %mult_V_268"   --->   Operation 1310 'add' 'add_ln813_165' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_166 = add i8 %add_ln813_165, i8 %mult_V_262"   --->   Operation 1311 'add' 'add_ln813_166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_167 = add i8 %mult_V_282, i8 %mult_V_286"   --->   Operation 1312 'add' 'add_ln813_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1313 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_168 = add i8 %add_ln813_167, i8 %mult_V_275"   --->   Operation 1313 'add' 'add_ln813_168' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1314 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_169 = add i8 %add_ln813_168, i8 %add_ln813_166"   --->   Operation 1314 'add' 'add_ln813_169' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1315 [1/1] (1.91ns)   --->   "%add_ln813_171 = add i8 %mult_V_293, i8 %mult_V_289"   --->   Operation 1315 'add' 'add_ln813_171' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_172 = add i8 %mult_V_297, i8 %mult_V_307"   --->   Operation 1316 'add' 'add_ln813_172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1317 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_173 = add i8 %add_ln813_172, i8 %mult_V_301"   --->   Operation 1317 'add' 'add_ln813_173' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1318 [1/1] (1.91ns)   --->   "%add_ln813_175 = add i8 %mult_V_310, i8 %mult_V_316"   --->   Operation 1318 'add' 'add_ln813_175' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_177 = add i8 %mult_V_323, i8 %mult_V_327"   --->   Operation 1319 'add' 'add_ln813_177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1320 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_178 = add i8 %add_ln813_177, i8 %mult_V_320"   --->   Operation 1320 'add' 'add_ln813_178' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_185 = add i8 %mult_V_15, i8 %mult_V_24"   --->   Operation 1321 'add' 'add_ln813_185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1322 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_186 = add i8 %add_ln813_185, i8 %mult_V_11"   --->   Operation 1322 'add' 'add_ln813_186' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_189 = add i8 %mult_V_37, i8 %mult_V_39"   --->   Operation 1323 'add' 'add_ln813_189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1324 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_190 = add i8 %add_ln813_189, i8 %mult_V_33"   --->   Operation 1324 'add' 'add_ln813_190' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1325 [1/1] (1.91ns)   --->   "%add_ln813_193 = add i8 %mult_V_41, i8 %mult_V_43"   --->   Operation 1325 'add' 'add_ln813_193' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_194 = add i8 %mult_V_52, i8 %mult_V_54"   --->   Operation 1326 'add' 'add_ln813_194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1327 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_195 = add i8 %add_ln813_194, i8 %mult_V_46"   --->   Operation 1327 'add' 'add_ln813_195' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_198 = add i8 %mult_V_71, i8 %mult_V_75"   --->   Operation 1328 'add' 'add_ln813_198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1329 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_199 = add i8 %add_ln813_198, i8 %mult_V_69"   --->   Operation 1329 'add' 'add_ln813_199' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_204 = add i8 %mult_V_94, i8 %mult_V_101"   --->   Operation 1330 'add' 'add_ln813_204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1331 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_205 = add i8 %add_ln813_204, i8 %mult_V_92"   --->   Operation 1331 'add' 'add_ln813_205' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_208 = add i8 %mult_V_126, i8 %mult_V_127"   --->   Operation 1332 'add' 'add_ln813_208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1333 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_209 = add i8 %add_ln813_208, i8 %mult_V_121"   --->   Operation 1333 'add' 'add_ln813_209' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1334 [1/1] (1.91ns)   --->   "%add_ln813_212 = add i8 %mult_V_129, i8 %mult_V_131"   --->   Operation 1334 'add' 'add_ln813_212' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_213 = add i8 %mult_V_138, i8 %mult_V_141"   --->   Operation 1335 'add' 'add_ln813_213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1336 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_214 = add i8 %add_ln813_213, i8 %mult_V_135"   --->   Operation 1336 'add' 'add_ln813_214' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1337 [1/1] (1.91ns)   --->   "%add_ln813_216 = add i8 %mult_V_149, i8 %mult_V_151"   --->   Operation 1337 'add' 'add_ln813_216' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_218 = add i8 %mult_V_156, i8 %mult_V_160"   --->   Operation 1338 'add' 'add_ln813_218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1339 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_219 = add i8 %add_ln813_218, i8 %mult_V_153"   --->   Operation 1339 'add' 'add_ln813_219' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1340 [1/1] (1.91ns)   --->   "%add_ln813_224 = add i8 %mult_V_164, i8 %mult_V_168"   --->   Operation 1340 'add' 'add_ln813_224' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_225 = add i8 %mult_V_179, i8 %mult_V_186"   --->   Operation 1341 'add' 'add_ln813_225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1342 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_226 = add i8 %add_ln813_225, i8 %mult_V_173"   --->   Operation 1342 'add' 'add_ln813_226' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_229 = add i8 %mult_V_199, i8 %mult_V_205"   --->   Operation 1343 'add' 'add_ln813_229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1344 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_230 = add i8 %add_ln813_229, i8 %mult_V_203"   --->   Operation 1344 'add' 'add_ln813_230' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_234 = add i8 %mult_V_218, i8 %mult_V_227"   --->   Operation 1345 'add' 'add_ln813_234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1346 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_235 = add i8 %add_ln813_234, i8 %mult_V_215"   --->   Operation 1346 'add' 'add_ln813_235' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_238 = add i8 %mult_V_237, i8 %mult_V_243"   --->   Operation 1347 'add' 'add_ln813_238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1348 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_239 = add i8 %add_ln813_238, i8 %mult_V_230"   --->   Operation 1348 'add' 'add_ln813_239' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_243 = add i8 %mult_V_246, i8 %mult_V_249"   --->   Operation 1349 'add' 'add_ln813_243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_244 = add i8 %mult_V_254, i8 %mult_V_256"   --->   Operation 1350 'add' 'add_ln813_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1351 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_245 = add i8 %add_ln813_244, i8 %mult_V_251"   --->   Operation 1351 'add' 'add_ln813_245' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1352 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_246 = add i8 %add_ln813_245, i8 %add_ln813_243"   --->   Operation 1352 'add' 'add_ln813_246' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_248 = add i8 %mult_V_278, i8 %mult_V_283"   --->   Operation 1353 'add' 'add_ln813_248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1354 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_249 = add i8 %add_ln813_248, i8 %mult_V_272"   --->   Operation 1354 'add' 'add_ln813_249' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1355 [1/1] (1.91ns)   --->   "%add_ln813_252 = add i8 %mult_V_290, i8 %mult_V_298"   --->   Operation 1355 'add' 'add_ln813_252' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_253 = add i8 %mult_V_301, i8 %mult_V_307"   --->   Operation 1356 'add' 'add_ln813_253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1357 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_254 = add i8 %add_ln813_253, i8 %mult_V_294"   --->   Operation 1357 'add' 'add_ln813_254' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1358 [1/1] (1.91ns)   --->   "%add_ln813_256 = add i8 %mult_V_313, i8 %mult_V_317"   --->   Operation 1358 'add' 'add_ln813_256' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_258 = add i8 %mult_V_327, i8 244"   --->   Operation 1359 'add' 'add_ln813_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1360 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_259 = add i8 %add_ln813_258, i8 %mult_V_324"   --->   Operation 1360 'add' 'add_ln813_259' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_266 = add i8 %mult_V_12, i8 %mult_V_16"   --->   Operation 1361 'add' 'add_ln813_266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1362 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_267 = add i8 %add_ln813_266, i8 %mult_V_9"   --->   Operation 1362 'add' 'add_ln813_267' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1363 [1/1] (1.91ns)   --->   "%add_ln813_269 = add i8 %mult_V_21, i8 %mult_V_25"   --->   Operation 1363 'add' 'add_ln813_269' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_271 = add i8 %mult_V_34, i8 %mult_V_38"   --->   Operation 1364 'add' 'add_ln813_271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1365 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_272 = add i8 %add_ln813_271, i8 %mult_V_28"   --->   Operation 1365 'add' 'add_ln813_272' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_275 = add i8 %mult_V_44, i8 %mult_V_47"   --->   Operation 1366 'add' 'add_ln813_275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1367 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_276 = add i8 %add_ln813_275, i8 %mult_V_40"   --->   Operation 1367 'add' 'add_ln813_276' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_277 = add i8 %mult_V_53, i8 %mult_V_55"   --->   Operation 1368 'add' 'add_ln813_277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1369 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_278 = add i8 %add_ln813_277, i8 %mult_V_49"   --->   Operation 1369 'add' 'add_ln813_278' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1370 [1/1] (1.91ns)   --->   "%add_ln813_280 = add i8 %mult_V_59, i8 %mult_V_61"   --->   Operation 1370 'add' 'add_ln813_280' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_282 = add i8 %mult_V_66, i8 %mult_V_70"   --->   Operation 1371 'add' 'add_ln813_282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1372 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_283 = add i8 %add_ln813_282, i8 %mult_V_64"   --->   Operation 1372 'add' 'add_ln813_283' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1373 [1/1] (1.91ns)   --->   "%add_ln813_287 = add i8 %mult_V_82, i8 %mult_V_83"   --->   Operation 1373 'add' 'add_ln813_287' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_289 = add i8 %mult_V_90, i8 %mult_V_93"   --->   Operation 1374 'add' 'add_ln813_289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1375 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_290 = add i8 %add_ln813_289, i8 %mult_V_86"   --->   Operation 1375 'add' 'add_ln813_290' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1376 [1/1] (1.91ns)   --->   "%add_ln813_292 = add i8 %mult_V_103, i8 %mult_V_106"   --->   Operation 1376 'add' 'add_ln813_292' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_294 = add i8 %mult_V_111, i8 %mult_V_113"   --->   Operation 1377 'add' 'add_ln813_294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1378 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_295 = add i8 %add_ln813_294, i8 %mult_V_109"   --->   Operation 1378 'add' 'add_ln813_295' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_298 = add i8 %mult_V_123, i8 %mult_V_128"   --->   Operation 1379 'add' 'add_ln813_298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1380 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_299 = add i8 %add_ln813_298, i8 %mult_V_119"   --->   Operation 1380 'add' 'add_ln813_299' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_300 = add i8 %mult_V_132, i8 %mult_V_139"   --->   Operation 1381 'add' 'add_ln813_300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1382 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_301 = add i8 %add_ln813_300, i8 %mult_V_130"   --->   Operation 1382 'add' 'add_ln813_301' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1383 [1/1] (1.91ns)   --->   "%add_ln813_303 = add i8 %mult_V_147, i8 %mult_V_152"   --->   Operation 1383 'add' 'add_ln813_303' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_305 = add i8 %mult_V_161, i8 %mult_V_165"   --->   Operation 1384 'add' 'add_ln813_305' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1385 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_306 = add i8 %add_ln813_305, i8 %mult_V_157"   --->   Operation 1385 'add' 'add_ln813_306' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1386 [1/1] (1.91ns)   --->   "%add_ln813_311 = add i8 %mult_V_169, i8 %mult_V_170"   --->   Operation 1386 'add' 'add_ln813_311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_312 = add i8 %mult_V_175, i8 %mult_V_180"   --->   Operation 1387 'add' 'add_ln813_312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1388 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_313 = add i8 %add_ln813_312, i8 %mult_V_174"   --->   Operation 1388 'add' 'add_ln813_313' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1389 [1/1] (1.91ns)   --->   "%add_ln813_315 = add i8 %mult_V_187, i8 %mult_V_189"   --->   Operation 1389 'add' 'add_ln813_315' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_317 = add i8 %mult_V_197, i8 %mult_V_200"   --->   Operation 1390 'add' 'add_ln813_317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1391 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_318 = add i8 %add_ln813_317, i8 %mult_V_194"   --->   Operation 1391 'add' 'add_ln813_318' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_321 = add i8 %mult_V_209, i8 %mult_V_213"   --->   Operation 1392 'add' 'add_ln813_321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1393 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_322 = add i8 %add_ln813_321, i8 %mult_V_204"   --->   Operation 1393 'add' 'add_ln813_322' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_323 = add i8 %mult_V_219, i8 %mult_V_221"   --->   Operation 1394 'add' 'add_ln813_323' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1395 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_324 = add i8 %add_ln813_323, i8 %mult_V_216"   --->   Operation 1395 'add' 'add_ln813_324' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1396 [1/1] (1.91ns)   --->   "%add_ln813_326 = add i8 %mult_V_228, i8 %mult_V_231"   --->   Operation 1396 'add' 'add_ln813_326' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_328 = add i8 %mult_V_240, i8 %mult_V_244"   --->   Operation 1397 'add' 'add_ln813_328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1398 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_329 = add i8 %add_ln813_328, i8 %mult_V_235"   --->   Operation 1398 'add' 'add_ln813_329' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1399 [1/1] (1.91ns)   --->   "%add_ln813_333 = add i8 %mult_V_250, i8 %mult_V_252"   --->   Operation 1399 'add' 'add_ln813_333' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_335 = add i8 %mult_V_257, i8 %mult_V_260"   --->   Operation 1400 'add' 'add_ln813_335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1401 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_336 = add i8 %add_ln813_335, i8 %mult_V_255"   --->   Operation 1401 'add' 'add_ln813_336' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1402 [1/1] (1.91ns)   --->   "%add_ln813_338 = add i8 %mult_V_270, i8 %mult_V_273"   --->   Operation 1402 'add' 'add_ln813_338' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_340 = add i8 %mult_V_284, i8 %mult_V_291"   --->   Operation 1403 'add' 'add_ln813_340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1404 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_341 = add i8 %add_ln813_340, i8 %mult_V_279"   --->   Operation 1404 'add' 'add_ln813_341' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_344 = add i8 %mult_V_299, i8 %mult_V_302"   --->   Operation 1405 'add' 'add_ln813_344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1406 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_345 = add i8 %add_ln813_344, i8 %mult_V_295"   --->   Operation 1406 'add' 'add_ln813_345' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_346 = add i8 %mult_V_308, i8 %mult_V_311"   --->   Operation 1407 'add' 'add_ln813_346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1408 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_347 = add i8 %add_ln813_346, i8 %mult_V_305"   --->   Operation 1408 'add' 'add_ln813_347' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1409 [1/1] (1.91ns)   --->   "%add_ln813_349 = add i8 %mult_V_318, i8 %mult_V_321"   --->   Operation 1409 'add' 'add_ln813_349' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_351 = add i8 %mult_V_328, i8 12"   --->   Operation 1410 'add' 'add_ln813_351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1411 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_352 = add i8 %add_ln813_351, i8 %mult_V_325"   --->   Operation 1411 'add' 'add_ln813_352' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_359 = add i8 %mult_V_15, i8 %mult_V_20"   --->   Operation 1412 'add' 'add_ln813_359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1413 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_360 = add i8 %add_ln813_359, i8 %mult_V_10"   --->   Operation 1413 'add' 'add_ln813_360' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1414 [1/1] (1.91ns)   --->   "%add_ln813_362 = add i8 %mult_V_29, i8 %mult_V_32"   --->   Operation 1414 'add' 'add_ln813_362' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1415 [1/1] (1.91ns)   --->   "%add_ln813_366 = add i8 %mult_V_42, i8 %mult_V_45"   --->   Operation 1415 'add' 'add_ln813_366' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_367 = add i8 %mult_V_58, i8 %mult_V_63"   --->   Operation 1416 'add' 'add_ln813_367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1417 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_368 = add i8 %add_ln813_367, i8 %mult_V_46"   --->   Operation 1417 'add' 'add_ln813_368' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1418 [1/1] (1.91ns)   --->   "%add_ln813_370 = add i8 %mult_V_73, i8 %mult_V_76"   --->   Operation 1418 'add' 'add_ln813_370' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_372 = add i8 %mult_V_80, i8 %mult_V_81"   --->   Operation 1419 'add' 'add_ln813_372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1420 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_373 = add i8 %add_ln813_372, i8 %mult_V_77"   --->   Operation 1420 'add' 'add_ln813_373' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_378 = add i8 %mult_V_91, i8 %mult_V_100"   --->   Operation 1421 'add' 'add_ln813_378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1422 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_379 = add i8 %add_ln813_378, i8 %mult_V_89"   --->   Operation 1422 'add' 'add_ln813_379' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1423 [1/1] (1.91ns)   --->   "%add_ln813_381 = add i8 %mult_V_107, i8 %mult_V_108"   --->   Operation 1423 'add' 'add_ln813_381' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_383 = add i8 %mult_V_115, i8 %mult_V_117"   --->   Operation 1424 'add' 'add_ln813_383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1425 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_384 = add i8 %add_ln813_383, i8 %mult_V_114"   --->   Operation 1425 'add' 'add_ln813_384' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_387 = add i8 %mult_V_125, i8 %mult_V_127"   --->   Operation 1426 'add' 'add_ln813_387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1427 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_388 = add i8 %add_ln813_387, i8 %mult_V_124"   --->   Operation 1427 'add' 'add_ln813_388' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_389 = add i8 %mult_V_138, i8 %mult_V_143"   --->   Operation 1428 'add' 'add_ln813_389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1429 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_390 = add i8 %add_ln813_389, i8 %mult_V_136"   --->   Operation 1429 'add' 'add_ln813_390' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1430 [1/1] (1.91ns)   --->   "%add_ln813_392 = add i8 %mult_V_153, i8 %mult_V_155"   --->   Operation 1430 'add' 'add_ln813_392' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_394 = add i8 %mult_V_166, i8 %mult_V_167"   --->   Operation 1431 'add' 'add_ln813_394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1432 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_395 = add i8 %add_ln813_394, i8 %mult_V_162"   --->   Operation 1432 'add' 'add_ln813_395' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1433 [1/1] (1.91ns)   --->   "%add_ln813_400 = add i8 %mult_V_172, i8 %mult_V_177"   --->   Operation 1433 'add' 'add_ln813_400' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_401 = add i8 %mult_V_184, i8 %mult_V_185"   --->   Operation 1434 'add' 'add_ln813_401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1435 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_402 = add i8 %add_ln813_401, i8 %mult_V_179"   --->   Operation 1435 'add' 'add_ln813_402' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1436 [1/1] (1.91ns)   --->   "%add_ln813_404 = add i8 %mult_V_192, i8 %mult_V_195"   --->   Operation 1436 'add' 'add_ln813_404' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_406 = add i8 %mult_V_198, i8 %mult_V_203"   --->   Operation 1437 'add' 'add_ln813_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1438 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_407 = add i8 %add_ln813_406, i8 %mult_V_202"   --->   Operation 1438 'add' 'add_ln813_407' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_410 = add i8 %mult_V_210, i8 %mult_V_215"   --->   Operation 1439 'add' 'add_ln813_410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1440 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_411 = add i8 %add_ln813_410, i8 %mult_V_207"   --->   Operation 1440 'add' 'add_ln813_411' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_412 = add i8 %mult_V_223, i8 %mult_V_222"   --->   Operation 1441 'add' 'add_ln813_412' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1442 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_413 = add i8 %add_ln813_412, i8 %mult_V_217"   --->   Operation 1442 'add' 'add_ln813_413' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1443 [1/1] (1.91ns)   --->   "%add_ln813_415 = add i8 %mult_V_234, i8 %mult_V_241"   --->   Operation 1443 'add' 'add_ln813_415' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_417 = add i8 %mult_V_249, i8 %mult_V_245"   --->   Operation 1444 'add' 'add_ln813_417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1445 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_418 = add i8 %add_ln813_417, i8 %mult_V_242"   --->   Operation 1445 'add' 'add_ln813_418' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_423 = add i8 %mult_V_266, i8 %mult_V_262"   --->   Operation 1446 'add' 'add_ln813_423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1447 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_424 = add i8 %add_ln813_423, i8 %mult_V_261"   --->   Operation 1447 'add' 'add_ln813_424' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1448 [1/1] (1.91ns)   --->   "%add_ln813_426 = add i8 %mult_V_274, i8 %mult_V_277"   --->   Operation 1448 'add' 'add_ln813_426' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_428 = add i8 %mult_V_281, i8 %mult_V_290"   --->   Operation 1449 'add' 'add_ln813_428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1450 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_429 = add i8 %add_ln813_428, i8 %mult_V_282"   --->   Operation 1450 'add' 'add_ln813_429' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_432 = add i8 %mult_V_298, i8 %mult_V_294"   --->   Operation 1451 'add' 'add_ln813_432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1452 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_433 = add i8 %add_ln813_432, i8 %mult_V_288"   --->   Operation 1452 'add' 'add_ln813_433' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_434 = add i8 %mult_V_306, i8 %mult_V_309"   --->   Operation 1453 'add' 'add_ln813_434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1454 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_435 = add i8 %add_ln813_434, i8 %mult_V_303"   --->   Operation 1454 'add' 'add_ln813_435' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1455 [1/1] (1.91ns)   --->   "%add_ln813_437 = add i8 %mult_V_312, i8 %mult_V_319"   --->   Operation 1455 'add' 'add_ln813_437' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_439 = add i8 %mult_V_323, i8 %mult_V_329"   --->   Operation 1456 'add' 'add_ln813_439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1457 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_440 = add i8 %add_ln813_439, i8 %mult_V_322"   --->   Operation 1457 'add' 'add_ln813_440' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.69>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %a_V"   --->   Operation 1458 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %trunc_ln1270, i3 0"   --->   Operation 1459 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1460 [1/1] (2.10ns)   --->   "%sub_ln1270 = sub i17 %sext_ln1273, i17 %p_shl2"   --->   Operation 1460 'sub' 'sub_ln1270' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%mult_V = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %sub_ln1270, i32 9, i32 16"   --->   Operation 1461 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0"   --->   Operation 1462 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (2.10ns)   --->   "%r_V = sub i17 %shl_ln1273_s, i17 %p_shl2"   --->   Operation 1463 'sub' 'r_V' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V, i32 9, i32 16"   --->   Operation 1464 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (2.10ns)   --->   "%r_V_12 = sub i17 %p_shl2, i17 %shl_ln1273_s"   --->   Operation 1465 'sub' 'r_V_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_12, i32 9, i32 16"   --->   Operation 1466 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (2.10ns)   --->   "%r_V_13 = sub i17 0, i17 %p_shl2"   --->   Operation 1467 'sub' 'r_V_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1468 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %r_V_13, i32 9, i32 16"   --->   Operation 1468 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (1.91ns)   --->   "%add_ln813 = add i8 %mult_V, i8 244"   --->   Operation 1469 'add' 'add_ln813' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_16 = add i8 %mult_V_3, i8 %mult_V_7"   --->   Operation 1470 'add' 'add_ln813_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1471 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_19 = add i8 %add_ln813_18, i8 %add_ln813_16"   --->   Operation 1471 'add' 'add_ln813_19' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_20 = add i8 %mult_V_22, i8 %mult_V_32"   --->   Operation 1472 'add' 'add_ln813_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1473 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_23 = add i8 %add_ln813_22, i8 %add_ln813_20"   --->   Operation 1473 'add' 'add_ln813_23' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_28 = add i8 %add_ln813_27, i8 %add_ln813_25"   --->   Operation 1474 'add' 'add_ln813_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_30 = add i8 %add_ln813_29, i8 %mult_V_65"   --->   Operation 1475 'add' 'add_ln813_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1476 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_33 = add i8 %add_ln813_32, i8 %add_ln813_30"   --->   Operation 1476 'add' 'add_ln813_33' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1477 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_34 = add i8 %add_ln813_33, i8 %add_ln813_28"   --->   Operation 1477 'add' 'add_ln813_34' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_36 = add i8 %mult_V_84, i8 %mult_V_88"   --->   Operation 1478 'add' 'add_ln813_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1479 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_39 = add i8 %add_ln813_38, i8 %add_ln813_36"   --->   Operation 1479 'add' 'add_ln813_39' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_40 = add i8 %mult_V_97, i8 %mult_V_99"   --->   Operation 1480 'add' 'add_ln813_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1481 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_43 = add i8 %add_ln813_42, i8 %add_ln813_40"   --->   Operation 1481 'add' 'add_ln813_43' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_48 = add i8 %add_ln813_47, i8 %add_ln813_45"   --->   Operation 1482 'add' 'add_ln813_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_50 = add i8 %add_ln813_49, i8 %mult_V_134"   --->   Operation 1483 'add' 'add_ln813_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1484 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_53 = add i8 %add_ln813_52, i8 %add_ln813_50"   --->   Operation 1484 'add' 'add_ln813_53' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1485 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_54 = add i8 %add_ln813_53, i8 %add_ln813_48"   --->   Operation 1485 'add' 'add_ln813_54' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1486 [1/1] (1.91ns)   --->   "%add_ln813_57 = add i8 %mult_V_158, i8 %mult_V_159"   --->   Operation 1486 'add' 'add_ln813_57' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_60 = add i8 %add_ln813_59, i8 %add_ln813_57"   --->   Operation 1487 'add' 'add_ln813_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_61 = add i8 %mult_V_183, i8 %mult_V_186"   --->   Operation 1488 'add' 'add_ln813_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1489 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_64 = add i8 %add_ln813_63, i8 %add_ln813_61"   --->   Operation 1489 'add' 'add_ln813_64' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1490 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_65 = add i8 %add_ln813_64, i8 %add_ln813_60"   --->   Operation 1490 'add' 'add_ln813_65' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_69 = add i8 %add_ln813_68, i8 %add_ln813_66"   --->   Operation 1491 'add' 'add_ln813_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_71 = add i8 %add_ln813_70, i8 %mult_V_222"   --->   Operation 1492 'add' 'add_ln813_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1493 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_74 = add i8 %add_ln813_73, i8 %add_ln813_71"   --->   Operation 1493 'add' 'add_ln813_74' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1494 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_75 = add i8 %add_ln813_74, i8 %add_ln813_69"   --->   Operation 1494 'add' 'add_ln813_75' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_77 = add i8 %mult_V_246, i8 %mult_V_242"   --->   Operation 1495 'add' 'add_ln813_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1496 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_80 = add i8 %add_ln813_79, i8 %add_ln813_77"   --->   Operation 1496 'add' 'add_ln813_80' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_81 = add i8 %mult_V_261, i8 %mult_V_265"   --->   Operation 1497 'add' 'add_ln813_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1498 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_84 = add i8 %add_ln813_83, i8 %add_ln813_81"   --->   Operation 1498 'add' 'add_ln813_84' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_89 = add i8 %add_ln813_88, i8 %add_ln813_86"   --->   Operation 1499 'add' 'add_ln813_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_91 = add i8 %add_ln813_90, i8 %mult_V_309"   --->   Operation 1500 'add' 'add_ln813_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1501 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_94 = add i8 %add_ln813_93, i8 %add_ln813_91"   --->   Operation 1501 'add' 'add_ln813_94' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1502 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_95 = add i8 %add_ln813_94, i8 %add_ln813_89"   --->   Operation 1502 'add' 'add_ln813_95' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_99 = add i8 %add_ln813, i8 %mult_V_4"   --->   Operation 1503 'add' 'add_ln813_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1504 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_102 = add i8 %add_ln813_101, i8 %add_ln813_99"   --->   Operation 1504 'add' 'add_ln813_102' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_103 = add i8 %mult_V_18, i8 %mult_V_24"   --->   Operation 1505 'add' 'add_ln813_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1506 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_106 = add i8 %add_ln813_105, i8 %add_ln813_103"   --->   Operation 1506 'add' 'add_ln813_106' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_111 = add i8 %add_ln813_110, i8 %add_ln813_108"   --->   Operation 1507 'add' 'add_ln813_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_113 = add i8 %add_ln813_112, i8 %mult_V_69"   --->   Operation 1508 'add' 'add_ln813_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1509 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_116 = add i8 %add_ln813_115, i8 %add_ln813_113"   --->   Operation 1509 'add' 'add_ln813_116' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1510 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_117 = add i8 %add_ln813_116, i8 %add_ln813_111"   --->   Operation 1510 'add' 'add_ln813_117' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_119 = add i8 %mult_V_95, i8 %mult_V_96"   --->   Operation 1511 'add' 'add_ln813_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1512 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_122 = add i8 %add_ln813_121, i8 %add_ln813_119"   --->   Operation 1512 'add' 'add_ln813_122' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1513 [1/1] (1.91ns)   --->   "%add_ln813_123 = add i8 %mult_V_118, i8 %mult_V_122"   --->   Operation 1513 'add' 'add_ln813_123' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_124 = add i8 %add_ln813_123, i8 %mult_V_116"   --->   Operation 1514 'add' 'add_ln813_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1515 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_127 = add i8 %add_ln813_126, i8 %add_ln813_124"   --->   Operation 1515 'add' 'add_ln813_127' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_132 = add i8 %add_ln813_131, i8 %add_ln813_129"   --->   Operation 1516 'add' 'add_ln813_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_134 = add i8 %add_ln813_133, i8 %mult_V_159"   --->   Operation 1517 'add' 'add_ln813_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1518 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_137 = add i8 %add_ln813_136, i8 %add_ln813_134"   --->   Operation 1518 'add' 'add_ln813_137' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1519 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_138 = add i8 %add_ln813_137, i8 %add_ln813_132"   --->   Operation 1519 'add' 'add_ln813_138' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1520 [1/1] (1.91ns)   --->   "%add_ln813_141 = add i8 %mult_V_188, i8 %mult_V_185"   --->   Operation 1520 'add' 'add_ln813_141' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_144 = add i8 %add_ln813_143, i8 %add_ln813_141"   --->   Operation 1521 'add' 'add_ln813_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_145 = add i8 %mult_V_205, i8 %mult_V_210"   --->   Operation 1522 'add' 'add_ln813_145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1523 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_148 = add i8 %add_ln813_147, i8 %add_ln813_145"   --->   Operation 1523 'add' 'add_ln813_148' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1524 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_149 = add i8 %add_ln813_148, i8 %add_ln813_144"   --->   Operation 1524 'add' 'add_ln813_149' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_153 = add i8 %add_ln813_152, i8 %add_ln813_150"   --->   Operation 1525 'add' 'add_ln813_153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_155 = add i8 %add_ln813_154, i8 %mult_V_233"   --->   Operation 1526 'add' 'add_ln813_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1527 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_158 = add i8 %add_ln813_157, i8 %add_ln813_155"   --->   Operation 1527 'add' 'add_ln813_158' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1528 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_159 = add i8 %add_ln813_158, i8 %add_ln813_153"   --->   Operation 1528 'add' 'add_ln813_159' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_161 = add i8 %mult_V_248, i8 %mult_V_256"   --->   Operation 1529 'add' 'add_ln813_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1530 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_164 = add i8 %add_ln813_163, i8 %add_ln813_161"   --->   Operation 1530 'add' 'add_ln813_164' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_174 = add i8 %add_ln813_173, i8 %add_ln813_171"   --->   Operation 1531 'add' 'add_ln813_174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_176 = add i8 %add_ln813_175, i8 %mult_V_313"   --->   Operation 1532 'add' 'add_ln813_176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1533 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_179 = add i8 %add_ln813_178, i8 %add_ln813_176"   --->   Operation 1533 'add' 'add_ln813_179' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1534 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_180 = add i8 %add_ln813_179, i8 %add_ln813_174"   --->   Operation 1534 'add' 'add_ln813_180' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_184 = add i8 %mult_V_1, i8 %mult_V_5"   --->   Operation 1535 'add' 'add_ln813_184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1536 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_187 = add i8 %add_ln813_186, i8 %add_ln813_184"   --->   Operation 1536 'add' 'add_ln813_187' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_188 = add i8 %mult_V_27, i8 %mult_V_31"   --->   Operation 1537 'add' 'add_ln813_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1538 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_191 = add i8 %add_ln813_190, i8 %add_ln813_188"   --->   Operation 1538 'add' 'add_ln813_191' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_196 = add i8 %add_ln813_195, i8 %add_ln813_193"   --->   Operation 1539 'add' 'add_ln813_196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_197 = add i8 %mult_V_63, i8 %mult_V_68"   --->   Operation 1540 'add' 'add_ln813_197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1541 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_200 = add i8 %add_ln813_199, i8 %add_ln813_197"   --->   Operation 1541 'add' 'add_ln813_200' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1542 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_201 = add i8 %add_ln813_200, i8 %add_ln813_196"   --->   Operation 1542 'add' 'add_ln813_201' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_203 = add i8 %mult_V_81, i8 %mult_V_88"   --->   Operation 1543 'add' 'add_ln813_203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1544 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_206 = add i8 %add_ln813_205, i8 %add_ln813_203"   --->   Operation 1544 'add' 'add_ln813_206' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_207 = add i8 %mult_V_110, i8 %mult_V_118"   --->   Operation 1545 'add' 'add_ln813_207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1546 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_210 = add i8 %add_ln813_209, i8 %add_ln813_207"   --->   Operation 1546 'add' 'add_ln813_210' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_215 = add i8 %add_ln813_214, i8 %add_ln813_212"   --->   Operation 1547 'add' 'add_ln813_215' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_217 = add i8 %add_ln813_216, i8 %mult_V_145"   --->   Operation 1548 'add' 'add_ln813_217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1549 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_220 = add i8 %add_ln813_219, i8 %add_ln813_217"   --->   Operation 1549 'add' 'add_ln813_220' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1550 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_221 = add i8 %add_ln813_220, i8 %add_ln813_215"   --->   Operation 1550 'add' 'add_ln813_221' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_227 = add i8 %add_ln813_226, i8 %add_ln813_224"   --->   Operation 1551 'add' 'add_ln813_227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_228 = add i8 %mult_V_181, i8 %mult_V_188"   --->   Operation 1552 'add' 'add_ln813_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1553 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_231 = add i8 %add_ln813_230, i8 %add_ln813_228"   --->   Operation 1553 'add' 'add_ln813_231' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1554 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_232 = add i8 %add_ln813_231, i8 %add_ln813_227"   --->   Operation 1554 'add' 'add_ln813_232' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1555 [1/1] (1.91ns)   --->   "%add_ln813_233 = add i8 %mult_V_210, i8 %mult_V_212"   --->   Operation 1555 'add' 'add_ln813_233' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_236 = add i8 %add_ln813_235, i8 %add_ln813_233"   --->   Operation 1556 'add' 'add_ln813_236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_237 = add i8 %mult_V_224, i8 %mult_V_234"   --->   Operation 1557 'add' 'add_ln813_237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1558 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_240 = add i8 %add_ln813_239, i8 %add_ln813_237"   --->   Operation 1558 'add' 'add_ln813_240' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1559 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_241 = add i8 %add_ln813_240, i8 %add_ln813_236"   --->   Operation 1559 'add' 'add_ln813_241' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_247 = add i8 %mult_V_263, i8 %mult_V_269"   --->   Operation 1560 'add' 'add_ln813_247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1561 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_250 = add i8 %add_ln813_249, i8 %add_ln813_247"   --->   Operation 1561 'add' 'add_ln813_250' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_255 = add i8 %add_ln813_254, i8 %add_ln813_252"   --->   Operation 1562 'add' 'add_ln813_255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_257 = add i8 %add_ln813_256, i8 %mult_V_304"   --->   Operation 1563 'add' 'add_ln813_257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1564 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_260 = add i8 %add_ln813_259, i8 %add_ln813_257"   --->   Operation 1564 'add' 'add_ln813_260' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1565 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_261 = add i8 %add_ln813_260, i8 %add_ln813_255"   --->   Operation 1565 'add' 'add_ln813_261' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_265 = add i8 %mult_V_2, i8 %mult_V_6"   --->   Operation 1566 'add' 'add_ln813_265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1567 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_268 = add i8 %add_ln813_267, i8 %add_ln813_265"   --->   Operation 1567 'add' 'add_ln813_268' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_270 = add i8 %add_ln813_269, i8 %mult_V_19"   --->   Operation 1568 'add' 'add_ln813_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1569 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_273 = add i8 %add_ln813_272, i8 %add_ln813_270"   --->   Operation 1569 'add' 'add_ln813_273' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_279 = add i8 %add_ln813_278, i8 %add_ln813_276"   --->   Operation 1570 'add' 'add_ln813_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_281 = add i8 %add_ln813_280, i8 %mult_V_57"   --->   Operation 1571 'add' 'add_ln813_281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1572 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_284 = add i8 %add_ln813_283, i8 %add_ln813_281"   --->   Operation 1572 'add' 'add_ln813_284' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1573 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_285 = add i8 %add_ln813_284, i8 %add_ln813_279"   --->   Operation 1573 'add' 'add_ln813_285' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_288 = add i8 %add_ln813_287, i8 %mult_V_79"   --->   Operation 1574 'add' 'add_ln813_288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1575 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_291 = add i8 %add_ln813_290, i8 %add_ln813_288"   --->   Operation 1575 'add' 'add_ln813_291' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_293 = add i8 %add_ln813_292, i8 %mult_V_98"   --->   Operation 1576 'add' 'add_ln813_293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1577 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_296 = add i8 %add_ln813_295, i8 %add_ln813_293"   --->   Operation 1577 'add' 'add_ln813_296' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_302 = add i8 %add_ln813_301, i8 %add_ln813_299"   --->   Operation 1578 'add' 'add_ln813_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_304 = add i8 %add_ln813_303, i8 %mult_V_146"   --->   Operation 1579 'add' 'add_ln813_304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1580 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_307 = add i8 %add_ln813_306, i8 %add_ln813_304"   --->   Operation 1580 'add' 'add_ln813_307' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1581 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_308 = add i8 %add_ln813_307, i8 %add_ln813_302"   --->   Operation 1581 'add' 'add_ln813_308' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_314 = add i8 %add_ln813_313, i8 %add_ln813_311"   --->   Operation 1582 'add' 'add_ln813_314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_316 = add i8 %add_ln813_315, i8 %mult_V_182"   --->   Operation 1583 'add' 'add_ln813_316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1584 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_319 = add i8 %add_ln813_318, i8 %add_ln813_316"   --->   Operation 1584 'add' 'add_ln813_319' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1585 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_320 = add i8 %add_ln813_319, i8 %add_ln813_314"   --->   Operation 1585 'add' 'add_ln813_320' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_325 = add i8 %add_ln813_324, i8 %add_ln813_322"   --->   Operation 1586 'add' 'add_ln813_325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_327 = add i8 %add_ln813_326, i8 %mult_V_225"   --->   Operation 1587 'add' 'add_ln813_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1588 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_330 = add i8 %add_ln813_329, i8 %add_ln813_327"   --->   Operation 1588 'add' 'add_ln813_330' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1589 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_331 = add i8 %add_ln813_330, i8 %add_ln813_325"   --->   Operation 1589 'add' 'add_ln813_331' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_334 = add i8 %add_ln813_333, i8 %mult_V_247"   --->   Operation 1590 'add' 'add_ln813_334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1591 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_337 = add i8 %add_ln813_336, i8 %add_ln813_334"   --->   Operation 1591 'add' 'add_ln813_337' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_339 = add i8 %add_ln813_338, i8 %mult_V_264"   --->   Operation 1592 'add' 'add_ln813_339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1593 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_342 = add i8 %add_ln813_341, i8 %add_ln813_339"   --->   Operation 1593 'add' 'add_ln813_342' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_348 = add i8 %add_ln813_347, i8 %add_ln813_345"   --->   Operation 1594 'add' 'add_ln813_348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_350 = add i8 %add_ln813_349, i8 %mult_V_314"   --->   Operation 1595 'add' 'add_ln813_350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1596 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_353 = add i8 %add_ln813_352, i8 %add_ln813_350"   --->   Operation 1596 'add' 'add_ln813_353' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1597 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_354 = add i8 %add_ln813_353, i8 %add_ln813_348"   --->   Operation 1597 'add' 'add_ln813_354' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_358 = add i8 %add_ln813, i8 %mult_V_5"   --->   Operation 1598 'add' 'add_ln813_358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1599 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_361 = add i8 %add_ln813_360, i8 %add_ln813_358"   --->   Operation 1599 'add' 'add_ln813_361' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_363 = add i8 %add_ln813_362, i8 %mult_V_23"   --->   Operation 1600 'add' 'add_ln813_363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1601 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_364 = add i8 %add_ln813_190, i8 %add_ln813_363"   --->   Operation 1601 'add' 'add_ln813_364' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_369 = add i8 %add_ln813_368, i8 %add_ln813_366"   --->   Operation 1602 'add' 'add_ln813_369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_371 = add i8 %add_ln813_370, i8 %mult_V_67"   --->   Operation 1603 'add' 'add_ln813_371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1604 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_374 = add i8 %add_ln813_373, i8 %add_ln813_371"   --->   Operation 1604 'add' 'add_ln813_374' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1605 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_375 = add i8 %add_ln813_374, i8 %add_ln813_369"   --->   Operation 1605 'add' 'add_ln813_375' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_377 = add i8 %mult_V_84, i8 %mult_V_87"   --->   Operation 1606 'add' 'add_ln813_377' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1607 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_380 = add i8 %add_ln813_379, i8 %add_ln813_377"   --->   Operation 1607 'add' 'add_ln813_380' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_382 = add i8 %add_ln813_381, i8 %mult_V_104"   --->   Operation 1608 'add' 'add_ln813_382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1609 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_385 = add i8 %add_ln813_384, i8 %add_ln813_382"   --->   Operation 1609 'add' 'add_ln813_385' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_391 = add i8 %add_ln813_390, i8 %add_ln813_388"   --->   Operation 1610 'add' 'add_ln813_391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_393 = add i8 %add_ln813_392, i8 %mult_V_151"   --->   Operation 1611 'add' 'add_ln813_393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1612 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_396 = add i8 %add_ln813_395, i8 %add_ln813_393"   --->   Operation 1612 'add' 'add_ln813_396' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1613 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_397 = add i8 %add_ln813_396, i8 %add_ln813_391"   --->   Operation 1613 'add' 'add_ln813_397' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_403 = add i8 %add_ln813_402, i8 %add_ln813_400"   --->   Operation 1614 'add' 'add_ln813_403' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_405 = add i8 %add_ln813_404, i8 %mult_V_190"   --->   Operation 1615 'add' 'add_ln813_405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1616 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_408 = add i8 %add_ln813_407, i8 %add_ln813_405"   --->   Operation 1616 'add' 'add_ln813_408' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1617 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_409 = add i8 %add_ln813_408, i8 %add_ln813_403"   --->   Operation 1617 'add' 'add_ln813_409' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_414 = add i8 %add_ln813_413, i8 %add_ln813_411"   --->   Operation 1618 'add' 'add_ln813_414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_416 = add i8 %add_ln813_415, i8 %mult_V_232"   --->   Operation 1619 'add' 'add_ln813_416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1620 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_419 = add i8 %add_ln813_418, i8 %add_ln813_416"   --->   Operation 1620 'add' 'add_ln813_419' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1621 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_420 = add i8 %add_ln813_419, i8 %add_ln813_414"   --->   Operation 1621 'add' 'add_ln813_420' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_422 = add i8 %mult_V_251, i8 %mult_V_253"   --->   Operation 1622 'add' 'add_ln813_422' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1623 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_425 = add i8 %add_ln813_424, i8 %add_ln813_422"   --->   Operation 1623 'add' 'add_ln813_425' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_427 = add i8 %add_ln813_426, i8 %mult_V_268"   --->   Operation 1624 'add' 'add_ln813_427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1625 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_430 = add i8 %add_ln813_429, i8 %add_ln813_427"   --->   Operation 1625 'add' 'add_ln813_430' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_436 = add i8 %add_ln813_435, i8 %add_ln813_433"   --->   Operation 1626 'add' 'add_ln813_436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_438 = add i8 %add_ln813_437, i8 %mult_V_313"   --->   Operation 1627 'add' 'add_ln813_438' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1628 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_441 = add i8 %add_ln813_440, i8 %add_ln813_438"   --->   Operation 1628 'add' 'add_ln813_441' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1629 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_442 = add i8 %add_ln813_441, i8 %add_ln813_436"   --->   Operation 1629 'add' 'add_ln813_442' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 7.33>
ST_3 : Operation 1630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_24 = add i8 %add_ln813_23, i8 %add_ln813_19"   --->   Operation 1630 'add' 'add_ln813_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1631 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_35 = add i8 %add_ln813_34, i8 %add_ln813_24"   --->   Operation 1631 'add' 'add_ln813_35' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_44 = add i8 %add_ln813_43, i8 %add_ln813_39"   --->   Operation 1632 'add' 'add_ln813_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1633 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_55 = add i8 %add_ln813_54, i8 %add_ln813_44"   --->   Operation 1633 'add' 'add_ln813_55' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_76 = add i8 %add_ln813_75, i8 %add_ln813_65"   --->   Operation 1634 'add' 'add_ln813_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_85 = add i8 %add_ln813_84, i8 %add_ln813_80"   --->   Operation 1635 'add' 'add_ln813_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1636 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_96 = add i8 %add_ln813_95, i8 %add_ln813_85"   --->   Operation 1636 'add' 'add_ln813_96' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1637 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_97 = add i8 %add_ln813_96, i8 %add_ln813_76"   --->   Operation 1637 'add' 'add_ln813_97' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_107 = add i8 %add_ln813_106, i8 %add_ln813_102"   --->   Operation 1638 'add' 'add_ln813_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1639 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_118 = add i8 %add_ln813_117, i8 %add_ln813_107"   --->   Operation 1639 'add' 'add_ln813_118' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_128 = add i8 %add_ln813_127, i8 %add_ln813_122"   --->   Operation 1640 'add' 'add_ln813_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1641 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_139 = add i8 %add_ln813_138, i8 %add_ln813_128"   --->   Operation 1641 'add' 'add_ln813_139' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_160 = add i8 %add_ln813_159, i8 %add_ln813_149"   --->   Operation 1642 'add' 'add_ln813_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_170 = add i8 %add_ln813_169, i8 %add_ln813_164"   --->   Operation 1643 'add' 'add_ln813_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1644 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_181 = add i8 %add_ln813_180, i8 %add_ln813_170"   --->   Operation 1644 'add' 'add_ln813_181' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1645 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_182 = add i8 %add_ln813_181, i8 %add_ln813_160"   --->   Operation 1645 'add' 'add_ln813_182' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_192 = add i8 %add_ln813_191, i8 %add_ln813_187"   --->   Operation 1646 'add' 'add_ln813_192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1647 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_202 = add i8 %add_ln813_201, i8 %add_ln813_192"   --->   Operation 1647 'add' 'add_ln813_202' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_211 = add i8 %add_ln813_210, i8 %add_ln813_206"   --->   Operation 1648 'add' 'add_ln813_211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1649 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_222 = add i8 %add_ln813_221, i8 %add_ln813_211"   --->   Operation 1649 'add' 'add_ln813_222' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_242 = add i8 %add_ln813_241, i8 %add_ln813_232"   --->   Operation 1650 'add' 'add_ln813_242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_251 = add i8 %add_ln813_250, i8 %add_ln813_246"   --->   Operation 1651 'add' 'add_ln813_251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1652 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_262 = add i8 %add_ln813_261, i8 %add_ln813_251"   --->   Operation 1652 'add' 'add_ln813_262' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1653 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_263 = add i8 %add_ln813_262, i8 %add_ln813_242"   --->   Operation 1653 'add' 'add_ln813_263' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_274 = add i8 %add_ln813_273, i8 %add_ln813_268"   --->   Operation 1654 'add' 'add_ln813_274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1655 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_286 = add i8 %add_ln813_285, i8 %add_ln813_274"   --->   Operation 1655 'add' 'add_ln813_286' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_297 = add i8 %add_ln813_296, i8 %add_ln813_291"   --->   Operation 1656 'add' 'add_ln813_297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1657 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_309 = add i8 %add_ln813_308, i8 %add_ln813_297"   --->   Operation 1657 'add' 'add_ln813_309' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_332 = add i8 %add_ln813_331, i8 %add_ln813_320"   --->   Operation 1658 'add' 'add_ln813_332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_343 = add i8 %add_ln813_342, i8 %add_ln813_337"   --->   Operation 1659 'add' 'add_ln813_343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1660 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_355 = add i8 %add_ln813_354, i8 %add_ln813_343"   --->   Operation 1660 'add' 'add_ln813_355' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1661 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_356 = add i8 %add_ln813_355, i8 %add_ln813_332"   --->   Operation 1661 'add' 'add_ln813_356' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_365 = add i8 %add_ln813_364, i8 %add_ln813_361"   --->   Operation 1662 'add' 'add_ln813_365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1663 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_376 = add i8 %add_ln813_375, i8 %add_ln813_365"   --->   Operation 1663 'add' 'add_ln813_376' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_386 = add i8 %add_ln813_385, i8 %add_ln813_380"   --->   Operation 1664 'add' 'add_ln813_386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1665 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_398 = add i8 %add_ln813_397, i8 %add_ln813_386"   --->   Operation 1665 'add' 'add_ln813_398' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_421 = add i8 %add_ln813_420, i8 %add_ln813_409"   --->   Operation 1666 'add' 'add_ln813_421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_431 = add i8 %add_ln813_430, i8 %add_ln813_425"   --->   Operation 1667 'add' 'add_ln813_431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1668 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_443 = add i8 %add_ln813_442, i8 %add_ln813_431"   --->   Operation 1668 'add' 'add_ln813_443' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1669 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_444 = add i8 %add_ln813_443, i8 %add_ln813_421"   --->   Operation 1669 'add' 'add_ln813_444' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1670 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 483, void @empty_4, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1671 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_56 = add i8 %add_ln813_55, i8 %add_ln813_35"   --->   Operation 1672 'add' 'add_ln813_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1673 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_98 = add i8 %add_ln813_97, i8 %add_ln813_56"   --->   Operation 1673 'add' 'add_ln813_98' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_140 = add i8 %add_ln813_139, i8 %add_ln813_118"   --->   Operation 1674 'add' 'add_ln813_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1675 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_183 = add i8 %add_ln813_182, i8 %add_ln813_140"   --->   Operation 1675 'add' 'add_ln813_183' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_223 = add i8 %add_ln813_222, i8 %add_ln813_202"   --->   Operation 1676 'add' 'add_ln813_223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1677 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_264 = add i8 %add_ln813_263, i8 %add_ln813_223"   --->   Operation 1677 'add' 'add_ln813_264' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_310 = add i8 %add_ln813_309, i8 %add_ln813_286"   --->   Operation 1678 'add' 'add_ln813_310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1679 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_357 = add i8 %add_ln813_356, i8 %add_ln813_310"   --->   Operation 1679 'add' 'add_ln813_357' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_399 = add i8 %add_ln813_398, i8 %add_ln813_376"   --->   Operation 1680 'add' 'add_ln813_399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1681 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln813_445 = add i8 %add_ln813_444, i8 %add_ln813_399"   --->   Operation 1681 'add' 'add_ln813_445' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1682 [1/1] (0.00ns)   --->   "%newret = insertvalue i40 <undef>, i8 %add_ln813_183"   --->   Operation 1682 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i40 %newret, i8 %add_ln813_264"   --->   Operation 1683 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1684 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i40 %newret2, i8 %add_ln813_357"   --->   Operation 1684 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1685 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i40 %newret4, i8 %add_ln813_98"   --->   Operation 1685 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1686 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i40 %newret6, i8 %add_ln813_445"   --->   Operation 1686 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1687 [1/1] (0.00ns)   --->   "%ret_ln813 = ret i40 %newret8"   --->   Operation 1687 'ret' 'ret_ln813' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.69ns
The critical path consists of the following:
	wire read operation ('p_read87') on port 'p_read' [4]  (0 ns)
	'add' operation ('r.V') [1037]  (2.11 ns)
	'add' operation ('add_ln813_165') [1398]  (1.92 ns)
	'add' operation ('add_ln813_166') [1399]  (0 ns)
	'add' operation ('add_ln813_169') [1402]  (3.67 ns)

 <State 2>: 7.69ns
The critical path consists of the following:
	'sub' operation ('sub_ln1270') [9]  (2.11 ns)
	'add' operation ('add_ln813') [1248]  (1.92 ns)
	'add' operation ('add_ln813_99') [1332]  (0 ns)
	'add' operation ('add_ln813_102') [1335]  (3.67 ns)

 <State 3>: 7.34ns
The critical path consists of the following:
	'add' operation ('add_ln813_85') [1318]  (0 ns)
	'add' operation ('add_ln813_96') [1329]  (3.67 ns)
	'add' operation ('add_ln813_97') [1330]  (3.67 ns)

 <State 4>: 3.67ns
The critical path consists of the following:
	'add' operation ('add_ln813_56') [1289]  (0 ns)
	'add' operation ('add_ln813_98') [1331]  (3.67 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
