

================================================================
== Vivado HLS Report for 'crypto_sign'
================================================================
* Date:           Sun Apr  9 23:19:43 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 83.112 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pqcrystals_dilithium_1_fu_101  |pqcrystals_dilithium_1  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+---------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT   | URAM|
+-----------------+---------+-------+--------+---------+-----+
|DSP              |        -|      -|       -|        -|    -|
|Expression       |        -|      -|       0|      257|    -|
|FIFO             |        -|      -|       -|        -|    -|
|Instance         |       65|   9884|  189503|  2411855|    0|
|Memory           |        -|      -|       -|        -|    -|
|Multiplexer      |        -|      -|       -|      129|    -|
|Register         |        -|      -|     113|        -|    -|
+-----------------+---------+-------+--------+---------+-----+
|Total            |       65|   9884|  189616|  2412241|    0|
+-----------------+---------+-------+--------+---------+-----+
|Available        |      730|    740|  269200|   134600|    0|
+-----------------+---------+-------+--------+---------+-----+
|Utilization (%)  |        8|   1335|      70|     1792|    0|
+-----------------+---------+-------+--------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+--------+---------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF   |   LUT   | URAM|
    +-----------------------------------+------------------------+---------+-------+--------+---------+-----+
    |grp_pqcrystals_dilithium_1_fu_101  |pqcrystals_dilithium_1  |       65|   9884|  189503|  2411855|    0|
    +-----------------------------------+------------------------+---------+-------+--------+---------+-----+
    |Total                              |                        |       65|   9884|  189503|  2411855|    0|
    +-----------------------------------+------------------------+---------+-------+--------+---------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln207_1_fu_126_p2    |     +    |      0|  0|  21|          12|          14|
    |add_ln207_fu_116_p2      |     +    |      0|  0|  20|           2|          13|
    |i_fu_137_p2              |     +    |      0|  0|  71|          64|           1|
    |smlen                    |     +    |      0|  0|  71|          64|          12|
    |sub_ln207_1_fu_161_p2    |     -    |      0|  0|  21|          14|          14|
    |sub_ln207_fu_151_p2      |     -    |      0|  0|  20|          13|          13|
    |icmp_ln205_fu_132_p2     |   icmp   |      0|  0|  29|          64|          64|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 257|         236|         134|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_90               |   9|          2|   64|        128|
    |sm_address0              |  15|          3|   13|         39|
    |sm_ce0                   |  15|          3|    1|          3|
    |sm_ce1                   |   9|          2|    1|          2|
    |sm_d0                    |  15|          3|    8|         24|
    |sm_we0                   |  15|          3|    1|          3|
    |sm_we1                   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         26|   91|        209|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln207_1_reg_188                             |  14|   0|   14|          0|
    |add_ln207_reg_183                               |  13|   0|   13|          0|
    |ap_CS_fsm                                       |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |grp_pqcrystals_dilithium_1_fu_101_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_90                                      |  64|   0|   64|          0|
    |icmp_ln205_reg_193                              |   1|   0|    1|          0|
    |sub_ln207_1_reg_207                             |  14|   0|   14|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 113|   0|  113|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  crypto_sign | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  crypto_sign | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  crypto_sign | return value |
|ap_done       | out |    1| ap_ctrl_hs |  crypto_sign | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  crypto_sign | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  crypto_sign | return value |
|ap_return     | out |   32| ap_ctrl_hs |  crypto_sign | return value |
|sm_address0   | out |   13|  ap_memory |      sm      |     array    |
|sm_ce0        | out |    1|  ap_memory |      sm      |     array    |
|sm_we0        | out |    1|  ap_memory |      sm      |     array    |
|sm_d0         | out |    8|  ap_memory |      sm      |     array    |
|sm_q0         |  in |    8|  ap_memory |      sm      |     array    |
|sm_address1   | out |   13|  ap_memory |      sm      |     array    |
|sm_ce1        | out |    1|  ap_memory |      sm      |     array    |
|sm_we1        | out |    1|  ap_memory |      sm      |     array    |
|sm_d1         | out |    8|  ap_memory |      sm      |     array    |
|sm_q1         |  in |    8|  ap_memory |      sm      |     array    |
|smlen         | out |   64|   ap_vld   |     smlen    |    pointer   |
|smlen_ap_vld  | out |    1|   ap_vld   |     smlen    |    pointer   |
|m_address0    | out |   12|  ap_memory |       m      |     array    |
|m_ce0         | out |    1|  ap_memory |       m      |     array    |
|m_q0          |  in |    8|  ap_memory |       m      |     array    |
|mlen          |  in |   64|   ap_none  |     mlen     |    scalar    |
|sk_address0   | out |   12|  ap_memory |      sk      |     array    |
|sk_ce0        | out |    1|  ap_memory |      sk      |     array    |
|sk_q0         |  in |    8|  ap_memory |      sk      |     array    |
|sk_address1   | out |   12|  ap_memory |      sk      |     array    |
|sk_ce1        | out |    1|  ap_memory |      sk      |     array    |
|sk_q1         |  in |    8|  ap_memory |      sk      |     array    |
+--------------+-----+-----+------------+--------------+--------------+

