

================================================================
== Vitis HLS Report for 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4'
================================================================
* Date:           Wed Mar 12 17:42:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       max_pooling_fprop1_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       17|       17|  56.100 ns|  56.100 ns|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_4  |       15|       15|        10|          6|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      668|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        0|        5|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      119|    -|
|Register             |        -|     -|      835|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      835|      792|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_17s_17s_17_1_1_U2           |mul_17s_17s_17_1_1           |        0|   1|  0|   5|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   1|  0|   5|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln240_fu_295_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln244_1_fu_192_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln244_2_fu_187_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln244_3_fu_196_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln244_fu_183_p2     |         +|   0|  0|  17|          17|          17|
    |and_ln244_1_fu_318_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln244_2_fu_373_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln244_3_fu_379_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln244_fu_313_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_218        |       and|   0|  0|   2|           1|           1|
    |ap_condition_517        |       and|   0|  0|   2|           1|           1|
    |ap_condition_522        |       and|   0|  0|   2|           1|           1|
    |icmp_ln240_fu_169_p2    |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln244_1_fu_269_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln244_2_fu_275_p2  |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln244_3_fu_280_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln244_4_fu_351_p2  |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln244_5_fu_357_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln244_6_fu_285_p2  |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln244_7_fu_290_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln244_fu_263_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln244_1_fu_309_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln244_2_fu_363_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln244_3_fu_369_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln244_fu_305_p2      |        or|   0|  0|   2|           1|           1|
    |max_value_2_fu_324_p3   |    select|   0|  0|  63|           1|          64|
    |max_value_3_fu_384_p3   |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 668|         462|         286|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |grp_fu_144_p0                |  14|          3|   64|        192|
    |grp_fu_144_p1                |  14|          3|   64|        192|
    |max_value_1_fu_62            |   9|          2|   64|        128|
    |n_fu_66                      |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 119|         25|  261|        655|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln244_2_reg_455                    |  17|   0|   17|          0|
    |add_ln244_3_reg_460                    |  17|   0|   17|          0|
    |ap_CS_fsm                              |   6|   0|    6|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |bitcast_ln244_1_reg_559                |  64|   0|   64|          0|
    |bitcast_ln244_reg_511                  |  64|   0|   64|          0|
    |c1_conv_layer_map_data_load_1_reg_490  |  64|   0|   64|          0|
    |c1_conv_layer_map_data_load_reg_475    |  64|   0|   64|          0|
    |empty_15_reg_449                       |  17|   0|   17|          0|
    |icmp_ln240_reg_445                     |   1|   0|    1|          0|
    |icmp_ln244_1_reg_522                   |   1|   0|    1|          0|
    |icmp_ln244_2_reg_527                   |   1|   0|    1|          0|
    |icmp_ln244_3_reg_532                   |   1|   0|    1|          0|
    |icmp_ln244_6_reg_537                   |   1|   0|    1|          0|
    |icmp_ln244_7_reg_542                   |   1|   0|    1|          0|
    |icmp_ln244_reg_517                     |   1|   0|    1|          0|
    |max_value_1_fu_62                      |  64|   0|   64|          0|
    |max_value_1_load_1_reg_505             |  64|   0|   64|          0|
    |max_value_2_reg_552                    |  64|   0|   64|          0|
    |n_1_reg_440                            |  64|   0|   64|          0|
    |n_fu_66                                |  64|   0|   64|          0|
    |sext_ln237_cast_reg_435                |  64|   0|   64|          0|
    |tmp_1_reg_480                          |  11|   0|   11|          0|
    |tmp_2_reg_547                          |   1|   0|    1|          0|
    |tmp_4_reg_495                          |  11|   0|   11|          0|
    |tmp_5_reg_565                          |   1|   0|    1|          0|
    |trunc_ln244_1_reg_485                  |  52|   0|   52|          0|
    |trunc_ln244_3_reg_500                  |  52|   0|   52|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 835|   0|  835|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4|  return value|
|ap_ce                            |   in|    1|  ap_ctrl_hs|  max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4|  return value|
|indvars_iv19_cast                |   in|   32|     ap_none|                             indvars_iv19_cast|        scalar|
|max_value                        |   in|   64|     ap_none|                                     max_value|        scalar|
|sext_ln237                       |   in|   32|     ap_none|                                    sext_ln237|        scalar|
|empty_7                          |   in|   17|     ap_none|                                       empty_7|        scalar|
|empty                            |   in|   17|     ap_none|                                         empty|        scalar|
|zext_ln239                       |   in|   17|     ap_none|                                    zext_ln239|        scalar|
|c1_conv_layer_map_data_address0  |  out|   17|   ap_memory|                        c1_conv_layer_map_data|         array|
|c1_conv_layer_map_data_ce0       |  out|    1|   ap_memory|                        c1_conv_layer_map_data|         array|
|c1_conv_layer_map_data_q0        |   in|   64|   ap_memory|                        c1_conv_layer_map_data|         array|
|c1_conv_layer_map_data_address1  |  out|   17|   ap_memory|                        c1_conv_layer_map_data|         array|
|c1_conv_layer_map_data_ce1       |  out|    1|   ap_memory|                        c1_conv_layer_map_data|         array|
|c1_conv_layer_map_data_q1        |   in|   64|   ap_memory|                        c1_conv_layer_map_data|         array|
|m_1                              |   in|   17|     ap_none|                                           m_1|        scalar|
|max_value_1_out                  |  out|   64|      ap_vld|                               max_value_1_out|       pointer|
|max_value_1_out_ap_vld           |  out|    1|      ap_vld|                               max_value_1_out|       pointer|
+---------------------------------+-----+-----+------------+----------------------------------------------+--------------+

