\hypertarget{structInterleavedAddrGenFast}{}\doxysection{Interleaved\+Addr\+Gen\+Fast\texorpdfstring{$<$}{<} DRAM, tile\+\_\+hw \texorpdfstring{$>$}{>} Struct Template Reference}
\label{structInterleavedAddrGenFast}\index{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}}


{\ttfamily \#include $<$dataflow\+\_\+api.\+h$>$}

\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structInterleavedAddrGenFast_ae9e86548f004368f621fefc309352b68}{get\+\_\+addr}} (const uint32\+\_\+t id, const uint32\+\_\+t bank\+\_\+offset\+\_\+index, const uint32\+\_\+t bank\+\_\+index, const uint32\+\_\+t offset=0) const
\item 
std\+::uint64\+\_\+t \mbox{\hyperlink{structInterleavedAddrGenFast_a3093c8318703ed28c1de8ae69f81f066}{get\+\_\+noc\+\_\+addr}} (const uint32\+\_\+t id, const uint32\+\_\+t offset=0, uint8\+\_\+t noc=\mbox{\hyperlink{dataflow__api_8h_a58bc3a01e945dbd421fce21906e94441}{noc\+\_\+index}}) const
\item 
void \mbox{\hyperlink{structInterleavedAddrGenFast_a6b8754cfefa3b0a98de891459fcce786}{noc\+\_\+async\+\_\+read\+\_\+tile}} (const uint32\+\_\+t id, uint32\+\_\+t dest\+\_\+addr, const uint32\+\_\+t offset=0, uint8\+\_\+t noc=\mbox{\hyperlink{dataflow__api_8h_a58bc3a01e945dbd421fce21906e94441}{noc\+\_\+index}}) const
\item 
void \mbox{\hyperlink{structInterleavedAddrGenFast_a03073c2fbb753af33ee13ca95deecab7}{noc\+\_\+async\+\_\+write\+\_\+tile}} (const uint32\+\_\+t id, uint32\+\_\+t src\+\_\+addr, uint8\+\_\+t noc=\mbox{\hyperlink{dataflow__api_8h_a58bc3a01e945dbd421fce21906e94441}{noc\+\_\+index}}) const
\end{DoxyCompactItemize}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structInterleavedAddrGenFast_a75f8e84dc2ed014494e27a9a66d08da0}{bank\+\_\+base\+\_\+address}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structInterleavedAddrGenFast_aa28ff99f21ae59113e530e7ada1e7db4}{page\+\_\+size}}
\item 
Data\+Format \mbox{\hyperlink{structInterleavedAddrGenFast_a99a3860f937c77a3443ef7f4f81c3868}{data\+\_\+format}}
\end{DoxyCompactItemize}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{structInterleavedAddrGenFast_ae9e86548f004368f621fefc309352b68}\label{structInterleavedAddrGenFast_ae9e86548f004368f621fefc309352b68}} 
\index{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}!get\_addr@{get\_addr}}
\index{get\_addr@{get\_addr}!InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}}
\doxysubsubsection{\texorpdfstring{get\_addr()}{get\_addr()}}
{\footnotesize\ttfamily template$<$bool DRAM, uint32\+\_\+t tile\+\_\+hw = 1024$>$ \\
uint32\+\_\+t \mbox{\hyperlink{structInterleavedAddrGenFast}{Interleaved\+Addr\+Gen\+Fast}}$<$ DRAM, tile\+\_\+hw $>$\+::get\+\_\+addr (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{id,  }\item[{const uint32\+\_\+t}]{bank\+\_\+offset\+\_\+index,  }\item[{const uint32\+\_\+t}]{bank\+\_\+index,  }\item[{const uint32\+\_\+t}]{offset = {\ttfamily 0} }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}

\mbox{\Hypertarget{structInterleavedAddrGenFast_a3093c8318703ed28c1de8ae69f81f066}\label{structInterleavedAddrGenFast_a3093c8318703ed28c1de8ae69f81f066}} 
\index{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}!get\_noc\_addr@{get\_noc\_addr}}
\index{get\_noc\_addr@{get\_noc\_addr}!InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}}
\doxysubsubsection{\texorpdfstring{get\_noc\_addr()}{get\_noc\_addr()}}
{\footnotesize\ttfamily template$<$bool DRAM, uint32\+\_\+t tile\+\_\+hw = 1024$>$ \\
std\+::uint64\+\_\+t \mbox{\hyperlink{structInterleavedAddrGenFast}{Interleaved\+Addr\+Gen\+Fast}}$<$ DRAM, tile\+\_\+hw $>$\+::get\+\_\+noc\+\_\+addr (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{id,  }\item[{const uint32\+\_\+t}]{offset = {\ttfamily 0},  }\item[{uint8\+\_\+t}]{noc = {\ttfamily \mbox{\hyperlink{dataflow__api_8h_a58bc3a01e945dbd421fce21906e94441}{noc\+\_\+index}}} }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}

\mbox{\Hypertarget{structInterleavedAddrGenFast_a6b8754cfefa3b0a98de891459fcce786}\label{structInterleavedAddrGenFast_a6b8754cfefa3b0a98de891459fcce786}} 
\index{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}!noc\_async\_read\_tile@{noc\_async\_read\_tile}}
\index{noc\_async\_read\_tile@{noc\_async\_read\_tile}!InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}}
\doxysubsubsection{\texorpdfstring{noc\_async\_read\_tile()}{noc\_async\_read\_tile()}}
{\footnotesize\ttfamily template$<$bool DRAM, uint32\+\_\+t tile\+\_\+hw = 1024$>$ \\
void \mbox{\hyperlink{structInterleavedAddrGenFast}{Interleaved\+Addr\+Gen\+Fast}}$<$ DRAM, tile\+\_\+hw $>$\+::noc\+\_\+async\+\_\+read\+\_\+tile (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{id,  }\item[{uint32\+\_\+t}]{dest\+\_\+addr,  }\item[{const uint32\+\_\+t}]{offset = {\ttfamily 0},  }\item[{uint8\+\_\+t}]{noc = {\ttfamily \mbox{\hyperlink{dataflow__api_8h_a58bc3a01e945dbd421fce21906e94441}{noc\+\_\+index}}} }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}

\mbox{\Hypertarget{structInterleavedAddrGenFast_a03073c2fbb753af33ee13ca95deecab7}\label{structInterleavedAddrGenFast_a03073c2fbb753af33ee13ca95deecab7}} 
\index{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}!noc\_async\_write\_tile@{noc\_async\_write\_tile}}
\index{noc\_async\_write\_tile@{noc\_async\_write\_tile}!InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}}
\doxysubsubsection{\texorpdfstring{noc\_async\_write\_tile()}{noc\_async\_write\_tile()}}
{\footnotesize\ttfamily template$<$bool DRAM, uint32\+\_\+t tile\+\_\+hw = 1024$>$ \\
void \mbox{\hyperlink{structInterleavedAddrGenFast}{Interleaved\+Addr\+Gen\+Fast}}$<$ DRAM, tile\+\_\+hw $>$\+::noc\+\_\+async\+\_\+write\+\_\+tile (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{id,  }\item[{uint32\+\_\+t}]{src\+\_\+addr,  }\item[{uint8\+\_\+t}]{noc = {\ttfamily \mbox{\hyperlink{dataflow__api_8h_a58bc3a01e945dbd421fce21906e94441}{noc\+\_\+index}}} }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structInterleavedAddrGenFast_a75f8e84dc2ed014494e27a9a66d08da0}\label{structInterleavedAddrGenFast_a75f8e84dc2ed014494e27a9a66d08da0}} 
\index{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}!bank\_base\_address@{bank\_base\_address}}
\index{bank\_base\_address@{bank\_base\_address}!InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}}
\doxysubsubsection{\texorpdfstring{bank\_base\_address}{bank\_base\_address}}
{\footnotesize\ttfamily template$<$bool DRAM, uint32\+\_\+t tile\+\_\+hw = 1024$>$ \\
uint32\+\_\+t \mbox{\hyperlink{structInterleavedAddrGenFast}{Interleaved\+Addr\+Gen\+Fast}}$<$ DRAM, tile\+\_\+hw $>$\+::bank\+\_\+base\+\_\+address}

\mbox{\Hypertarget{structInterleavedAddrGenFast_a99a3860f937c77a3443ef7f4f81c3868}\label{structInterleavedAddrGenFast_a99a3860f937c77a3443ef7f4f81c3868}} 
\index{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}!data\_format@{data\_format}}
\index{data\_format@{data\_format}!InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}}
\doxysubsubsection{\texorpdfstring{data\_format}{data\_format}}
{\footnotesize\ttfamily template$<$bool DRAM, uint32\+\_\+t tile\+\_\+hw = 1024$>$ \\
Data\+Format \mbox{\hyperlink{structInterleavedAddrGenFast}{Interleaved\+Addr\+Gen\+Fast}}$<$ DRAM, tile\+\_\+hw $>$\+::data\+\_\+format}

\mbox{\Hypertarget{structInterleavedAddrGenFast_aa28ff99f21ae59113e530e7ada1e7db4}\label{structInterleavedAddrGenFast_aa28ff99f21ae59113e530e7ada1e7db4}} 
\index{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}!page\_size@{page\_size}}
\index{page\_size@{page\_size}!InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$@{InterleavedAddrGenFast$<$ DRAM, tile\_hw $>$}}
\doxysubsubsection{\texorpdfstring{page\_size}{page\_size}}
{\footnotesize\ttfamily template$<$bool DRAM, uint32\+\_\+t tile\+\_\+hw = 1024$>$ \\
uint32\+\_\+t \mbox{\hyperlink{structInterleavedAddrGenFast}{Interleaved\+Addr\+Gen\+Fast}}$<$ DRAM, tile\+\_\+hw $>$\+::page\+\_\+size}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
tt\+\_\+metal/hw/inc/\mbox{\hyperlink{dataflow__api_8h}{dataflow\+\_\+api.\+h}}\end{DoxyCompactItemize}
