
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    MONICA-PC
Date:        Tue Jan 04 23:55:19 2022
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro zjh_BasGate_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



TCL script complete: "zjh_BasGate_syn.tcl"
New HDL Analyst: enabled
log file: "C:\D3120005043_zjh\synthesis\zjh_BasGate.srr"
Running: synthesis in foreground

Running zjh_BasGate_syn|synthesis

Running: compile (Compile) on zjh_BasGate_syn|synthesis
# Tue Jan 04 23:55:21 2022

Running: compile_flow (Compile Process) on zjh_BasGate_syn|synthesis
# Tue Jan 04 23:55:21 2022

Running: compiler (Compile Input) on zjh_BasGate_syn|synthesis
# Tue Jan 04 23:55:21 2022

compiler completed
# Tue Jan 04 23:55:21 2022

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on zjh_BasGate_syn|synthesis
# Tue Jan 04 23:55:21 2022
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on zjh_BasGate_syn|synthesis

Running: premap (Pre-mapping) on zjh_BasGate_syn|synthesis
# Tue Jan 04 23:55:21 2022
Up-To-Date: premap. No run necessary
Complete: Compile on zjh_BasGate_syn|synthesis

Running: map (Map) on zjh_BasGate_syn|synthesis
# Tue Jan 04 23:55:21 2022

Running: fpga_mapper (Map & Optimize) on zjh_BasGate_syn|synthesis
# Tue Jan 04 23:55:21 2022
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on zjh_BasGate_syn|synthesis
Complete: Logic Synthesis on zjh_BasGate_syn|synthesis
exit status=0
License checkin: synplifypro_actel
