Adapteva Processor Family. 2015. Epiphany-III 16-Core 65nm Microprocessor (E16G301). Retrieved January 19, 2015, from http://www.adapteva.com/products/silicon-devices/e16g301/.
D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, D. Dagum, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatakrishnan, and S. K. Weeratunga. 1991. The NAS parallel benchmarks. International Journal of Supercomputer Applications 5, 3, 63--73.
A. Baumann, P. Barham, P.-E. Dagand, T. Harris, R. Isaacs, S. Peter, T. Roscoe, A. Schüpbach, and A. Singhania. 2009. The multikernel: A new OS architecture for scalable multicore systems. In Proceedings of the Symposium on Operating Systems Principles. 29--44.
M. Cabanas-Holmen, E. H. Cannon, C. Neathery, R. Brees, B. Buchanan, A. Amort, and A. J. Kleinosowski. 2009. MAESTRO processor single event error analysis. Microelectronics Reliability&Qualification; Workshop.
C. Clauss, S. Lankes, P. Reble, and T. Bemmerl. 2011. Evaluation and improvements of programming models for the Intel SCC many-core processor. In Proceedings of the 2011 International Conference on High Performance Computing and Simulation (HPCS). 525--532.
B. D. de Dinechina, P. Guironnet de Massasa, G. Lagera, C. Legera, B. Orgogozoa, J. Reyberta, and T. Strudela. 2013. A distributed run-time environment for the Kalray MPPAR-256 integrated manycore processor. In Proceeedings of the International Conference on Computational Science. 1654--1663. DOI:http://dx.doi.org/10.1016/j.procs.2013.05.333
J. Dean and S. Ghemawat. 2004. MapReduce: Simplified data processing on large clusters. In Proceedings of the Symposium on Operating Systems Design and Implementation. 137--150.
D.-R. Fan, N. Yuan, J.-C. Zhang, Y.-B. Zhou, W. Lin, F.-L. Song, X.-C. Ye, H. Huang, L. Yu, G.-P. Long, H. Zhang, and L. Liu. 2009. Godson-T: An efficient many-core architecture for parallel program executions. Journal of Computer Science and Technology 24, 6, 1061--1073. DOI:http://dx.doi.org/10.1007/s11390-009-9295-3
W. Gropp, E. Lusk, N. Doss, and A. Skjellum. 1996. A high-performance, portable implementation of the MPI message passing interface standard. Parallel Computing 22, 6, 789--828.
J. L. Gustafson. 1988. Reevaluating Amdahl’s law. Communications of the ACM 31, 5, 532--533. http://www.acm.org/pubs/toc/Abstracts/0001-0782/42415.html.
Intel. 2004. Tera-scale Research Prototype: Connecting 80 Simple Sores on a Single Test Chip. http://storage. jak-stik.ac.id/intel-research/platform/terascale/tera-scaleresearchprototypebackgrounder.pdf.
Intel. 2009. Exploring Programming Models with the Single-Chip Cloud Computer Research Prototype. Retrieved January 19, 2015, from http://blogs.intel.com/intellabs/2009/12/02/sccloudcomp/.
M. Kang, E. Park, M. Cho, J. Suh, D.-I. Kang, and S. P. Crago. 2009. MPI performance analysis and optimization on Tile64/maestro. In Proceedings of the Workshop on Multi-Core Processors for Space—Opportunities and Challenges.
S. Kato, K. Lakshmanan, Y. Ishikawa, and R. Rajkumar. 2011a. Resource sharing in GPU-accelerated windowing systems. In Proceedings of the IEEE Real-Time Embedded Technology and Applications Symposium. 191--200.
S. Kato, K. Lakshmanan, A. Kumar, M. Kelkar, Y. Ishikawa, and R. Rajkumar. 2011b. RGEM: A responsive GPGPU execution model for runtime engines. In Proceedings of the IEEE Real-Time Systems Symposium. 57--66.
G. Krawezik and F. Cappello. 2006. Performance comparison of MPI and OpenMP on shared memory multiprocessors: Research articles. Concurrency and Computation: Practice and Experience 18, 1, 29--61.
Likwid. 2014. Lightweight Performance Tools. Retrieved January 19, 2015, from http://code.google.com/p/likwid/.
M. M. K. Martin, M. D. Hill, and D. J. Sorin. 2012. Why on-chip cache coherence is here to stay. Communications of the ACM 55, 7, 78--89. DOI:http://dx.doi.org/10.1145/2209249.2209269
T. G. Mattson, M. Riepen, T. Lehnig, P. Brett, W. Haas, P. Kennedy, J. Howard, S. Vangal, N. Borkar, G. Ruhl, and S. Dighe. 2010. The 48-core SCC processor: The programmer’s view. In Proceedings of the ACM/IEEE International Conference for High Performance Computing, Networking, Storage, and Analysis. 1--11.
Message Passing Interface Forum. 2012. MPI: A Message-Passing Interface Standard Version 3.0. (09 2012).
A. Moshovos, G. Memik, A. Choudhary, and B. Falsafi. 2001. JETTY: Filtering snoops for reduced energy consumption in SMP servers. In Proceedings of the Symposium on High Performance Computer Architecture. 85--96.
Network Working Group. 2007. A Remote Direct Memory Access Protocol Specification. Retrieved January 19, 2015, from http://tools.ietf.org/pdf/rfc5040.
O. Patil. 2014. Efficient and Lightweight Inter-Process Collective Operations for Massive Multi-Core Architectures. Master’s Thesis. North Carolina State University.
T. Ropars, T. V. Martsinkevich, A. Guermouche, A. Schiper, and F. Cappello. 2013. SPBC: Leveraging the characteristics of MPI HPC applications for scalable checkpointing. In Proceedings of the International Conference on High Performance Computing, Networking, Storage, and Analysis. Article No. 8.
K. Sankaralingam, R. Nagarajan, P. Gratz, R. Desikan, D. Gulati, H. Hanson, C. Kim, H. Liu, N. Ranganathan, S. Sethumadhavan, S. Sharif, P. Shivakumar, W. Yoder, R. McDonald, S. W. Keckler, and D. C. Burger. 2006. The distributed microarchitecture of the TRIPS prototype processor. In Proceedings of the International Symposium on Microarchitecture. 480--491.
O. Serres, A. Anbar, S. Merchant, and T. El-Ghazawi. 2011. Experiences with UPC on TILE-64 processor. In Proceedings of the 2011 IEEE Aerospace Conference. 1--9.
K. Singh, J. P. Walters, J. Hestness, J. Suh, C. M. Rogers, and S. P. Crago. 2011. FFTW and complex ambiguity function performance on the Maestro processor. In Proceedings of the IEEE Aerospace Conference. 1--8.
J. Suh, K. J. Mighell, D.-I. Kang, and S. P. Crago. 2012. Implementation of FFT and CRBLASTER on the Maestro processor. In Proceedings of the IEEE Aerospace Conference. 1--6.
Tilera. 2014a. Multicore Processors. Retrieved January 19, 2015, from http://www.tilera.com/products.
Tilera. 2014b. Tilera User Architecture Reference. Available at http://173.201.26.195/scm/docs/UG101-User- Architecture-Reference.pdf.
R. F. van der Wijngaart, T. G. Mattson, and W. Haas. 2011. Light-weight communications on Intel’s single-chip cloud computer processor. ACM SIGOPS Operating Systems Review 45, 1, 73--83.
D. Wentzlaff and A. Agarwal. 2009. Factored operating systems (fos): The case for a scalable operating system for multicores. ACM SIGOPS Operatiing Systems Review 43, 2, 76--85.
D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown III, and A. Agarwal. 2007. On-chip interconnection architecture of the tile processor. IEEE Micro 27, 15--31.
K. Yagna. 2013. Efficient Collective Communication for Multi-Core NOC Interconnects. Master’s Thesis. North Carolina State University.
Y. Zhang, F. Mueller, X. Cui, and T. Potok. 2010. Large-scale multi-dimensional document clustering on GPU clusters. In Proceedings of the International Parallel and Distributed Processing Symposium. DOI:http://dx.doi.org/10.1109/IPDPS.2010.5470429
C. Zimmer and F. Mueller. 2014. NoCMsg: Scalable NoC-based message passing. In Proceedings of the IEEE/ACM International Symposium on Cluster, Cloud, and Grid Computing. 186--195.
