<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="no">`include</span> <span class="s">&quot;prim_assert.sv&quot;</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="k">module</span> <span class="n">prim_xilinx_clock_mux2</span> <span class="p">#(</span>
<a name="l-8"></a>  <span class="k">parameter</span> <span class="kt">bit</span> <span class="n">NoFpgaBufG</span> <span class="o">=</span> <span class="mb">1&#39;b0</span>
<a name="l-9"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-10"></a>  <span class="k">input</span>        <span class="n">clk0_i</span><span class="p">,</span>
<a name="l-11"></a>  <span class="k">input</span>        <span class="n">clk1_i</span><span class="p">,</span>
<a name="l-12"></a>  <span class="k">input</span>        <span class="n">sel_i</span><span class="p">,</span>
<a name="l-13"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">clk_o</span>
<a name="l-14"></a><span class="p">);</span>
<a name="l-15"></a>
<a name="l-16"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">NoFpgaBufG</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_no_bufg</span>
<a name="l-17"></a>    <span class="k">assign</span> <span class="n">clk_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">sel_i</span><span class="p">)</span> <span class="o">?</span> <span class="n">clk1_i</span> <span class="o">:</span> <span class="n">clk0_i</span><span class="p">;</span>
<a name="l-18"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_bufg</span>
<a name="l-19"></a>    <span class="c1">// for more info, refer to the Xilinx technology primitives userguide, e.g.:</span>
<a name="l-20"></a>    <span class="c1">// ug953-vivado-7series-libraries.pdf</span>
<a name="l-21"></a>    <span class="c1">// ug974-vivado-ultrascale-libraries.pdf</span>
<a name="l-22"></a>    <span class="n">BUFGMUX</span> <span class="n">bufgmux_i</span> <span class="p">(</span>
<a name="l-23"></a>      <span class="p">.</span><span class="n">S</span>  <span class="p">(</span> <span class="n">sel_i</span>  <span class="p">),</span>
<a name="l-24"></a>      <span class="p">.</span><span class="n">I0</span> <span class="p">(</span> <span class="n">clk0_i</span> <span class="p">),</span>
<a name="l-25"></a>      <span class="p">.</span><span class="n">I1</span> <span class="p">(</span> <span class="n">clk1_i</span> <span class="p">),</span>
<a name="l-26"></a>      <span class="p">.</span><span class="n">O</span>  <span class="p">(</span> <span class="n">clk_o</span>  <span class="p">)</span>
<a name="l-27"></a>      <span class="p">);</span>
<a name="l-28"></a>  <span class="k">end</span>
<a name="l-29"></a>
<a name="l-30"></a>  <span class="c1">// make sure sel is never X (including during reset)</span>
<a name="l-31"></a>  <span class="c1">// need to use ##1 as this could break with inverted clocks that</span>
<a name="l-32"></a>  <span class="c1">// start with a rising edge at the beginning of the simulation.</span>
<a name="l-33"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">selKnown0</span><span class="p">,</span> <span class="p">##</span><span class="mi">1</span> <span class="o">!</span><span class="p">$</span><span class="n">isunknown</span><span class="p">(</span><span class="n">sel_i</span><span class="p">),</span> <span class="n">clk0_i</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<a name="l-34"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">selKnown1</span><span class="p">,</span> <span class="p">##</span><span class="mi">1</span> <span class="o">!</span><span class="p">$</span><span class="n">isunknown</span><span class="p">(</span><span class="n">sel_i</span><span class="p">),</span> <span class="n">clk1_i</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<a name="l-35"></a>
<a name="l-36"></a><span class="k">endmodule</span> <span class="o">:</span> <span class="n">prim_xilinx_clock_mux2</span>
</pre></div>
</td></tr></table>
  </body>
</html>