
*** Running vivado
    with args -log top_layer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_layer.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_layer.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 414.223 ; gain = 96.578
Command: read_checkpoint -auto_incremental -incremental C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/utils_1/imports/synth_1/top_layer.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/utils_1/imports/synth_1/top_layer.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_layer -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22084
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'o_interruptAcknowledge', assumed default net type 'wire' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/top_layer.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.266 ; gain = 407.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_layer' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/top_layer.v:23]
INFO: [Synth 8-6157] synthesizing module 'nvic' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/nvic.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/nvic.v:57]
INFO: [Synth 8-6155] done synthesizing module 'nvic' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/nvic.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'r16' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/r16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'r16' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/r16.v:23]
INFO: [Synth 8-6157] synthesizing module 'flg' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/flg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flg' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/flg.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/memory_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/rom.v:37]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/memory_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/alu.v:24]
	Parameter OPCODE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'rgf' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/rgf.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgf' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/rgf.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/datapath.v:141]
INFO: [Synth 8-226] default block is never used [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/datapath.v:156]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/control_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/control_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top_layer' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/top_layer.v:23]
WARNING: [Synth 8-6014] Unused sequential element r_instructions_reg was removed.  [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/control_unit.v:88]
WARNING: [Synth 8-6014] Unused sequential element r_state_reg was removed.  [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/sources_1/new/control_unit.v:103]
WARNING: [Synth 8-7129] Port i_instructions[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[6] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[5] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[4] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[3] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[2] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[1] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[0] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_interrupt_active in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_flg[3] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_flg[2] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_flg[0] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[31] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[30] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[29] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[28] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[27] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[26] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[25] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[24] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[23] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[22] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[21] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[20] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[19] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[18] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[17] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[16] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module r16 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.637 ; gain = 524.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1341.637 ; gain = 524.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1341.637 ; gain = 524.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1341.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_layer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_layer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1398.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1398.973 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
top_layer__GC0datapath__GC0ram__GB5ram__GB4ram__GB3ram__GB2ram__GB1ram__GB0rom---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 167512
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+-----------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.srcs/utils_1/imports/synth_1/top_layer.dcp |
+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |rom_#REUSE#            |           1|         0|
|2     |ram__GB0_#REUSE#       |           1|         0|
|3     |ram__GB1_#REUSE#       |           1|         0|
|4     |ram__GB2_#REUSE#       |           1|         0|
|5     |ram__GB3_#REUSE#       |           1|         0|
|6     |ram__GB4_#REUSE#       |           1|         0|
|7     |ram__GB5_#REUSE#       |           1|         0|
|8     |datapath__GC0_#REUSE#  |           1|         0|
|9     |top_layer__GC0_#REUSE# |           1|         0|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     1|
|4     |LUT2   |   102|
|5     |LUT3   |  1150|
|6     |LUT4   |   392|
|7     |LUT5   |   517|
|8     |LUT6   |  1188|
|9     |MUXF7  |    60|
|10    |FDCE   |   982|
|11    |FDPE   |   870|
|12    |LDC    |   865|
|13    |IBUF   |     4|
|14    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1398.973 ; gain = 582.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1398.973 ; gain = 524.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1398.973 ; gain = 582.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1398.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 945 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1398.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 865 instances were transformed.
  LDC => LDCE: 865 instances

Synth Design complete, checksum: 3f84c602
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1398.973 ; gain = 959.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/synth_1/top_layer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_layer_utilization_synth.rpt -pb top_layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 06:37:58 2024...
