-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_top is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cnn_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_top,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.283000,HLS_SYN_LAT=16220,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=9,HLS_SYN_FF=1999,HLS_SYN_LUT=2550,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv10_384 : STD_LOGIC_VECTOR (9 downto 0) := "1110000100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_V : STD_LOGIC_VECTOR (31 downto 0);
    signal output_V : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_V : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal exitcond_flatten_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond_flatten_reg_1099_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal gmem_blk_n_AW : STD_LOGIC;
    signal gmem_blk_n_W : STD_LOGIC;
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal gmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_370 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_381 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_392 : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_addr_reg_1023 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_reg_1029 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_reg_1034 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_cast_fu_455_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_cast_reg_1044 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_1_reg_1051 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_2_reg_1057 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_3_reg_1063 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_4_reg_1069 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_5_reg_1075 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_6_reg_1081 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_7_reg_1087 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_8_reg_1093 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_flatten_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter1 : BOOLEAN;
    signal ap_sig_ioackin_gmem_ARREADY : STD_LOGIC;
    signal ap_block_state20_io : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_flatten_next_fu_593_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_next_reg_1103 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_mid2_fu_605_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_mid2_reg_1108 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_mid2_v_fu_619_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_mid2_v_reg_1117 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_v_fu_633_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_v_reg_1126 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_2_mid2_v_fu_649_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_2_mid2_v_reg_1133 : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_addr_9_reg_1140 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_12_reg_1146 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state21_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal gmem_addr_12_reg_1146_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal j_1_fu_726_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_reg_1152 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state22_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal gmem_addr_13_reg_1159 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_0_2_fu_753_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_0_2_reg_1165 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state24_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal gmem_addr_16_reg_1171 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_10_reg_1177 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state26_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal gmem_addr_14_reg_1183 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_17_reg_1189 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_9_read_reg_1195 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_state28_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal gmem_addr_read_reg_1200 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state11_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_state29_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal p_1_fu_976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_1_reg_1205 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state12_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_block_state30_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal gmem_addr_13_read_reg_1210 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_1_read_reg_1215 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state13_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_state31_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal gmem_addr_11_reg_1220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state14_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_state32_pp0_stage12_iter1 : BOOLEAN;
    signal ap_sig_ioackin_gmem_AWREADY : STD_LOGIC;
    signal ap_block_state32_io : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal gmem_addr_16_read_reg_1226 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_980_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_reg_1231 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_868_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_28_reg_1236 : STD_LOGIC_VECTOR (14 downto 0);
    signal gmem_addr_2_read_reg_1241 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state15_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state15_io : BOOLEAN;
    signal ap_block_state33_pp0_stage13_iter1 : BOOLEAN;
    signal ap_sig_ioackin_gmem_WREADY : STD_LOGIC;
    signal ap_block_state33_io : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal gmem_addr_15_reg_1246 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state16_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state16_io : BOOLEAN;
    signal ap_block_state34_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal gmem_addr_18_reg_1252 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_10_read_reg_1258 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_3_read_reg_1263 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state17_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state17_io : BOOLEAN;
    signal ap_block_state35_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal gmem_addr_14_read_reg_1268 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state18_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state18_io : BOOLEAN;
    signal ap_block_state36_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal gmem_addr_4_read_reg_1273 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state19_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state19_io : BOOLEAN;
    signal ap_block_state37_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal p_1_1_1_fu_986_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_1_1_1_reg_1278 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_17_read_reg_1283 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_5_read_reg_1288 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_11_read_reg_1293 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_990_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_reg_1298 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_921_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_25_reg_1303 : STD_LOGIC_VECTOR (14 downto 0);
    signal gmem_addr_6_read_reg_1308 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state23_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal gmem_addr_15_read_reg_1313 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_7_read_reg_1318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state25_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal p_1_2_1_fu_996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_1_2_1_reg_1323 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_18_read_reg_1328 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_addr_8_read_reg_1333 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_state27_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal tmp_26_fu_924_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_26_reg_1338 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp7_fu_927_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp7_fu_927_p2 : signal is "no";
    signal tmp7_reg_1343 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_1_2_2_fu_1007_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_1_2_2_reg_1348 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1011_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_reg_1353 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_938_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_15_reg_1358 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_29_reg_1363 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_965_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_s_reg_1368 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_phi_mux_indvar_flatten_phi_fu_374_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_i_phi_fu_385_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_j_phi_fu_396_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_413_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_V6_sum_cast_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_V6_sum8_cast_fu_481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_V6_sum9_cast_fu_497_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_V6_sum1_cast_fu_513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_V6_sum2_cast_fu_529_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_V6_sum3_cast_fu_545_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_V6_sum4_cast_fu_561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_V6_sum5_cast_fu_577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V2_sum_fu_667_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_V4_sum_fu_715_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V2_sum3_fu_742_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V2_sum6_fu_769_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V2_sum1_fu_790_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V2_sum4_fu_811_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V2_sum7_fu_832_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V2_sum2_cast_fu_858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V2_sum5_cast_fu_886_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_V2_sum8_cast_fu_911_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_gmem_ARREADY : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage8_01001 : BOOLEAN;
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal ap_block_pp0_stage10_01001 : BOOLEAN;
    signal ap_block_pp0_stage11_01001 : BOOLEAN;
    signal ap_block_pp0_stage12_01001 : BOOLEAN;
    signal ap_block_pp0_stage13_01001 : BOOLEAN;
    signal ap_block_pp0_stage14_01001 : BOOLEAN;
    signal ap_block_pp0_stage15_01001 : BOOLEAN;
    signal ap_block_pp0_stage16_01001 : BOOLEAN;
    signal ap_block_pp0_stage17_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_reg_ioackin_gmem_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_gmem_WREADY : STD_LOGIC := '0';
    signal kernel_V5_fu_403_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal output_V3_fu_427_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal input_V1_fu_441_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_cast_fu_417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_V6_sum_fu_459_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_V6_sum8_fu_475_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_V6_sum9_fu_491_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_V6_sum1_fu_507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_V6_sum2_fu_523_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_V6_sum3_fu_539_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_V6_sum4_fu_555_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_V6_sum5_fu_571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_s_fu_613_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_1_mid1_fu_627_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_2_mid2_v_v_cas_fu_641_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_fu_655_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_663_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_678_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_689_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_fu_685_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_shl7_fu_696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_700_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_709_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_731_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_16_fu_738_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_758_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_21_fu_765_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_780_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_786_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_801_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_fu_807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_822_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_23_fu_828_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_843_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_cast_fu_849_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_V2_sum2_fu_853_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_871_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_cast_fu_877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_V2_sum5_fu_881_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_896_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_cast_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_V2_sum8_fu_906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1000_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1016_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_931_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp10_fu_934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of tmp10_fu_934_p2 : signal is "no";
    signal sum_V_2_2_fu_943_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_956_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sum_V_2_2_cast_fu_960_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1657 : BOOLEAN;
    signal ap_condition_1661 : BOOLEAN;
    signal ap_condition_916 : BOOLEAN;
    signal ap_condition_930 : BOOLEAN;
    signal ap_condition_940 : BOOLEAN;
    signal ap_condition_952 : BOOLEAN;
    signal ap_condition_964 : BOOLEAN;
    signal ap_condition_976 : BOOLEAN;
    signal ap_condition_988 : BOOLEAN;
    signal ap_condition_1003 : BOOLEAN;
    signal ap_condition_1016 : BOOLEAN;
    signal ap_condition_1029 : BOOLEAN;
    signal ap_condition_1042 : BOOLEAN;
    signal ap_condition_1053 : BOOLEAN;
    signal ap_condition_1066 : BOOLEAN;
    signal ap_condition_1079 : BOOLEAN;
    signal ap_condition_1092 : BOOLEAN;
    signal ap_condition_1105 : BOOLEAN;
    signal ap_condition_1118 : BOOLEAN;
    signal ap_condition_1131 : BOOLEAN;

    component cnn_top_mul_mul_1bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_top_mac_muladcud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_top_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        input_V : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_V : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_V : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    cnn_top_control_s_axi_U : component cnn_top_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        input_V => input_V,
        output_V => output_V,
        kernel_V => kernel_V);

    cnn_top_gmem_m_axi_U : component cnn_top_gmem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 16,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RID => gmem_RID,
        I_RUSER => gmem_RUSER,
        I_RRESP => gmem_RRESP,
        I_RLAST => gmem_RLAST,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_addr_12_reg_1146_pp0_iter1_reg,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_1,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => gmem_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv2_3,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY,
        I_BRESP => gmem_BRESP,
        I_BID => gmem_BID,
        I_BUSER => gmem_BUSER);

    cnn_top_mul_mul_1bkb_U1 : component cnn_top_mul_mul_1bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => gmem_addr_read_reg_1200,
        din1 => gmem_addr_9_read_reg_1195,
        dout => p_1_fu_976_p2);

    cnn_top_mac_muladcud_U2 : component cnn_top_mac_muladcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => gmem_addr_1_read_reg_1215,
        din1 => gmem_addr_13_read_reg_1210,
        din2 => p_1_reg_1205,
        dout => grp_fu_980_p3);

    cnn_top_mul_mul_1bkb_U3 : component cnn_top_mul_mul_1bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => gmem_addr_4_read_reg_1273,
        din1 => gmem_addr_14_read_reg_1268,
        dout => p_1_1_1_fu_986_p2);

    cnn_top_mac_muladcud_U4 : component cnn_top_mac_muladcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => gmem_addr_5_read_reg_1288,
        din1 => gmem_addr_17_read_reg_1283,
        din2 => p_1_1_1_reg_1278,
        dout => grp_fu_990_p3);

    cnn_top_mul_mul_1bkb_U5 : component cnn_top_mul_mul_1bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => gmem_addr_7_read_reg_1318,
        din1 => gmem_addr_15_read_reg_1313,
        dout => p_1_2_1_fu_996_p2);

    cnn_top_mac_muladcud_U6 : component cnn_top_mac_muladcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => gmem_addr_6_read_reg_1308,
        din1 => gmem_addr_11_read_reg_1293,
        din2 => p_1_2_1_reg_1323,
        dout => grp_fu_1000_p3);

    cnn_top_mul_mul_1bkb_U7 : component cnn_top_mul_mul_1bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => gmem_addr_8_read_reg_1333,
        din1 => gmem_addr_18_read_reg_1328,
        dout => p_1_2_2_fu_1007_p2);

    cnn_top_mac_muladcud_U8 : component cnn_top_mac_muladcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => gmem_addr_2_read_reg_1241,
        din1 => gmem_addr_16_read_reg_1226,
        din2 => p_1_2_2_reg_1348,
        dout => grp_fu_1011_p3);

    cnn_top_mac_muladcud_U9 : component cnn_top_mac_muladcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => gmem_addr_3_read_reg_1263,
        din1 => gmem_addr_10_read_reg_1258,
        din2 => tmp6_reg_1353,
        dout => grp_fu_1016_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage17_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_gmem_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)))) then 
                    ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
                elsif ((((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_01001)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17_01001) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_01001)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_01001)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_01001)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (gmem_ARREADY = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)))) then 
                    ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_gmem_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_gmem_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_boolean_1 = ap_condition_1657)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_11001)) then 
                        ap_reg_ioackin_gmem_AWREADY <= ap_const_logic_0;
                    elsif (((gmem_AWREADY = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_01001))) then 
                        ap_reg_ioackin_gmem_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_gmem_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_gmem_WREADY <= ap_const_logic_0;
            else
                if ((ap_const_boolean_1 = ap_condition_1661)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage13_11001)) then 
                        ap_reg_ioackin_gmem_WREADY <= ap_const_logic_0;
                    elsif (((gmem_WREADY = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_01001))) then 
                        ap_reg_ioackin_gmem_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    i_reg_381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then 
                i_reg_381 <= tmp_mid2_v_reg_1117;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_381 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then 
                indvar_flatten_reg_370 <= indvar_flatten_next_reg_1103;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_370 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j_reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then 
                j_reg_392 <= j_1_reg_1152;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_reg_392 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_1099 <= exitcond_flatten_fu_587_p2;
                exitcond_flatten_reg_1099_pp0_iter1_reg <= exitcond_flatten_reg_1099;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_10_read_reg_1258 <= gmem_RDATA;
                gmem_addr_15_reg_1246 <= input_V2_sum5_cast_fu_886_p1(32 - 1 downto 0);
                gmem_addr_18_reg_1252 <= input_V2_sum8_cast_fu_911_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_10_reg_1177 <= input_V2_sum1_fu_790_p2(32 - 1 downto 0);
                gmem_addr_14_reg_1183 <= input_V2_sum4_fu_811_p2(32 - 1 downto 0);
                gmem_addr_17_reg_1189 <= input_V2_sum7_fu_832_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                gmem_addr_11_read_reg_1293 <= gmem_RDATA;
                tmp_25_reg_1303 <= tmp_25_fu_921_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_11_reg_1220 <= input_V2_sum2_cast_fu_858_p1(32 - 1 downto 0);
                gmem_addr_16_read_reg_1226 <= gmem_RDATA;
                tmp_28_reg_1236 <= tmp_28_fu_868_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_12_reg_1146 <= output_V4_sum_fu_715_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                gmem_addr_12_reg_1146_pp0_iter1_reg <= gmem_addr_12_reg_1146;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_13_read_reg_1210 <= gmem_RDATA;
                p_1_reg_1205 <= p_1_fu_976_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_13_reg_1159 <= input_V2_sum3_fu_742_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_14_read_reg_1268 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                gmem_addr_15_read_reg_1313 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_16_reg_1171 <= input_V2_sum6_fu_769_p2(32 - 1 downto 0);
                tmp_9_0_2_reg_1165 <= tmp_9_0_2_fu_753_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_17_read_reg_1283 <= gmem_RDATA;
                p_1_1_1_reg_1278 <= p_1_1_1_fu_986_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                gmem_addr_18_read_reg_1328 <= gmem_RDATA;
                p_1_2_1_reg_1323 <= p_1_2_1_fu_996_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_1_read_reg_1215 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                gmem_addr_1_reg_1051 <= kernel_V6_sum_cast_fu_465_p1(32 - 1 downto 0);
                gmem_addr_2_reg_1057 <= kernel_V6_sum8_cast_fu_481_p1(32 - 1 downto 0);
                gmem_addr_3_reg_1063 <= kernel_V6_sum9_cast_fu_497_p1(32 - 1 downto 0);
                gmem_addr_4_reg_1069 <= kernel_V6_sum1_cast_fu_513_p1(32 - 1 downto 0);
                gmem_addr_5_reg_1075 <= kernel_V6_sum2_cast_fu_529_p1(32 - 1 downto 0);
                gmem_addr_6_reg_1081 <= kernel_V6_sum3_cast_fu_545_p1(32 - 1 downto 0);
                gmem_addr_7_reg_1087 <= kernel_V6_sum4_cast_fu_561_p1(32 - 1 downto 0);
                gmem_addr_8_reg_1093 <= kernel_V6_sum5_cast_fu_577_p1(32 - 1 downto 0);
                    gmem_addr_reg_1023(30 downto 0) <= tmp_fu_413_p1(32 - 1 downto 0)(30 downto 0);
                    tmp_5_reg_1029(30 downto 0) <= tmp_5_fu_437_p1(30 downto 0);
                    tmp_6_cast_reg_1044(30 downto 0) <= tmp_6_cast_fu_455_p1(30 downto 0);
                    tmp_6_reg_1034(30 downto 0) <= tmp_6_fu_451_p1(30 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_2_read_reg_1241 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_3_read_reg_1263 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_4_read_reg_1273 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                gmem_addr_5_read_reg_1288 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                gmem_addr_6_read_reg_1308 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                gmem_addr_7_read_reg_1318 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                gmem_addr_8_read_reg_1333 <= gmem_RDATA;
                tmp7_reg_1343 <= tmp7_fu_927_p2;
                tmp_26_reg_1338 <= tmp_26_fu_924_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_9_read_reg_1195 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_587_p2 = ap_const_lv1_0))) then
                gmem_addr_9_reg_1140 <= input_V2_sum_fu_667_p2(32 - 1 downto 0);
                j_mid2_reg_1108 <= j_mid2_fu_605_p3;
                p_v_reg_1126 <= p_v_fu_633_p3;
                tmp_6_2_mid2_v_reg_1133 <= tmp_6_2_mid2_v_fu_649_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                gmem_addr_read_reg_1200 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                indvar_flatten_next_reg_1103 <= indvar_flatten_next_fu_593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                j_1_reg_1152 <= j_1_fu_726_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                p_1_2_2_reg_1348 <= p_1_2_2_fu_1007_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                p_s_reg_1368 <= p_s_fu_965_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
                tmp5_reg_1231 <= grp_fu_980_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp6_reg_1353 <= grp_fu_1011_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp9_reg_1298 <= grp_fu_990_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_15_reg_1358 <= tmp_15_fu_938_p2;
                tmp_29_reg_1363 <= sum_V_2_2_fu_943_p2(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_fu_587_p2 = ap_const_lv1_0))) then
                tmp_mid2_v_reg_1117 <= tmp_mid2_v_fu_619_p3;
            end if;
        end if;
    end process;
    gmem_addr_reg_1023(31) <= '0';
    tmp_5_reg_1029(63 downto 31) <= "000000000000000000000000000000000";
    tmp_6_reg_1034(63 downto 31) <= "000000000000000000000000000000000";
    tmp_6_cast_reg_1044(31) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, exitcond_flatten_fu_587_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_flatten_fu_587_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_flatten_fu_587_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state39 <= ap_CS_fsm(19);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID, gmem_BVALID)
    begin
                ap_block_pp0_stage0_01001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID, gmem_BVALID, ap_block_state20_io)
    begin
                ap_block_pp0_stage0_11001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state20_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID, gmem_BVALID, ap_block_state20_io)
    begin
                ap_block_pp0_stage0_subdone <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state20_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage10_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state12_io)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state12_io)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage11_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state13_io)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state13_io)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage12_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state14_io, ap_block_state32_io)
    begin
                ap_block_pp0_stage12_11001 <= (((ap_const_boolean_1 = ap_block_state32_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state14_io, ap_block_state32_io)
    begin
                ap_block_pp0_stage12_subdone <= (((ap_const_boolean_1 = ap_block_state32_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage13_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state15_io, ap_block_state33_io)
    begin
                ap_block_pp0_stage13_11001 <= (((ap_const_boolean_1 = ap_block_state33_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state15_io, ap_block_state33_io)
    begin
                ap_block_pp0_stage13_subdone <= (((ap_const_boolean_1 = ap_block_state33_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage14_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state16_io)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state16_io)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage15_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state17_io)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state17_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state17_io)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state17_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage16_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage16_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state18_io)
    begin
                ap_block_pp0_stage16_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state18_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage16_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state18_io)
    begin
                ap_block_pp0_stage16_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state18_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage17_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage17_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state19_io)
    begin
                ap_block_pp0_stage17_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state19_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage17_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state19_io)
    begin
                ap_block_pp0_stage17_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state19_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_pp0_stage1_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage1_11001 <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage1_subdone <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_pp0_stage2_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage2_11001 <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage2_subdone <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_pp0_stage3_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage3_11001 <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state5_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage3_subdone <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state5_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_pp0_stage4_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage4_11001 <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state6_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage4_subdone <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state6_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_pp0_stage5_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage5_11001 <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state7_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage5_subdone <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state7_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_pp0_stage6_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage6_11001 <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state8_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage6_subdone <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state8_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_pp0_stage7_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state9_io)
    begin
                ap_block_pp0_stage7_11001 <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID, ap_block_state9_io)
    begin
                ap_block_pp0_stage7_subdone <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage8_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state10_io)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state10_io)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_pp0_stage9_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state11_io)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, gmem_RVALID, ap_block_state11_io)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))));
    end process;


    ap_block_state10_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state10_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state10_pp0_stage8_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state10_pp0_stage8_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state11_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state11_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state11_pp0_stage9_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state11_pp0_stage9_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state12_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state12_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state12_pp0_stage10_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state12_pp0_stage10_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state13_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state13_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state13_pp0_stage11_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state13_pp0_stage11_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state14_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state14_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state14_pp0_stage12_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state14_pp0_stage12_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state15_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state15_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state15_pp0_stage13_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state15_pp0_stage13_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state16_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state16_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state16_pp0_stage14_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state16_pp0_stage14_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state17_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state17_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state17_pp0_stage15_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state17_pp0_stage15_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state18_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state18_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state18_pp0_stage16_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state18_pp0_stage16_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state19_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state19_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state19_pp0_stage17_iter0_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state19_pp0_stage17_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state20_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state20_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state20_pp0_stage0_iter1_assign_proc : process(exitcond_flatten_reg_1099, gmem_RVALID)
    begin
                ap_block_state20_pp0_stage0_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;


    ap_block_state21_pp0_stage1_iter1_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state21_pp0_stage1_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state22_pp0_stage2_iter1_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state22_pp0_stage2_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state23_pp0_stage3_iter1_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state23_pp0_stage3_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state24_pp0_stage4_iter1_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state24_pp0_stage4_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state25_pp0_stage5_iter1_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state25_pp0_stage5_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state26_pp0_stage6_iter1_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state26_pp0_stage6_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state27_pp0_stage7_iter1_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state27_pp0_stage7_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state28_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state32_io_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, ap_sig_ioackin_gmem_AWREADY)
    begin
                ap_block_state32_io <= ((ap_sig_ioackin_gmem_AWREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state32_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state33_io_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, ap_sig_ioackin_gmem_WREADY)
    begin
                ap_block_state33_io <= ((ap_sig_ioackin_gmem_WREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state33_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state38_pp0_stage0_iter2_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, gmem_BVALID)
    begin
                ap_block_state38_pp0_stage0_iter2 <= ((gmem_BVALID = ap_const_logic_0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state3_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state3_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;

        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state4_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;

        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state5_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;

        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state6_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;

        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state7_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;

        ap_block_state7_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state8_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;

        ap_block_state8_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(exitcond_flatten_reg_1099, ap_sig_ioackin_gmem_ARREADY)
    begin
                ap_block_state9_io <= ((ap_sig_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0));
    end process;

        ap_block_state9_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1003_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_01001)
    begin
                ap_condition_1003 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_01001));
    end process;


    ap_condition_1016_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_01001)
    begin
                ap_condition_1016 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_01001));
    end process;


    ap_condition_1029_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_01001)
    begin
                ap_condition_1029 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_01001));
    end process;


    ap_condition_1042_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_01001)
    begin
                ap_condition_1042 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_01001));
    end process;


    ap_condition_1053_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_01001)
    begin
                ap_condition_1053 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_01001));
    end process;


    ap_condition_1066_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_01001)
    begin
                ap_condition_1066 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_01001));
    end process;


    ap_condition_1079_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_01001)
    begin
                ap_condition_1079 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_01001));
    end process;


    ap_condition_1092_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_01001)
    begin
                ap_condition_1092 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_01001));
    end process;


    ap_condition_1105_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_01001)
    begin
                ap_condition_1105 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_01001));
    end process;


    ap_condition_1118_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_01001)
    begin
                ap_condition_1118 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17_01001));
    end process;


    ap_condition_1131_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_01001)
    begin
                ap_condition_1131 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_1657_assign_proc : process(ap_CS_fsm_pp0_stage12, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg)
    begin
                ap_condition_1657 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_1661_assign_proc : process(ap_CS_fsm_pp0_stage13, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg)
    begin
                ap_condition_1661 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_916_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_01001)
    begin
                ap_condition_916 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_930_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_01001)
    begin
                ap_condition_930 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_940_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_01001)
    begin
                ap_condition_940 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_952_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_01001)
    begin
                ap_condition_952 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_964_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_01001)
    begin
                ap_condition_964 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_976_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_01001)
    begin
                ap_condition_976 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_988_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_01001)
    begin
                ap_condition_988 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_587_p2)
    begin
        if ((exitcond_flatten_fu_587_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_385_p4_assign_proc : process(exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_reg_381, tmp_mid2_v_reg_1117)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then 
            ap_phi_mux_i_phi_fu_385_p4 <= tmp_mid2_v_reg_1117;
        else 
            ap_phi_mux_i_phi_fu_385_p4 <= i_reg_381;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_374_p4_assign_proc : process(exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_reg_370, indvar_flatten_next_reg_1103)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_374_p4 <= indvar_flatten_next_reg_1103;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_374_p4 <= indvar_flatten_reg_370;
        end if; 
    end process;


    ap_phi_mux_j_phi_fu_396_p4_assign_proc : process(exitcond_flatten_reg_1099, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_reg_392, j_1_reg_1152)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then 
            ap_phi_mux_j_phi_fu_396_p4 <= j_1_reg_1152;
        else 
            ap_phi_mux_j_phi_fu_396_p4 <= j_reg_392;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_ioackin_gmem_ARREADY_assign_proc : process(gmem_ARREADY, ap_reg_ioackin_gmem_ARREADY)
    begin
        if ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_gmem_ARREADY <= gmem_ARREADY;
        else 
            ap_sig_ioackin_gmem_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_gmem_AWREADY_assign_proc : process(gmem_AWREADY, ap_reg_ioackin_gmem_AWREADY)
    begin
        if ((ap_reg_ioackin_gmem_AWREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_gmem_AWREADY <= gmem_AWREADY;
        else 
            ap_sig_ioackin_gmem_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_gmem_WREADY_assign_proc : process(gmem_WREADY, ap_reg_ioackin_gmem_WREADY)
    begin
        if ((ap_reg_ioackin_gmem_WREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_gmem_WREADY <= gmem_WREADY;
        else 
            ap_sig_ioackin_gmem_WREADY <= ap_const_logic_1;
        end if; 
    end process;

    exitcond_flatten_fu_587_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_374_p4 = ap_const_lv10_384) else "0";
    exitcond_fu_599_p2 <= "1" when (ap_phi_mux_j_phi_fu_396_p4 = ap_const_lv5_1E) else "0";

    gmem_ARADDR_assign_proc : process(exitcond_flatten_reg_1099, gmem_addr_reg_1023, gmem_addr_1_reg_1051, gmem_addr_2_reg_1057, gmem_addr_3_reg_1063, gmem_addr_4_reg_1069, gmem_addr_5_reg_1075, gmem_addr_6_reg_1081, gmem_addr_7_reg_1087, gmem_addr_8_reg_1093, gmem_addr_9_reg_1140, gmem_addr_13_reg_1159, gmem_addr_16_reg_1171, gmem_addr_10_reg_1177, gmem_addr_14_reg_1183, gmem_addr_17_reg_1189, gmem_addr_11_reg_1220, gmem_addr_15_reg_1246, gmem_addr_18_reg_1252, ap_reg_ioackin_gmem_ARREADY, ap_condition_916, ap_condition_930, ap_condition_940, ap_condition_952, ap_condition_964, ap_condition_976, ap_condition_988, ap_condition_1003, ap_condition_1016, ap_condition_1029, ap_condition_1042, ap_condition_1053, ap_condition_1066, ap_condition_1079, ap_condition_1092, ap_condition_1105, ap_condition_1118, ap_condition_1131)
    begin
        if (((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (exitcond_flatten_reg_1099 = ap_const_lv1_0))) then
            if ((ap_const_boolean_1 = ap_condition_1131)) then 
                gmem_ARADDR <= gmem_addr_8_reg_1093;
            elsif ((ap_const_boolean_1 = ap_condition_1118)) then 
                gmem_ARADDR <= gmem_addr_18_reg_1252;
            elsif ((ap_const_boolean_1 = ap_condition_1105)) then 
                gmem_ARADDR <= gmem_addr_7_reg_1087;
            elsif ((ap_const_boolean_1 = ap_condition_1092)) then 
                gmem_ARADDR <= gmem_addr_15_reg_1246;
            elsif ((ap_const_boolean_1 = ap_condition_1079)) then 
                gmem_ARADDR <= gmem_addr_6_reg_1081;
            elsif ((ap_const_boolean_1 = ap_condition_1066)) then 
                gmem_ARADDR <= gmem_addr_11_reg_1220;
            elsif ((ap_const_boolean_1 = ap_condition_1053)) then 
                gmem_ARADDR <= gmem_addr_5_reg_1075;
            elsif ((ap_const_boolean_1 = ap_condition_1042)) then 
                gmem_ARADDR <= gmem_addr_17_reg_1189;
            elsif ((ap_const_boolean_1 = ap_condition_1029)) then 
                gmem_ARADDR <= gmem_addr_4_reg_1069;
            elsif ((ap_const_boolean_1 = ap_condition_1016)) then 
                gmem_ARADDR <= gmem_addr_14_reg_1183;
            elsif ((ap_const_boolean_1 = ap_condition_1003)) then 
                gmem_ARADDR <= gmem_addr_3_reg_1063;
            elsif ((ap_const_boolean_1 = ap_condition_988)) then 
                gmem_ARADDR <= gmem_addr_10_reg_1177;
            elsif ((ap_const_boolean_1 = ap_condition_976)) then 
                gmem_ARADDR <= gmem_addr_2_reg_1057;
            elsif ((ap_const_boolean_1 = ap_condition_964)) then 
                gmem_ARADDR <= gmem_addr_16_reg_1171;
            elsif ((ap_const_boolean_1 = ap_condition_952)) then 
                gmem_ARADDR <= gmem_addr_1_reg_1051;
            elsif ((ap_const_boolean_1 = ap_condition_940)) then 
                gmem_ARADDR <= gmem_addr_13_reg_1159;
            elsif ((ap_const_boolean_1 = ap_condition_930)) then 
                gmem_ARADDR <= gmem_addr_reg_1023;
            elsif ((ap_const_boolean_1 = ap_condition_916)) then 
                gmem_ARADDR <= gmem_addr_9_reg_1140;
            else 
                gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_reg_ioackin_gmem_ARREADY, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage8_01001, ap_block_pp0_stage9_01001, ap_block_pp0_stage10_01001, ap_block_pp0_stage11_01001, ap_block_pp0_stage12_01001, ap_block_pp0_stage13_01001, ap_block_pp0_stage14_01001, ap_block_pp0_stage15_01001, ap_block_pp0_stage16_01001, ap_block_pp0_stage17_01001, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_01001)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17_01001) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_01001)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_01001)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_01001)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_01001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_reg_ioackin_gmem_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)))) then 
            gmem_ARVALID <= ap_const_logic_1;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage12, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, ap_block_pp0_stage12_01001, ap_reg_ioackin_gmem_AWREADY)
    begin
        if (((ap_reg_ioackin_gmem_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_01001))) then 
            gmem_AWVALID <= ap_const_logic_1;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(exitcond_flatten_reg_1099_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then 
            gmem_BREADY <= ap_const_logic_1;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1099, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)))) then 
            gmem_RREADY <= ap_const_logic_1;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_reg_1368),16));

    gmem_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage13, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg, ap_block_pp0_stage13_01001, ap_reg_ioackin_gmem_WREADY)
    begin
        if (((ap_reg_ioackin_gmem_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_01001))) then 
            gmem_WVALID <= ap_const_logic_1;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2, exitcond_flatten_reg_1099, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, exitcond_flatten_reg_1099_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2, exitcond_flatten_reg_1099, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1, exitcond_flatten_reg_1099_pp0_iter1_reg, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (exitcond_flatten_reg_1099 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(m_axi_gmem_WREADY, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1099_pp0_iter1_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (exitcond_flatten_reg_1099_pp0_iter1_reg = ap_const_lv1_0))) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    i_1_mid1_fu_627_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(ap_phi_mux_i_phi_fu_385_p4));
    i_s_fu_613_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_i_phi_fu_385_p4));
    indvar_flatten_next_fu_593_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_374_p4) + unsigned(ap_const_lv10_1));
    input_V1_fu_441_p4 <= input_V(31 downto 1);
    input_V2_sum1_fu_790_p2 <= std_logic_vector(unsigned(tmp_6_reg_1034) + unsigned(tmp_10_fu_786_p1));
    input_V2_sum2_cast_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_V2_sum2_fu_853_p2),64));
    input_V2_sum2_fu_853_p2 <= std_logic_vector(unsigned(tmp_6_cast_reg_1044) + unsigned(tmp_19_cast_fu_849_p1));
    input_V2_sum3_fu_742_p2 <= std_logic_vector(unsigned(tmp_6_reg_1034) + unsigned(tmp_16_fu_738_p1));
    input_V2_sum4_fu_811_p2 <= std_logic_vector(unsigned(tmp_6_reg_1034) + unsigned(tmp_18_fu_807_p1));
    input_V2_sum5_cast_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_V2_sum5_fu_881_p2),64));
    input_V2_sum5_fu_881_p2 <= std_logic_vector(unsigned(tmp_6_cast_reg_1044) + unsigned(tmp_24_cast_fu_877_p1));
    input_V2_sum6_fu_769_p2 <= std_logic_vector(unsigned(tmp_6_reg_1034) + unsigned(tmp_21_fu_765_p1));
    input_V2_sum7_fu_832_p2 <= std_logic_vector(unsigned(tmp_6_reg_1034) + unsigned(tmp_23_fu_828_p1));
    input_V2_sum8_cast_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_V2_sum8_fu_906_p2),64));
    input_V2_sum8_fu_906_p2 <= std_logic_vector(unsigned(tmp_6_cast_reg_1044) + unsigned(tmp_28_cast_fu_902_p1));
    input_V2_sum_fu_667_p2 <= std_logic_vector(unsigned(tmp_6_reg_1034) + unsigned(tmp_8_fu_663_p1));
    j_1_fu_726_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(j_mid2_reg_1108));
    j_mid2_fu_605_p3 <= 
        ap_const_lv5_0 when (exitcond_fu_599_p2(0) = '1') else 
        ap_phi_mux_j_phi_fu_396_p4;
    kernel_V5_fu_403_p4 <= kernel_V(31 downto 1);
    kernel_V6_sum1_cast_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V6_sum1_fu_507_p2),64));
    kernel_V6_sum1_fu_507_p2 <= std_logic_vector(unsigned(tmp_cast_fu_417_p1) + unsigned(ap_const_lv32_4));
    kernel_V6_sum2_cast_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V6_sum2_fu_523_p2),64));
    kernel_V6_sum2_fu_523_p2 <= std_logic_vector(unsigned(tmp_cast_fu_417_p1) + unsigned(ap_const_lv32_5));
    kernel_V6_sum3_cast_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V6_sum3_fu_539_p2),64));
    kernel_V6_sum3_fu_539_p2 <= std_logic_vector(unsigned(tmp_cast_fu_417_p1) + unsigned(ap_const_lv32_6));
    kernel_V6_sum4_cast_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V6_sum4_fu_555_p2),64));
    kernel_V6_sum4_fu_555_p2 <= std_logic_vector(unsigned(tmp_cast_fu_417_p1) + unsigned(ap_const_lv32_7));
    kernel_V6_sum5_cast_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V6_sum5_fu_571_p2),64));
    kernel_V6_sum5_fu_571_p2 <= std_logic_vector(unsigned(tmp_cast_fu_417_p1) + unsigned(ap_const_lv32_8));
    kernel_V6_sum8_cast_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V6_sum8_fu_475_p2),64));
    kernel_V6_sum8_fu_475_p2 <= std_logic_vector(unsigned(tmp_cast_fu_417_p1) + unsigned(ap_const_lv32_2));
    kernel_V6_sum9_cast_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V6_sum9_fu_491_p2),64));
    kernel_V6_sum9_fu_491_p2 <= std_logic_vector(unsigned(tmp_cast_fu_417_p1) + unsigned(ap_const_lv32_3));
    kernel_V6_sum_cast_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V6_sum_fu_459_p2),64));
    kernel_V6_sum_fu_459_p2 <= std_logic_vector(unsigned(tmp_cast_fu_417_p1) + unsigned(ap_const_lv32_1));
    output_V3_fu_427_p4 <= output_V(31 downto 1);
    output_V4_sum_fu_715_p2 <= std_logic_vector(unsigned(tmp_5_reg_1029) + unsigned(tmp_12_fu_709_p2));
    p_s_fu_965_p3 <= 
        ap_const_lv15_0 when (tmp_29_reg_1363(0) = '1') else 
        sum_V_2_2_cast_fu_960_p2;
    p_shl7_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_689_p3),64));
    p_shl_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_678_p3),64));
    p_v_fu_633_p3 <= 
        i_1_mid1_fu_627_p2 when (exitcond_fu_599_p2(0) = '1') else 
        i_s_fu_613_p2;
    sum_V_2_2_cast_fu_960_p2 <= std_logic_vector(unsigned(tmp_15_reg_1358) + unsigned(tmp_14_fu_956_p2));
    sum_V_2_2_fu_943_p2 <= std_logic_vector(unsigned(tmp7_reg_1343) + unsigned(tmp10_fu_934_p2));
    tmp10_fu_934_p2 <= std_logic_vector(signed(tmp5_reg_1231) + signed(grp_fu_1016_p3));
    tmp7_fu_927_p2 <= std_logic_vector(signed(grp_fu_1000_p3) + signed(tmp9_reg_1298));
    tmp_10_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_780_p3),64));
    tmp_11_fu_843_p3 <= (tmp_6_2_mid2_v_reg_1133 & j_mid2_reg_1108);
    tmp_12_fu_709_p2 <= std_logic_vector(unsigned(tmp_4_fu_700_p2) + unsigned(tmp_s_fu_706_p1));
    tmp_13_fu_731_p3 <= (tmp_mid2_v_reg_1117 & j_1_fu_726_p2);
    tmp_14_fu_956_p2 <= std_logic_vector(unsigned(tmp_25_reg_1303) + unsigned(tmp_26_reg_1338));
    tmp_15_fu_938_p2 <= std_logic_vector(unsigned(tmp_27_fu_931_p1) + unsigned(tmp_28_reg_1236));
    tmp_16_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_731_p3),64));
    tmp_17_fu_801_p3 <= (p_v_reg_1126 & j_1_reg_1152);
    tmp_18_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_801_p3),64));
    tmp_19_cast_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_843_p3),32));
    tmp_19_fu_871_p3 <= (tmp_6_2_mid2_v_reg_1133 & j_1_reg_1152);
    tmp_20_fu_758_p3 <= (tmp_mid2_v_reg_1117 & tmp_9_0_2_fu_753_p2);
    tmp_21_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_758_p3),64));
    tmp_22_fu_822_p3 <= (p_v_reg_1126 & tmp_9_0_2_reg_1165);
    tmp_23_fu_828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_822_p3),64));
    tmp_24_cast_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_871_p3),32));
    tmp_24_fu_896_p3 <= (tmp_6_2_mid2_v_reg_1133 & tmp_9_0_2_reg_1165);
    tmp_25_fu_921_p1 <= grp_fu_990_p3(15 - 1 downto 0);
    tmp_26_fu_924_p1 <= grp_fu_1000_p3(15 - 1 downto 0);
    tmp_27_fu_931_p1 <= grp_fu_1016_p3(15 - 1 downto 0);
    tmp_28_cast_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_896_p3),32));
    tmp_28_fu_868_p1 <= grp_fu_980_p3(15 - 1 downto 0);
    tmp_2_fu_678_p3 <= (tmp_mid2_v_reg_1117 & ap_const_lv5_0);
    tmp_3_fu_689_p3 <= (tmp_mid2_v_reg_1117 & ap_const_lv1_0);
    tmp_4_fu_700_p2 <= std_logic_vector(unsigned(p_shl_fu_685_p1) - unsigned(p_shl7_fu_696_p1));
    tmp_5_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(output_V3_fu_427_p4),64));
    tmp_6_2_mid2_v_fu_649_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_385_p4) + unsigned(tmp_6_2_mid2_v_v_cas_fu_641_p3));
    tmp_6_2_mid2_v_v_cas_fu_641_p3 <= 
        ap_const_lv5_3 when (exitcond_fu_599_p2(0) = '1') else 
        ap_const_lv5_2;
    tmp_6_cast_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_V1_fu_441_p4),32));
    tmp_6_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_V1_fu_441_p4),64));
    tmp_7_fu_655_p3 <= (tmp_mid2_v_fu_619_p3 & j_mid2_fu_605_p3);
    tmp_8_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_655_p3),64));
    tmp_9_0_2_fu_753_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(j_mid2_reg_1108));
    tmp_9_fu_780_p3 <= (p_v_reg_1126 & j_mid2_reg_1108);
    tmp_cast_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V5_fu_403_p4),32));
    tmp_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_V5_fu_403_p4),64));
    tmp_mid2_v_fu_619_p3 <= 
        i_s_fu_613_p2 when (exitcond_fu_599_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_385_p4;
    tmp_s_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_reg_1108),64));
end behav;
