#[doc = "Register `PWR_PUCRG` reader"]
pub type R = crate::R<PwrPucrgSpec>;
#[doc = "Register `PWR_PUCRG` writer"]
pub type W = crate::W<PwrPucrgSpec>;
#[doc = "Field `PU0` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu0R = crate::BitReader;
#[doc = "Field `PU0` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU1` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu1R = crate::BitReader;
#[doc = "Field `PU1` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU2` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu2R = crate::BitReader;
#[doc = "Field `PU2` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU3` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu3R = crate::BitReader;
#[doc = "Field `PU3` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU4` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu4R = crate::BitReader;
#[doc = "Field `PU4` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU5` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu5R = crate::BitReader;
#[doc = "Field `PU5` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU6` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu6R = crate::BitReader;
#[doc = "Field `PU6` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU7` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu7R = crate::BitReader;
#[doc = "Field `PU7` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU8` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu8R = crate::BitReader;
#[doc = "Field `PU8` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU9` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu9R = crate::BitReader;
#[doc = "Field `PU9` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU10` reader - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu10R = crate::BitReader;
#[doc = "Field `PU10` writer - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
pub type Pu10W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu0(&self) -> Pu0R {
        Pu0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu1(&self) -> Pu1R {
        Pu1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu2(&self) -> Pu2R {
        Pu2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu3(&self) -> Pu3R {
        Pu3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu4(&self) -> Pu4R {
        Pu4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu5(&self) -> Pu5R {
        Pu5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu6(&self) -> Pu6R {
        Pu6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu7(&self) -> Pu7R {
        Pu7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu8(&self) -> Pu8R {
        Pu8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu9(&self) -> Pu9R {
        Pu9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu10(&self) -> Pu10R {
        Pu10R::new(((self.bits >> 10) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PWR_PUCRG")
            .field("pu0", &self.pu0())
            .field("pu1", &self.pu1())
            .field("pu2", &self.pu2())
            .field("pu3", &self.pu3())
            .field("pu4", &self.pu4())
            .field("pu5", &self.pu5())
            .field("pu6", &self.pu6())
            .field("pu7", &self.pu7())
            .field("pu8", &self.pu8())
            .field("pu9", &self.pu9())
            .field("pu10", &self.pu10())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu0(&mut self) -> Pu0W<'_, PwrPucrgSpec> {
        Pu0W::new(self, 0)
    }
    #[doc = "Bit 1 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu1(&mut self) -> Pu1W<'_, PwrPucrgSpec> {
        Pu1W::new(self, 1)
    }
    #[doc = "Bit 2 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu2(&mut self) -> Pu2W<'_, PwrPucrgSpec> {
        Pu2W::new(self, 2)
    }
    #[doc = "Bit 3 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu3(&mut self) -> Pu3W<'_, PwrPucrgSpec> {
        Pu3W::new(self, 3)
    }
    #[doc = "Bit 4 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu4(&mut self) -> Pu4W<'_, PwrPucrgSpec> {
        Pu4W::new(self, 4)
    }
    #[doc = "Bit 5 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu5(&mut self) -> Pu5W<'_, PwrPucrgSpec> {
        Pu5W::new(self, 5)
    }
    #[doc = "Bit 6 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu6(&mut self) -> Pu6W<'_, PwrPucrgSpec> {
        Pu6W::new(self, 6)
    }
    #[doc = "Bit 7 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu7(&mut self) -> Pu7W<'_, PwrPucrgSpec> {
        Pu7W::new(self, 7)
    }
    #[doc = "Bit 8 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu8(&mut self) -> Pu8W<'_, PwrPucrgSpec> {
        Pu8W::new(self, 8)
    }
    #[doc = "Bit 9 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu9(&mut self) -> Pu9W<'_, PwrPucrgSpec> {
        Pu9W::new(self, 9)
    }
    #[doc = "Bit 10 - Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG\\[y\\] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."]
    #[inline(always)]
    pub fn pu10(&mut self) -> Pu10W<'_, PwrPucrgSpec> {
        Pu10W::new(self, 10)
    }
}
#[doc = "Power Port G pull-up control register\n\nYou can [`read`](crate::Reg::read) this register and get [`pwr_pucrg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pwr_pucrg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PwrPucrgSpec;
impl crate::RegisterSpec for PwrPucrgSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pwr_pucrg::R`](R) reader structure"]
impl crate::Readable for PwrPucrgSpec {}
#[doc = "`write(|w| ..)` method takes [`pwr_pucrg::W`](W) writer structure"]
impl crate::Writable for PwrPucrgSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets PWR_PUCRG to value 0"]
impl crate::Resettable for PwrPucrgSpec {}
