+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      128x128x128
MPI ranks:   64
Grids: (4, 4, 4)  (1, 8, 8)  (8, 1, 8)  (8, 8, 1)  (4, 4, 4)  
Time per run: 0.00273471 (s)
Performance:  80.5208 GFlops/s
Memory usage: 1MB/rank
Tolerance:    0.0005
Max error:    1.13249e-06

Application 28483614 resources: utime ~8s, stime ~16s, Rss ~23696, inblocks ~105528, outblocks ~24
