{"Anurag Mukkara": [0, ["Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling", ["Anurag Mukkara", "Nathan Beckmann", "Maleen Abeydeera", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00010", "micro", 2018]], "Nathan Beckmann": [0, ["Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling", ["Anurag Mukkara", "Nathan Beckmann", "Maleen Abeydeera", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00010", "micro", 2018]], "Maleen Abeydeera": [0, ["Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling", ["Anurag Mukkara", "Nathan Beckmann", "Maleen Abeydeera", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00010", "micro", 2018]], "Xiaosong Ma": [0, ["Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling", ["Anurag Mukkara", "Nathan Beckmann", "Maleen Abeydeera", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00010", "micro", 2018]], "Daniel Sanchez": [0, ["Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling", ["Anurag Mukkara", "Nathan Beckmann", "Maleen Abeydeera", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00010", "micro", 2018], ["Rethinking the Memory Hierarchy for Modern Languages", ["Po-An Tsai", "Yee Ling Gan", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00025", "micro", 2018], ["Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism", ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Ryong Lee", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00026", "micro", 2018], ["Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies", ["Po-An Tsai", "Changping Chen", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00058", "micro", 2018]], "Xuda Zhou": [0, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Zidong Du": [0, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Qi Guo": [0, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Shaoli Liu": [0, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Chengsi Liu": [0, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Chao Wang": [0.37833376228809357, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Xuehai Zhou": [0, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Ling Li": [0, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Tianshi Chen": [0, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Yunji Chen": [0, ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", "micro", 2018]], "Youwei Zhuo": [0, ["CSE: Parallel Finite State Machines with Convergence Set Enumeration", ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00012", "micro", 2018]], "Jinglei Cheng": [0, ["CSE: Parallel Finite State Machines with Convergence Set Enumeration", ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00012", "micro", 2018]], "Qinyi Luo": [0, ["CSE: Parallel Finite State Machines with Convergence Set Enumeration", ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00012", "micro", 2018]], "Jidong Zhai": [0, ["CSE: Parallel Finite State Machines with Convergence Set Enumeration", ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00012", "micro", 2018]], "Yanzhi Wang": [1.057469098952879e-07, ["CSE: Parallel Finite State Machines with Convergence Set Enumeration", ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00012", "micro", 2018]], "Zhongzhi Luan": [0, ["CSE: Parallel Finite State Machines with Convergence Set Enumeration", ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00012", "micro", 2018]], "Xuehai Qian": [0, ["CSE: Parallel Finite State Machines with Convergence Set Enumeration", ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00012", "micro", 2018], ["PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices", ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"], "https://doi.org/10.1109/MICRO.2018.00024", "micro", 2018], ["CounterMiner: Mining Big Performance Data from Hardware Counters", ["Yirong Lv", "Bin Sun", "Qingyi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00056", "micro", 2018]], "Dani Voitsechov": [0, ["Inter-Thread Communication in Multithreaded, Reconfigurable Coarse-Grain Arrays", ["Dani Voitsechov", "Oron Port", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2018.00013", "micro", 2018]], "Oron Port": [0, ["Inter-Thread Communication in Multithreaded, Reconfigurable Coarse-Grain Arrays", ["Dani Voitsechov", "Oron Port", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2018.00013", "micro", 2018]], "Yoav Etsion": [0, ["Inter-Thread Communication in Multithreaded, Reconfigurable Coarse-Grain Arrays", ["Dani Voitsechov", "Oron Port", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2018.00013", "micro", 2018]], "Tao Chen": [0, ["An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware", ["Tao Chen", "Shreesha Srinath", "Christopher Batten", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2018.00014", "micro", 2018]], "Shreesha Srinath": [0, ["An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware", ["Tao Chen", "Shreesha Srinath", "Christopher Batten", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2018.00014", "micro", 2018]], "Christopher Batten": [0, ["An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware", ["Tao Chen", "Shreesha Srinath", "Christopher Batten", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2018.00014", "micro", 2018]], "G. Edward Suh": [4.7297218225272886e-11, ["An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware", ["Tao Chen", "Shreesha Srinath", "Christopher Batten", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2018.00014", "micro", 2018]], "Sizhuo Zhang": [0, ["Composable Building Blocks to Open up Processor Design", ["Sizhuo Zhang", "Andrew Wright", "Thomas Bourgeat", "Arvind"], "https://doi.org/10.1109/MICRO.2018.00015", "micro", 2018]], "Andrew Wright": [0, ["Composable Building Blocks to Open up Processor Design", ["Sizhuo Zhang", "Andrew Wright", "Thomas Bourgeat", "Arvind"], "https://doi.org/10.1109/MICRO.2018.00015", "micro", 2018]], "Thomas Bourgeat": [0, ["Composable Building Blocks to Open up Processor Design", ["Sizhuo Zhang", "Andrew Wright", "Thomas Bourgeat", "Arvind"], "https://doi.org/10.1109/MICRO.2018.00015", "micro", 2018]], "Arvind": [0, ["Composable Building Blocks to Open up Processor Design", ["Sizhuo Zhang", "Andrew Wright", "Thomas Bourgeat", "Arvind"], "https://doi.org/10.1109/MICRO.2018.00015", "micro", 2018]], "Hideki Ando": [0, ["Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices", ["Hideki Ando"], "https://doi.org/10.1109/MICRO.2018.00016", "micro", 2018]], "Alberto Ros": [0, ["The Superfluous Load Queue", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/MICRO.2018.00017", "micro", 2018]], "Stefanos Kaxiras": [0, ["The Superfluous Load Queue", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/MICRO.2018.00017", "micro", 2018]], "Almutaz Adileh": [0, ["Architectural Support for Probabilistic Branches", ["Almutaz Adileh", "David J. Lilja", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2018.00018", "micro", 2018]], "David J. Lilja": [0, ["Architectural Support for Probabilistic Branches", ["Almutaz Adileh", "David J. Lilja", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2018.00018", "micro", 2018]], "Lieven Eeckhout": [0, ["Architectural Support for Probabilistic Branches", ["Almutaz Adileh", "David J. Lilja", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2018.00018", "micro", 2018]], "Hidetsugu Irie": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Toru Koizumi": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Akifumi Fukuda": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Seiya Akaki": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Satoshi Nakae": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Yutaro Bessho": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Ryota Shioya": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Takahiro Notsu": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Katsuhiro Yoda": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Teruo Ishihara": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Shuichi Sakai": [0, ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", "micro", 2018]], "Mostafa Mahmoud": [0, ["Diffy: a D\u00e9j\u00e0 vu-Free Differential Deep Neural Network Accelerator", ["Mostafa Mahmoud", "Kevin Siu", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2018.00020", "micro", 2018]], "Kevin Siu": [0, ["Diffy: a D\u00e9j\u00e0 vu-Free Differential Deep Neural Network Accelerator", ["Mostafa Mahmoud", "Kevin Siu", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2018.00020", "micro", 2018]], "Andreas Moshovos": [0, ["Diffy: a D\u00e9j\u00e0 vu-Free Differential Deep Neural Network Accelerator", ["Mostafa Mahmoud", "Kevin Siu", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2018.00020", "micro", 2018]], "Youngeun Kwon": [0.9991168826818466, ["Beyond the Memory Wall: A Case for Memory-Centric HPC System for Deep Learning", ["Youngeun Kwon", "Minsoo Rhu"], "https://doi.org/10.1109/MICRO.2018.00021", "micro", 2018]], "Minsoo Rhu": [1, ["Beyond the Memory Wall: A Case for Memory-Centric HPC System for Deep Learning", ["Youngeun Kwon", "Minsoo Rhu"], "https://doi.org/10.1109/MICRO.2018.00021", "micro", 2018]], "Xingyao Zhang": [0, ["Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs", ["Xingyao Zhang", "Chenhao Xie", "Jing Wang", "Weidong Zhang", "Xin Fu"], "https://doi.org/10.1109/MICRO.2018.00022", "micro", 2018]], "Chenhao Xie": [0, ["Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs", ["Xingyao Zhang", "Chenhao Xie", "Jing Wang", "Weidong Zhang", "Xin Fu"], "https://doi.org/10.1109/MICRO.2018.00022", "micro", 2018]], "Jing Wang": [0.06778808869421482, ["Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs", ["Xingyao Zhang", "Chenhao Xie", "Jing Wang", "Weidong Zhang", "Xin Fu"], "https://doi.org/10.1109/MICRO.2018.00022", "micro", 2018], ["CounterMiner: Mining Big Performance Data from Hardware Counters", ["Yirong Lv", "Bin Sun", "Qingyi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00056", "micro", 2018]], "Weidong Zhang": [0, ["Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs", ["Xingyao Zhang", "Chenhao Xie", "Jing Wang", "Weidong Zhang", "Xin Fu"], "https://doi.org/10.1109/MICRO.2018.00022", "micro", 2018]], "Xin Fu": [0, ["Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs", ["Xingyao Zhang", "Chenhao Xie", "Jing Wang", "Weidong Zhang", "Xin Fu"], "https://doi.org/10.1109/MICRO.2018.00022", "micro", 2018]], "Youjie Li": [0, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018]], "Jongse Park": [0.8267733752727509, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018]], "Mohammad Alian": [0, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018], ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Yifan Yuan": [0, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018]], "Zheng Qu": [0, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018]], "Peitian Pan": [0, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018]], "Ren Wang": [0.0009091449610423297, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018]], "Alexander G. Schwing": [0, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018]], "Hadi Esmaeilzadeh": [0, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018]], "Nam Sung Kim": [0.9872660338878632, ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", "micro", 2018], ["Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources", ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "https://doi.org/10.1109/MICRO.2018.00045", "micro", 2018], ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Chunhua Deng": [0, ["PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices", ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"], "https://doi.org/10.1109/MICRO.2018.00024", "micro", 2018]], "Siyu Liao": [0, ["PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices", ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"], "https://doi.org/10.1109/MICRO.2018.00024", "micro", 2018]], "Yi Xie": [0, ["PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices", ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"], "https://doi.org/10.1109/MICRO.2018.00024", "micro", 2018]], "Keshab K. Parhi": [0, ["PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices", ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"], "https://doi.org/10.1109/MICRO.2018.00024", "micro", 2018]], "Bo Yuan": [0, ["PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices", ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"], "https://doi.org/10.1109/MICRO.2018.00024", "micro", 2018]], "Po-An Tsai": [0, ["Rethinking the Memory Hierarchy for Modern Languages", ["Po-An Tsai", "Yee Ling Gan", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00025", "micro", 2018], ["Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies", ["Po-An Tsai", "Changping Chen", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00058", "micro", 2018]], "Yee Ling Gan": [0.00040174754394683987, ["Rethinking the Memory Hierarchy for Modern Languages", ["Po-An Tsai", "Yee Ling Gan", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00025", "micro", 2018]], "Mark C. Jeffrey": [0, ["Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism", ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Ryong Lee", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00026", "micro", 2018]], "Victor A. Ying": [0, ["Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism", ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Ryong Lee", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00026", "micro", 2018]], "Suvinay Subramanian": [0, ["Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism", ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Ryong Lee", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00026", "micro", 2018]], "Hyun Ryong Lee": [0.9994235038757324, ["Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism", ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Ryong Lee", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00026", "micro", 2018]], "Joel S. Emer": [0, ["Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism", ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Ryong Lee", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00026", "micro", 2018], ["DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors", ["Vladimir Kiriansky", "Ilia A. Lebedev", "Saman P. Amarasinghe", "Srinivas Devadas", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2018.00083", "micro", 2018]], "Sam Silvestro": [0, ["Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software", ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"], "https://doi.org/10.1109/MICRO.2018.00027", "micro", 2018]], "Hongyu Liu": [0, ["Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software", ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"], "https://doi.org/10.1109/MICRO.2018.00027", "micro", 2018]], "Tong Zhang": [0, ["Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software", ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"], "https://doi.org/10.1109/MICRO.2018.00027", "micro", 2018]], "Changhee Jung": [0.923154354095459, ["Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software", ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"], "https://doi.org/10.1109/MICRO.2018.00027", "micro", 2018], ["iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory", ["Qingrui Liu", "Joseph Izraelevitz", "Se Kwon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"], "https://doi.org/10.1109/MICRO.2018.00029", "micro", 2018]], "Dongyoon Lee": [0.999946266412735, ["Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software", ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"], "https://doi.org/10.1109/MICRO.2018.00027", "micro", 2018]], "Tongping Liu": [0, ["Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software", ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"], "https://doi.org/10.1109/MICRO.2018.00027", "micro", 2018]], "Steve Margerm": [0, ["TAPAS: Generating Parallel Accelerators from Parallel Programs", ["Steve Margerm", "Amirali Sharifian", "Apala Guha", "Arrvindh Shriraman", "Gilles Pokam"], "https://doi.org/10.1109/MICRO.2018.00028", "micro", 2018]], "Amirali Sharifian": [0, ["TAPAS: Generating Parallel Accelerators from Parallel Programs", ["Steve Margerm", "Amirali Sharifian", "Apala Guha", "Arrvindh Shriraman", "Gilles Pokam"], "https://doi.org/10.1109/MICRO.2018.00028", "micro", 2018]], "Apala Guha": [0, ["TAPAS: Generating Parallel Accelerators from Parallel Programs", ["Steve Margerm", "Amirali Sharifian", "Apala Guha", "Arrvindh Shriraman", "Gilles Pokam"], "https://doi.org/10.1109/MICRO.2018.00028", "micro", 2018]], "Arrvindh Shriraman": [0, ["TAPAS: Generating Parallel Accelerators from Parallel Programs", ["Steve Margerm", "Amirali Sharifian", "Apala Guha", "Arrvindh Shriraman", "Gilles Pokam"], "https://doi.org/10.1109/MICRO.2018.00028", "micro", 2018]], "Gilles Pokam": [0, ["TAPAS: Generating Parallel Accelerators from Parallel Programs", ["Steve Margerm", "Amirali Sharifian", "Apala Guha", "Arrvindh Shriraman", "Gilles Pokam"], "https://doi.org/10.1109/MICRO.2018.00028", "micro", 2018]], "Qingrui Liu": [0, ["iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory", ["Qingrui Liu", "Joseph Izraelevitz", "Se Kwon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"], "https://doi.org/10.1109/MICRO.2018.00029", "micro", 2018]], "Joseph Izraelevitz": [0, ["iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory", ["Qingrui Liu", "Joseph Izraelevitz", "Se Kwon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"], "https://doi.org/10.1109/MICRO.2018.00029", "micro", 2018]], "Se Kwon Lee": [0.9961293488740921, ["iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory", ["Qingrui Liu", "Joseph Izraelevitz", "Se Kwon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"], "https://doi.org/10.1109/MICRO.2018.00029", "micro", 2018]], "Michael L. Scott": [0, ["iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory", ["Qingrui Liu", "Joseph Izraelevitz", "Se Kwon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"], "https://doi.org/10.1109/MICRO.2018.00029", "micro", 2018]], "Sam H. Noh": [1, ["iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory", ["Qingrui Liu", "Joseph Izraelevitz", "Se Kwon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"], "https://doi.org/10.1109/MICRO.2018.00029", "micro", 2018]], "Srikant Bharadwaj": [0, ["Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects", ["Srikant Bharadwaj", "Guilherme Cox", "Tushar Krishna", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2018.00030", "micro", 2018]], "Guilherme Cox": [0, ["Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects", ["Srikant Bharadwaj", "Guilherme Cox", "Tushar Krishna", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2018.00030", "micro", 2018]], "Tushar Krishna": [0, ["Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects", ["Srikant Bharadwaj", "Guilherme Cox", "Tushar Krishna", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2018.00030", "micro", 2018], ["GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware", ["Ananda Samajdar", "Parth Mannan", "Kartikay Garg", "Tushar Krishna"], "https://doi.org/10.1109/MICRO.2018.00074", "micro", 2018]], "Abhishek Bhattacharjee": [0, ["Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects", ["Srikant Bharadwaj", "Guilherme Cox", "Tushar Krishna", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2018.00030", "micro", 2018]], "Ben Lin": [0, ["Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication", ["Ben Lin", "Michael B. Healy", "Rustam Miftakhutdinov", "Philip G. Emma", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2018.00031", "micro", 2018]], "Michael B. Healy": [0, ["Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication", ["Ben Lin", "Michael B. Healy", "Rustam Miftakhutdinov", "Philip G. Emma", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2018.00031", "micro", 2018], ["Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads", ["Seokin Hong", "Prashant Jayaprakash Nair", "Bulent Abali", "Alper Buyuktosunoglu", "Kyu-Hyoun Kim", "Michael B. Healy"], "https://doi.org/10.1109/MICRO.2018.00034", "micro", 2018]], "Rustam Miftakhutdinov": [0, ["Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication", ["Ben Lin", "Michael B. Healy", "Rustam Miftakhutdinov", "Philip G. Emma", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2018.00031", "micro", 2018]], "Philip G. Emma": [0, ["Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication", ["Ben Lin", "Michael B. Healy", "Rustam Miftakhutdinov", "Philip G. Emma", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2018.00031", "micro", 2018]], "Yale N. Patt": [0, ["Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication", ["Ben Lin", "Michael B. Healy", "Rustam Miftakhutdinov", "Philip G. Emma", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2018.00031", "micro", 2018]], "Yaohua Wang": [2.698503521969542e-06, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Arash Tavakkol": [0, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Lois Orosa": [0, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Saugata Ghose": [0, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Nika Mansouri-Ghiasi": [0, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Minesh Patel": [0, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Jeremie S. Kim": [2.1328432353584503e-08, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Hasan Hassan": [0, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Mohammad Sadrosadati": [0, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Onur Mutlu": [0, ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", "micro", 2018]], "Tri M. Nguyen": [0, ["CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores", ["Tri M. Nguyen", "Adi Fuchs", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2018.00033", "micro", 2018]], "Adi Fuchs": [0, ["CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores", ["Tri M. Nguyen", "Adi Fuchs", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2018.00033", "micro", 2018]], "David Wentzlaff": [0, ["CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores", ["Tri M. Nguyen", "Adi Fuchs", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2018.00033", "micro", 2018], ["PiCL: A Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory", ["Tri Nguyen", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2018.00048", "micro", 2018]], "Seokin Hong": [0.9977594614028931, ["Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads", ["Seokin Hong", "Prashant Jayaprakash Nair", "Bulent Abali", "Alper Buyuktosunoglu", "Kyu-Hyoun Kim", "Michael B. Healy"], "https://doi.org/10.1109/MICRO.2018.00034", "micro", 2018]], "Prashant Jayaprakash Nair": [0, ["Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads", ["Seokin Hong", "Prashant Jayaprakash Nair", "Bulent Abali", "Alper Buyuktosunoglu", "Kyu-Hyoun Kim", "Michael B. Healy"], "https://doi.org/10.1109/MICRO.2018.00034", "micro", 2018]], "Bulent Abali": [0, ["Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads", ["Seokin Hong", "Prashant Jayaprakash Nair", "Bulent Abali", "Alper Buyuktosunoglu", "Kyu-Hyoun Kim", "Michael B. Healy"], "https://doi.org/10.1109/MICRO.2018.00034", "micro", 2018]], "Alper Buyuktosunoglu": [0, ["Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads", ["Seokin Hong", "Prashant Jayaprakash Nair", "Bulent Abali", "Alper Buyuktosunoglu", "Kyu-Hyoun Kim", "Michael B. Healy"], "https://doi.org/10.1109/MICRO.2018.00034", "micro", 2018]], "Kyu-Hyoun Kim": [1.0, ["Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads", ["Seokin Hong", "Prashant Jayaprakash Nair", "Bulent Abali", "Alper Buyuktosunoglu", "Kyu-Hyoun Kim", "Michael B. Healy"], "https://doi.org/10.1109/MICRO.2018.00034", "micro", 2018]], "Vinson Young": [0, ["Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David W. Nellans", "Oreste Villa"], "https://doi.org/10.1109/MICRO.2018.00035", "micro", 2018]], "Aamer Jaleel": [0, ["Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David W. Nellans", "Oreste Villa"], "https://doi.org/10.1109/MICRO.2018.00035", "micro", 2018]], "Evgeny Bolotin": [0, ["Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David W. Nellans", "Oreste Villa"], "https://doi.org/10.1109/MICRO.2018.00035", "micro", 2018]], "Eiman Ebrahimi": [0, ["Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David W. Nellans", "Oreste Villa"], "https://doi.org/10.1109/MICRO.2018.00035", "micro", 2018]], "David W. Nellans": [0, ["Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David W. Nellans", "Oreste Villa"], "https://doi.org/10.1109/MICRO.2018.00035", "micro", 2018]], "Oreste Villa": [0, ["Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David W. Nellans", "Oreste Villa"], "https://doi.org/10.1109/MICRO.2018.00035", "micro", 2018]], "Seunghee Shin": [0.9917360246181488, ["Neighborhood-Aware Address Translation for Irregular GPU Applications", ["Seunghee Shin", "Michael LeBeane", "Yan Solihin", "Arkaprava Basu"], "https://doi.org/10.1109/MICRO.2018.00036", "micro", 2018]], "Michael LeBeane": [0, ["Neighborhood-Aware Address Translation for Irregular GPU Applications", ["Seunghee Shin", "Michael LeBeane", "Yan Solihin", "Arkaprava Basu"], "https://doi.org/10.1109/MICRO.2018.00036", "micro", 2018]], "Yan Solihin": [0, ["Neighborhood-Aware Address Translation for Irregular GPU Applications", ["Seunghee Shin", "Michael LeBeane", "Yan Solihin", "Arkaprava Basu"], "https://doi.org/10.1109/MICRO.2018.00036", "micro", 2018]], "Arkaprava Basu": [0, ["Neighborhood-Aware Address Translation for Irregular GPU Applications", ["Seunghee Shin", "Michael LeBeane", "Yan Solihin", "Arkaprava Basu"], "https://doi.org/10.1109/MICRO.2018.00036", "micro", 2018]], "Yunho Oh": [0.5, ["FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput", ["Yunho Oh", "Myung Kuk Yoon", "William J. Song", "Won Woo Ro"], "https://doi.org/10.1109/MICRO.2018.00037", "micro", 2018]], "Myung Kuk Yoon": [0.9992149174213409, ["FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput", ["Yunho Oh", "Myung Kuk Yoon", "William J. Song", "Won Woo Ro"], "https://doi.org/10.1109/MICRO.2018.00037", "micro", 2018]], "William J. Song": [1, ["FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput", ["Yunho Oh", "Myung Kuk Yoon", "William J. Song", "Won Woo Ro"], "https://doi.org/10.1109/MICRO.2018.00037", "micro", 2018]], "Won Woo Ro": [1, ["FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput", ["Yunho Oh", "Myung Kuk Yoon", "William J. Song", "Won Woo Ro"], "https://doi.org/10.1109/MICRO.2018.00037", "micro", 2018]], "Farzad Khorasani": [0, ["In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Nael B. Abu-Ghazaleh", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2018.00038", "micro", 2018]], "Hodjat Asghari Esfeden": [0, ["In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Nael B. Abu-Ghazaleh", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2018.00038", "micro", 2018]], "Nael B. Abu-Ghazaleh": [0, ["In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Nael B. Abu-Ghazaleh", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2018.00038", "micro", 2018]], "Vivek Sarkar": [0, ["In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Nael B. Abu-Ghazaleh", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2018.00038", "micro", 2018]], "An Zou": [0, ["Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1109/MICRO.2018.00039", "micro", 2018]], "Jingwen Leng": [0, ["Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1109/MICRO.2018.00039", "micro", 2018]], "Xin He": [0, ["Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1109/MICRO.2018.00039", "micro", 2018]], "Yazhou Zu": [0, ["Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1109/MICRO.2018.00039", "micro", 2018]], "Christopher D. Gill": [0, ["Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1109/MICRO.2018.00039", "micro", 2018]], "Vijay Janapa Reddi": [0, ["Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1109/MICRO.2018.00039", "micro", 2018], ["MAVBench: Micro Aerial Vehicle Benchmarking", ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2018.00077", "micro", 2018]], "Xuan Zhang": [0, ["Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1109/MICRO.2018.00039", "micro", 2018]], "Mao Ye": [0.013484392315149307, ["Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories", ["Mao Ye", "Clayton Hughes", "Amro Awad"], "https://doi.org/10.1109/MICRO.2018.00040", "micro", 2018]], "Clayton Hughes": [0, ["Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories", ["Mao Ye", "Clayton Hughes", "Amro Awad"], "https://doi.org/10.1109/MICRO.2018.00040", "micro", 2018]], "Amro Awad": [0, ["Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories", ["Mao Ye", "Clayton Hughes", "Amro Awad"], "https://doi.org/10.1109/MICRO.2018.00040", "micro", 2018]], "Gururaj Saileshwar": [0, ["Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Jose Joao", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2018.00041", "micro", 2018]], "Prashant J. Nair": [0, ["Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Jose Joao", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2018.00041", "micro", 2018]], "Prakash Ramrakhyani": [0, ["Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Jose Joao", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2018.00041", "micro", 2018]], "Wendy Elsasser": [0, ["Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Jose Joao", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2018.00041", "micro", 2018]], "Jose Joao": [0, ["Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Jose Joao", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2018.00041", "micro", 2018]], "Moinuddin K. Qureshi": [0, ["Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Jose Joao", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2018.00041", "micro", 2018], ["CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping", ["Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2018.00068", "micro", 2018]], "Mengjia Yan": [0, ["InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy", ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2018.00042", "micro", 2018]], "Jiho Choi": [0.6761335879564285, ["InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy", ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2018.00042", "micro", 2018]], "Dimitrios Skarlatos": [0, ["InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy", ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2018.00042", "micro", 2018]], "Adam Morrison": [0, ["InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy", ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2018.00042", "micro", 2018]], "Christopher W. Fletcher": [0, ["InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy", ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2018.00042", "micro", 2018], ["Morph: Flexible Acceleration for 3D CNN-Based Video Understanding", ["Kartik Hegde", "Rohit Agrawal", "Yulun Yao", "Christopher W. Fletcher"], "https://doi.org/10.1109/MICRO.2018.00080", "micro", 2018]], "Josep Torrellas": [0, ["InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy", ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2018.00042", "micro", 2018]], "Pengfei Zuo": [0, ["Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes", ["Pengfei Zuo", "Yu Hua", "Ming Zhao", "Wen Zhou", "Yuncheng Guo"], "https://doi.org/10.1109/MICRO.2018.00043", "micro", 2018]], "Yu Hua": [0, ["Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes", ["Pengfei Zuo", "Yu Hua", "Ming Zhao", "Wen Zhou", "Yuncheng Guo"], "https://doi.org/10.1109/MICRO.2018.00043", "micro", 2018]], "Ming Zhao": [0, ["Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes", ["Pengfei Zuo", "Yu Hua", "Ming Zhao", "Wen Zhou", "Yuncheng Guo"], "https://doi.org/10.1109/MICRO.2018.00043", "micro", 2018]], "Wen Zhou": [0, ["Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes", ["Pengfei Zuo", "Yu Hua", "Ming Zhao", "Wen Zhou", "Yuncheng Guo"], "https://doi.org/10.1109/MICRO.2018.00043", "micro", 2018]], "Yuncheng Guo": [0, ["Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes", ["Pengfei Zuo", "Yu Hua", "Ming Zhao", "Wen Zhou", "Yuncheng Guo"], "https://doi.org/10.1109/MICRO.2018.00043", "micro", 2018]], "Joonsung Kim": [0.9999148845672607, ["SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs", ["Joonsung Kim", "Pyeongsu Park", "Jaehyung Ahn", "Jihun Kim", "Jong Kim", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00044", "micro", 2018]], "Pyeongsu Park": [0.9628790766000748, ["SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs", ["Joonsung Kim", "Pyeongsu Park", "Jaehyung Ahn", "Jihun Kim", "Jong Kim", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00044", "micro", 2018]], "Jaehyung Ahn": [0.9996259212493896, ["SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs", ["Joonsung Kim", "Pyeongsu Park", "Jaehyung Ahn", "Jihun Kim", "Jong Kim", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00044", "micro", 2018]], "Jihun Kim": [0.8496005833148956, ["SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs", ["Joonsung Kim", "Pyeongsu Park", "Jaehyung Ahn", "Jihun Kim", "Jong Kim", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00044", "micro", 2018]], "Jong Kim": [1, ["SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs", ["Joonsung Kim", "Pyeongsu Park", "Jaehyung Ahn", "Jihun Kim", "Jong Kim", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00044", "micro", 2018]], "Jangwoo Kim": [1, ["SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs", ["Joonsung Kim", "Pyeongsu Park", "Jaehyung Ahn", "Jihun Kim", "Jong Kim", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00044", "micro", 2018], ["RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors", ["Hanhwi Jang", "Jae-Eon Jo", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00054", "micro", 2018]], "Donghyun Gouk": [0, ["Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources", ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "https://doi.org/10.1109/MICRO.2018.00045", "micro", 2018]], "Miryeong Kwon": [0.999713271856308, ["Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources", ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "https://doi.org/10.1109/MICRO.2018.00045", "micro", 2018]], "Jie Zhang": [0, ["Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources", ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "https://doi.org/10.1109/MICRO.2018.00045", "micro", 2018]], "Sungjoon Koh": [0.9976610243320465, ["Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources", ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "https://doi.org/10.1109/MICRO.2018.00045", "micro", 2018]], "Wonil Choi": [0.8482322096824646, ["Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources", ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "https://doi.org/10.1109/MICRO.2018.00045", "micro", 2018], ["Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories", ["Wonil Choi", "Myoungsoo Jung", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00046", "micro", 2018]], "Mahmut T. Kandemir": [0, ["Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources", ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "https://doi.org/10.1109/MICRO.2018.00045", "micro", 2018], ["Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories", ["Wonil Choi", "Myoungsoo Jung", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00046", "micro", 2018], ["CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System", ["Jagadish B. Kotra", "Haibo Zhang", "Alaa R. Alameldeen", "Chris Wilkerson", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00050", "micro", 2018], ["MDACache: Caching for Multi-Dimensional-Access Memories", ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/MICRO.2018.00073", "micro", 2018], ["CritICs Critiquing Criticality in Mobile Apps", ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2018.00075", "micro", 2018]], "Myoungsoo Jung": [0.9999299943447113, ["Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources", ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "https://doi.org/10.1109/MICRO.2018.00045", "micro", 2018], ["Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories", ["Wonil Choi", "Myoungsoo Jung", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00046", "micro", 2018]], "Xing Hu": [0, ["Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network", ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00047", "micro", 2018], ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", "micro", 2018]], "Matheus Ogleari": [0, ["Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network", ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00047", "micro", 2018]], "Jishen Zhao": [0, ["Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network", ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00047", "micro", 2018], ["Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach", ["Jiawen Liu", "Hengyu Zhao", "Matheus A. Ogleari", "Dong Li", "Jishen Zhao"], "https://doi.org/10.1109/MICRO.2018.00059", "micro", 2018]], "Shuangchen Li": [0, ["Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network", ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00047", "micro", 2018], ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", "micro", 2018]], "Abanti Basak": [0, ["Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network", ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00047", "micro", 2018]], "Yuan Xie": [0, ["Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network", ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00047", "micro", 2018], ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", "micro", 2018]], "Tri Nguyen": [0, ["PiCL: A Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory", ["Tri Nguyen", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2018.00048", "micro", 2018]], "Jungi Jeong": [0.9173717349767685, ["Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory", ["Jungi Jeong", "Chang Hyun Park", "Jaehyuk Huh", "Seung Ryoul Maeng"], "https://doi.org/10.1109/MICRO.2018.00049", "micro", 2018]], "Chang Hyun Park": [0.9979241043329239, ["Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory", ["Jungi Jeong", "Chang Hyun Park", "Jaehyuk Huh", "Seung Ryoul Maeng"], "https://doi.org/10.1109/MICRO.2018.00049", "micro", 2018]], "Jaehyuk Huh": [1, ["Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory", ["Jungi Jeong", "Chang Hyun Park", "Jaehyuk Huh", "Seung Ryoul Maeng"], "https://doi.org/10.1109/MICRO.2018.00049", "micro", 2018]], "Seung Ryoul Maeng": [1, ["Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory", ["Jungi Jeong", "Chang Hyun Park", "Jaehyuk Huh", "Seung Ryoul Maeng"], "https://doi.org/10.1109/MICRO.2018.00049", "micro", 2018]], "Jagadish B. Kotra": [0, ["CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System", ["Jagadish B. Kotra", "Haibo Zhang", "Alaa R. Alameldeen", "Chris Wilkerson", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00050", "micro", 2018], ["MDACache: Caching for Multi-Dimensional-Access Memories", ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/MICRO.2018.00073", "micro", 2018]], "Haibo Zhang": [0, ["CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System", ["Jagadish B. Kotra", "Haibo Zhang", "Alaa R. Alameldeen", "Chris Wilkerson", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00050", "micro", 2018], ["CritICs Critiquing Criticality in Mobile Apps", ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2018.00075", "micro", 2018]], "Alaa R. Alameldeen": [0, ["CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System", ["Jagadish B. Kotra", "Haibo Zhang", "Alaa R. Alameldeen", "Chris Wilkerson", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00050", "micro", 2018], ["Compresso: Pragmatic Main Memory Compression", ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"], "https://doi.org/10.1109/MICRO.2018.00051", "micro", 2018]], "Chris Wilkerson": [0, ["CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System", ["Jagadish B. Kotra", "Haibo Zhang", "Alaa R. Alameldeen", "Chris Wilkerson", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00050", "micro", 2018]], "Esha Choukse": [0, ["Compresso: Pragmatic Main Memory Compression", ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"], "https://doi.org/10.1109/MICRO.2018.00051", "micro", 2018]], "Mattan Erez": [0, ["Compresso: Pragmatic Main Memory Compression", ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"], "https://doi.org/10.1109/MICRO.2018.00051", "micro", 2018]], "Amna Shahab": [0, ["Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers", ["Amna Shahab", "Mingcan Zhu", "Artemiy Margaritov", "Boris Grot"], "https://doi.org/10.1109/MICRO.2018.00052", "micro", 2018]], "Mingcan Zhu": [0, ["Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers", ["Amna Shahab", "Mingcan Zhu", "Artemiy Margaritov", "Boris Grot"], "https://doi.org/10.1109/MICRO.2018.00052", "micro", 2018]], "Artemiy Margaritov": [0, ["Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers", ["Amna Shahab", "Mingcan Zhu", "Artemiy Margaritov", "Boris Grot"], "https://doi.org/10.1109/MICRO.2018.00052", "micro", 2018]], "Boris Grot": [0, ["Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers", ["Amna Shahab", "Mingcan Zhu", "Artemiy Margaritov", "Boris Grot"], "https://doi.org/10.1109/MICRO.2018.00052", "micro", 2018]], "Zacharias Hadjilambrou": [0, ["Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization", ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2018.00053", "micro", 2018]], "Shidhartha Das": [0, ["Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization", ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2018.00053", "micro", 2018], ["Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems", ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "https://doi.org/10.1109/MICRO.2018.00065", "micro", 2018]], "Marco A. Antoniades": [0, ["Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization", ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2018.00053", "micro", 2018]], "Yiannakis Sazeides": [0, ["Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization", ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2018.00053", "micro", 2018]], "Hanhwi Jang": [0.9954794496297836, ["RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors", ["Hanhwi Jang", "Jae-Eon Jo", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00054", "micro", 2018]], "Jae-Eon Jo": [0.9890488088130951, ["RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors", ["Hanhwi Jang", "Jae-Eon Jo", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00054", "micro", 2018]], "Jaewon Lee": [0.8390700072050095, ["RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors", ["Hanhwi Jang", "Jae-Eon Jo", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00054", "micro", 2018]], "Joshua San Miguel": [0, ["The EH Model: Early Design Space Exploration of Intermittent Processor Architectures", ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2018.00055", "micro", 2018]], "Karthik Ganesan": [0, ["The EH Model: Early Design Space Exploration of Intermittent Processor Architectures", ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2018.00055", "micro", 2018]], "Mario Badr": [0, ["The EH Model: Early Design Space Exploration of Intermittent Processor Architectures", ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2018.00055", "micro", 2018]], "Chunqiu Xia": [0, ["The EH Model: Early Design Space Exploration of Intermittent Processor Architectures", ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2018.00055", "micro", 2018]], "Rose Li": [0, ["The EH Model: Early Design Space Exploration of Intermittent Processor Architectures", ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2018.00055", "micro", 2018]], "Hsuan Hsiao": [0, ["The EH Model: Early Design Space Exploration of Intermittent Processor Architectures", ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2018.00055", "micro", 2018]], "Natalie D. Enright Jerger": [0, ["The EH Model: Early Design Space Exploration of Intermittent Processor Architectures", ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2018.00055", "micro", 2018]], "Yirong Lv": [0, ["CounterMiner: Mining Big Performance Data from Hardware Counters", ["Yirong Lv", "Bin Sun", "Qingyi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00056", "micro", 2018]], "Bin Sun": [0.012661627493798733, ["CounterMiner: Mining Big Performance Data from Hardware Counters", ["Yirong Lv", "Bin Sun", "Qingyi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00056", "micro", 2018]], "Qingyi Luo": [0, ["CounterMiner: Mining Big Performance Data from Hardware Counters", ["Yirong Lv", "Bin Sun", "Qingyi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00056", "micro", 2018]], "Zhibin Yu": [2.887727714551147e-05, ["CounterMiner: Mining Big Performance Data from Hardware Counters", ["Yirong Lv", "Bin Sun", "Qingyi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00056", "micro", 2018]], "Shenghsun Cho": [6.18816920905374e-06, ["Taming the Killer Microsecond", ["Shenghsun Cho", "Amoghavarsha Suresh", "Tapti Palit", "Michael Ferdman", "Nima Honarmand"], "https://doi.org/10.1109/MICRO.2018.00057", "micro", 2018]], "Amoghavarsha Suresh": [0, ["Taming the Killer Microsecond", ["Shenghsun Cho", "Amoghavarsha Suresh", "Tapti Palit", "Michael Ferdman", "Nima Honarmand"], "https://doi.org/10.1109/MICRO.2018.00057", "micro", 2018]], "Tapti Palit": [0, ["Taming the Killer Microsecond", ["Shenghsun Cho", "Amoghavarsha Suresh", "Tapti Palit", "Michael Ferdman", "Nima Honarmand"], "https://doi.org/10.1109/MICRO.2018.00057", "micro", 2018]], "Michael Ferdman": [0, ["Taming the Killer Microsecond", ["Shenghsun Cho", "Amoghavarsha Suresh", "Tapti Palit", "Michael Ferdman", "Nima Honarmand"], "https://doi.org/10.1109/MICRO.2018.00057", "micro", 2018]], "Nima Honarmand": [0, ["Taming the Killer Microsecond", ["Shenghsun Cho", "Amoghavarsha Suresh", "Tapti Palit", "Michael Ferdman", "Nima Honarmand"], "https://doi.org/10.1109/MICRO.2018.00057", "micro", 2018]], "Changping Chen": [0, ["Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies", ["Po-An Tsai", "Changping Chen", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00058", "micro", 2018]], "Jiawen Liu": [0, ["Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach", ["Jiawen Liu", "Hengyu Zhao", "Matheus A. Ogleari", "Dong Li", "Jishen Zhao"], "https://doi.org/10.1109/MICRO.2018.00059", "micro", 2018]], "Hengyu Zhao": [0, ["Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach", ["Jiawen Liu", "Hengyu Zhao", "Matheus A. Ogleari", "Dong Li", "Jishen Zhao"], "https://doi.org/10.1109/MICRO.2018.00059", "micro", 2018]], "Matheus A. Ogleari": [0, ["Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach", ["Jiawen Liu", "Hengyu Zhao", "Matheus A. Ogleari", "Dong Li", "Jishen Zhao"], "https://doi.org/10.1109/MICRO.2018.00059", "micro", 2018]], "Dong Li": [0, ["Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach", ["Jiawen Liu", "Hengyu Zhao", "Matheus A. Ogleari", "Dong Li", "Jishen Zhao"], "https://doi.org/10.1109/MICRO.2018.00059", "micro", 2018]], "Haiyu Mao": [0, ["LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture", ["Haiyu Mao", "Mingcong Song", "Tao Li", "Yuting Dai", "Jiwu Shu"], "https://doi.org/10.1109/MICRO.2018.00060", "micro", 2018]], "Mingcong Song": [9.97455686047033e-06, ["LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture", ["Haiyu Mao", "Mingcong Song", "Tao Li", "Yuting Dai", "Jiwu Shu"], "https://doi.org/10.1109/MICRO.2018.00060", "micro", 2018]], "Tao Li": [0, ["LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture", ["Haiyu Mao", "Mingcong Song", "Tao Li", "Yuting Dai", "Jiwu Shu"], "https://doi.org/10.1109/MICRO.2018.00060", "micro", 2018]], "Yuting Dai": [0, ["LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture", ["Haiyu Mao", "Mingcong Song", "Tao Li", "Yuting Dai", "Jiwu Shu"], "https://doi.org/10.1109/MICRO.2018.00060", "micro", 2018]], "Jiwu Shu": [0, ["LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture", ["Haiyu Mao", "Mingcong Song", "Tao Li", "Yuting Dai", "Jiwu Shu"], "https://doi.org/10.1109/MICRO.2018.00060", "micro", 2018]], "Byungchul Hong": [0.9989297986030579, ["Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture", ["Byungchul Hong", "Yeonju Ro", "John Kim"], "https://doi.org/10.1109/MICRO.2018.00061", "micro", 2018]], "Yeonju Ro": [0.9996524751186371, ["Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture", ["Byungchul Hong", "Yeonju Ro", "John Kim"], "https://doi.org/10.1109/MICRO.2018.00061", "micro", 2018]], "John Kim": [1, ["Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture", ["Byungchul Hong", "Yeonju Ro", "John Kim"], "https://doi.org/10.1109/MICRO.2018.00061", "micro", 2018]], "Alvin Oliver Glova": [0, ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", "micro", 2018]], "Peng Gu": [1.7968621705222176e-05, ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", "micro", 2018]], "Dimin Niu": [0, ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", "micro", 2018]], "Krishna T. Malladi": [0, ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", "micro", 2018]], "Hongzhong Zheng": [0, ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", "micro", 2018]], "Bob Brennan": [0, ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", "micro", 2018]], "Da Zhang": [0, ["Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs", ["Da Zhang", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/MICRO.2018.00063", "micro", 2018]], "Vilas Sridharan": [0, ["Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs", ["Da Zhang", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/MICRO.2018.00063", "micro", 2018]], "Xun Jian": [0, ["Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs", ["Da Zhang", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/MICRO.2018.00063", "micro", 2018]], "Behzad Salami": [0, ["Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories", ["Behzad Salami", "Osman S. Unsal", "Adrian Cristal Kestelman"], "https://doi.org/10.1109/MICRO.2018.00064", "micro", 2018]], "Osman S. Unsal": [0, ["Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories", ["Behzad Salami", "Osman S. Unsal", "Adrian Cristal Kestelman"], "https://doi.org/10.1109/MICRO.2018.00064", "micro", 2018]], "Adrian Cristal Kestelman": [0, ["Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories", ["Behzad Salami", "Osman S. Unsal", "Adrian Cristal Kestelman"], "https://doi.org/10.1109/MICRO.2018.00064", "micro", 2018]], "Emre Ozer": [0, ["Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems", ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "https://doi.org/10.1109/MICRO.2018.00065", "micro", 2018]], "Balaji Venu": [0, ["Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems", ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "https://doi.org/10.1109/MICRO.2018.00065", "micro", 2018]], "Xabier Iturbe": [0, ["Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems", ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "https://doi.org/10.1109/MICRO.2018.00065", "micro", 2018]], "Spyros Lyberis": [0, ["Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems", ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "https://doi.org/10.1109/MICRO.2018.00065", "micro", 2018]], "John Biggs": [0, ["Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems", ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "https://doi.org/10.1109/MICRO.2018.00065", "micro", 2018]], "Peter Harrod": [0, ["Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems", ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "https://doi.org/10.1109/MICRO.2018.00065", "micro", 2018]], "John Penton": [0, ["Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems", ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "https://doi.org/10.1109/MICRO.2018.00065", "micro", 2018]], "Bin Nie": [0, ["Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications", ["Bin Nie", "Lishan Yang", "Adwait Jog", "Evgenia Smirni"], "https://doi.org/10.1109/MICRO.2018.00066", "micro", 2018]], "Lishan Yang": [3.3485613215589183e-07, ["Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications", ["Bin Nie", "Lishan Yang", "Adwait Jog", "Evgenia Smirni"], "https://doi.org/10.1109/MICRO.2018.00066", "micro", 2018]], "Adwait Jog": [0, ["Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications", ["Bin Nie", "Lishan Yang", "Adwait Jog", "Evgenia Smirni"], "https://doi.org/10.1109/MICRO.2018.00066", "micro", 2018], ["Architectural Support for Efficient Large-Scale Automata Processing", ["Hongyuan Liu", "Mohamed Ibrahim", "Onur Kayiran", "Sreepathi Pai", "Adwait Jog"], "https://doi.org/10.1109/MICRO.2018.00078", "micro", 2018]], "Evgenia Smirni": [0, ["Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications", ["Bin Nie", "Lishan Yang", "Adwait Jog", "Evgenia Smirni"], "https://doi.org/10.1109/MICRO.2018.00066", "micro", 2018]], "Michael B. Sullivan": [0, ["SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection", ["Michael B. Sullivan", "Siva Kumar Sastry Hari", "Brian Zimmer", "Timothy Tsai", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2018.00067", "micro", 2018]], "Siva Kumar Sastry Hari": [0, ["SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection", ["Michael B. Sullivan", "Siva Kumar Sastry Hari", "Brian Zimmer", "Timothy Tsai", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2018.00067", "micro", 2018]], "Brian Zimmer": [0, ["SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection", ["Michael B. Sullivan", "Siva Kumar Sastry Hari", "Brian Zimmer", "Timothy Tsai", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2018.00067", "micro", 2018]], "Timothy Tsai": [0, ["SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection", ["Michael B. Sullivan", "Siva Kumar Sastry Hari", "Brian Zimmer", "Timothy Tsai", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2018.00067", "micro", 2018]], "Stephen W. Keckler": [0, ["SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection", ["Michael B. Sullivan", "Siva Kumar Sastry Hari", "Brian Zimmer", "Timothy Tsai", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2018.00067", "micro", 2018]], "Yatin A. Manerkar": [0, ["PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications", ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Aarti Gupta"], "https://doi.org/10.1109/MICRO.2018.00069", "micro", 2018]], "Daniel Lustig": [0, ["PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications", ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Aarti Gupta"], "https://doi.org/10.1109/MICRO.2018.00069", "micro", 2018], ["CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests", ["Caroline Trippel", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2018.00081", "micro", 2018]], "Margaret Martonosi": [0, ["PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications", ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Aarti Gupta"], "https://doi.org/10.1109/MICRO.2018.00069", "micro", 2018], ["Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures", ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2018.00072", "micro", 2018], ["CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests", ["Caroline Trippel", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2018.00081", "micro", 2018]], "Aarti Gupta": [0, ["PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications", ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Aarti Gupta"], "https://doi.org/10.1109/MICRO.2018.00069", "micro", 2018]], "Seungwon Min": [0.9942077696323395, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Hadi Asgharimoghaddam": [0, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Ashutosh Dhar": [0, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Dong Kai Wang": [7.887532814387921e-11, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Thomas Roewer": [0, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Adam J. McPadden": [0, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Oliver OHalloran": [0, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Deming Chen": [0, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Jinjun Xiong": [0, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Daehoon Kim": [0.9937753528356552, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Wen-Mei W. Hwu": [0, ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", "micro", 2018]], "Rui Zhang": [0, ["End-to-End Automated Exploit Generation for Validating the Security of Processor Designs", ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"], "https://doi.org/10.1109/MICRO.2018.00071", "micro", 2018]], "Calvin Deutschbein": [0, ["End-to-End Automated Exploit Generation for Validating the Security of Processor Designs", ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"], "https://doi.org/10.1109/MICRO.2018.00071", "micro", 2018]], "Peng Huang": [0, ["End-to-End Automated Exploit Generation for Validating the Security of Processor Designs", ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"], "https://doi.org/10.1109/MICRO.2018.00071", "micro", 2018]], "Cynthia Sturton": [0, ["End-to-End Automated Exploit Generation for Validating the Security of Processor Designs", ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"], "https://doi.org/10.1109/MICRO.2018.00071", "micro", 2018]], "Yongshan Ding": [0, ["Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures", ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2018.00072", "micro", 2018]], "Adam Holmes": [0, ["Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures", ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2018.00072", "micro", 2018]], "Ali Javadi-Abhari": [0, ["Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures", ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2018.00072", "micro", 2018]], "Diana Franklin": [0, ["Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures", ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2018.00072", "micro", 2018]], "Frederic T. Chong": [2.510137617018829e-15, ["Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures", ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2018.00072", "micro", 2018]], "Sumitha George": [0, ["MDACache: Caching for Multi-Dimensional-Access Memories", ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/MICRO.2018.00073", "micro", 2018]], "Minli Julie Liao": [0, ["MDACache: Caching for Multi-Dimensional-Access Memories", ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/MICRO.2018.00073", "micro", 2018]], "Huaipan Jiang": [0, ["MDACache: Caching for Multi-Dimensional-Access Memories", ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/MICRO.2018.00073", "micro", 2018]], "Jack Sampson": [0, ["MDACache: Caching for Multi-Dimensional-Access Memories", ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/MICRO.2018.00073", "micro", 2018]], "Vijaykrishnan Narayanan": [0, ["MDACache: Caching for Multi-Dimensional-Access Memories", ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/MICRO.2018.00073", "micro", 2018]], "Ananda Samajdar": [0, ["GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware", ["Ananda Samajdar", "Parth Mannan", "Kartikay Garg", "Tushar Krishna"], "https://doi.org/10.1109/MICRO.2018.00074", "micro", 2018]], "Parth Mannan": [0, ["GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware", ["Ananda Samajdar", "Parth Mannan", "Kartikay Garg", "Tushar Krishna"], "https://doi.org/10.1109/MICRO.2018.00074", "micro", 2018]], "Kartikay Garg": [0, ["GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware", ["Ananda Samajdar", "Parth Mannan", "Kartikay Garg", "Tushar Krishna"], "https://doi.org/10.1109/MICRO.2018.00074", "micro", 2018]], "Prasanna Venkatesh Rengasamy": [0, ["CritICs Critiquing Criticality in Mobile Apps", ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2018.00075", "micro", 2018]], "Shulin Zhao": [0, ["CritICs Critiquing Criticality in Mobile Apps", ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2018.00075", "micro", 2018]], "Nachiappan Chidambaram Nachiappan": [0, ["CritICs Critiquing Criticality in Mobile Apps", ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2018.00075", "micro", 2018]], "Anand Sivasubramaniam": [0, ["CritICs Critiquing Criticality in Mobile Apps", ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2018.00075", "micro", 2018]], "Chita R. Das": [0, ["CritICs Critiquing Criticality in Mobile Apps", ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2018.00075", "micro", 2018]], "Moumita Dey": [0, ["EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices", ["Moumita Dey", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2018.00076", "micro", 2018]], "Alireza Nazari": [0, ["EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices", ["Moumita Dey", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2018.00076", "micro", 2018]], "Alenka G. Zajic": [0, ["EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices", ["Moumita Dey", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2018.00076", "micro", 2018]], "Milos Prvulovic": [0, ["EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices", ["Moumita Dey", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2018.00076", "micro", 2018]], "Behzad Boroujerdian": [0, ["MAVBench: Micro Aerial Vehicle Benchmarking", ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2018.00077", "micro", 2018]], "Hasan Genc": [0, ["MAVBench: Micro Aerial Vehicle Benchmarking", ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2018.00077", "micro", 2018]], "Srivatsan Krishnan": [0, ["MAVBench: Micro Aerial Vehicle Benchmarking", ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2018.00077", "micro", 2018]], "Wenzhi Cui": [0, ["MAVBench: Micro Aerial Vehicle Benchmarking", ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2018.00077", "micro", 2018]], "Aleksandra Faust": [0, ["MAVBench: Micro Aerial Vehicle Benchmarking", ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2018.00077", "micro", 2018]], "Hongyuan Liu": [0, ["Architectural Support for Efficient Large-Scale Automata Processing", ["Hongyuan Liu", "Mohamed Ibrahim", "Onur Kayiran", "Sreepathi Pai", "Adwait Jog"], "https://doi.org/10.1109/MICRO.2018.00078", "micro", 2018]], "Mohamed Ibrahim": [0, ["Architectural Support for Efficient Large-Scale Automata Processing", ["Hongyuan Liu", "Mohamed Ibrahim", "Onur Kayiran", "Sreepathi Pai", "Adwait Jog"], "https://doi.org/10.1109/MICRO.2018.00078", "micro", 2018]], "Onur Kayiran": [0, ["Architectural Support for Efficient Large-Scale Automata Processing", ["Hongyuan Liu", "Mohamed Ibrahim", "Onur Kayiran", "Sreepathi Pai", "Adwait Jog"], "https://doi.org/10.1109/MICRO.2018.00078", "micro", 2018]], "Sreepathi Pai": [2.949569998543565e-15, ["Architectural Support for Efficient Large-Scale Automata Processing", ["Hongyuan Liu", "Mohamed Ibrahim", "Onur Kayiran", "Sreepathi Pai", "Adwait Jog"], "https://doi.org/10.1109/MICRO.2018.00078", "micro", 2018]], "Kevin Angstadt": [0, ["ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata", ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "https://doi.org/10.1109/MICRO.2018.00079", "micro", 2018]], "Arun Subramaniyan": [0, ["ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata", ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "https://doi.org/10.1109/MICRO.2018.00079", "micro", 2018]], "Elaheh Sadredini": [0, ["ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata", ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "https://doi.org/10.1109/MICRO.2018.00079", "micro", 2018]], "Reza Rahimi": [0, ["ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata", ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "https://doi.org/10.1109/MICRO.2018.00079", "micro", 2018]], "Kevin Skadron": [0, ["ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata", ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "https://doi.org/10.1109/MICRO.2018.00079", "micro", 2018]], "Westley Weimer": [0, ["ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata", ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "https://doi.org/10.1109/MICRO.2018.00079", "micro", 2018]], "Reetuparna Das": [0, ["ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata", ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "https://doi.org/10.1109/MICRO.2018.00079", "micro", 2018]], "Kartik Hegde": [0, ["Morph: Flexible Acceleration for 3D CNN-Based Video Understanding", ["Kartik Hegde", "Rohit Agrawal", "Yulun Yao", "Christopher W. Fletcher"], "https://doi.org/10.1109/MICRO.2018.00080", "micro", 2018]], "Rohit Agrawal": [0, ["Morph: Flexible Acceleration for 3D CNN-Based Video Understanding", ["Kartik Hegde", "Rohit Agrawal", "Yulun Yao", "Christopher W. Fletcher"], "https://doi.org/10.1109/MICRO.2018.00080", "micro", 2018]], "Yulun Yao": [0, ["Morph: Flexible Acceleration for 3D CNN-Based Video Understanding", ["Kartik Hegde", "Rohit Agrawal", "Yulun Yao", "Christopher W. Fletcher"], "https://doi.org/10.1109/MICRO.2018.00080", "micro", 2018]], "Caroline Trippel": [0, ["CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests", ["Caroline Trippel", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2018.00081", "micro", 2018]], "Xian Zhang": [0, ["Shadow Block: Accelerating ORAM Accesses with Data Duplication", ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "https://doi.org/10.1109/MICRO.2018.00082", "micro", 2018]], "Guangyu Sun": [0.00010970059156534262, ["Shadow Block: Accelerating ORAM Accesses with Data Duplication", ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "https://doi.org/10.1109/MICRO.2018.00082", "micro", 2018]], "Peichen Xie": [0, ["Shadow Block: Accelerating ORAM Accesses with Data Duplication", ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "https://doi.org/10.1109/MICRO.2018.00082", "micro", 2018]], "Chao Zhang": [0, ["Shadow Block: Accelerating ORAM Accesses with Data Duplication", ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "https://doi.org/10.1109/MICRO.2018.00082", "micro", 2018]], "Yannan Liu": [0, ["Shadow Block: Accelerating ORAM Accesses with Data Duplication", ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "https://doi.org/10.1109/MICRO.2018.00082", "micro", 2018]], "Lingxiao Wei": [0, ["Shadow Block: Accelerating ORAM Accesses with Data Duplication", ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "https://doi.org/10.1109/MICRO.2018.00082", "micro", 2018]], "Qiang Xu": [0, ["Shadow Block: Accelerating ORAM Accesses with Data Duplication", ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "https://doi.org/10.1109/MICRO.2018.00082", "micro", 2018]], "Chun Jason Xue": [0, ["Shadow Block: Accelerating ORAM Accesses with Data Duplication", ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "https://doi.org/10.1109/MICRO.2018.00082", "micro", 2018]], "Vladimir Kiriansky": [0, ["DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors", ["Vladimir Kiriansky", "Ilia A. Lebedev", "Saman P. Amarasinghe", "Srinivas Devadas", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2018.00083", "micro", 2018]], "Ilia A. Lebedev": [0, ["DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors", ["Vladimir Kiriansky", "Ilia A. Lebedev", "Saman P. Amarasinghe", "Srinivas Devadas", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2018.00083", "micro", 2018]], "Saman P. Amarasinghe": [0, ["DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors", ["Vladimir Kiriansky", "Ilia A. Lebedev", "Saman P. Amarasinghe", "Srinivas Devadas", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2018.00083", "micro", 2018]], "Srinivas Devadas": [0, ["DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors", ["Vladimir Kiriansky", "Ilia A. Lebedev", "Saman P. Amarasinghe", "Srinivas Devadas", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2018.00083", "micro", 2018]]}