$date
	Sun Aug 02 14:15:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla3SOP $end
$var wire 1 ! out $end
$var wire 1 " wAn $end
$var wire 1 # wBn $end
$var wire 1 $ wCn $end
$var wire 1 % wDn $end
$var wire 1 & wa1 $end
$var wire 1 ' wa2 $end
$var wire 1 ( wa3 $end
$var wire 1 ) wa4 $end
$var wire 1 * wa5 $end
$var wire 1 + wa6 $end
$var wire 1 , wa7 $end
$var reg 1 - A $end
$var reg 1 . B $end
$var reg 1 / C $end
$var reg 1 0 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
1&
1%
1$
1#
1"
1!
$end
#1
0&
1'
0%
10
#2
1(
0$
0'
1%
1/
00
#3
0(
1)
0%
10
#4
0!
0#
1$
0)
1%
1.
0/
00
#5
0%
10
#6
0$
1%
1/
00
#7
0%
10
#8
1!
1*
0"
1#
1$
1%
1-
0.
0/
00
#9
0!
0*
0%
10
#10
1!
1+
0$
1%
1/
00
#11
0!
0+
0%
10
#12
0#
1$
1%
1.
0/
00
#13
0%
10
#14
1!
1,
0$
1%
1/
00
#15
0!
0,
0%
10
#16
