<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Xenomai: kernel/drivers/net/drivers/experimental/e1000/e1000_defines.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Xenomai"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Xenomai
   &#160;<span id="projectnumber">3.0.5</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,true,'search.php','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('experimental_2e1000_2e1000__defines_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">e1000_defines.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">  Intel PRO/1000 Linux driver</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">  Copyright(c) 1999 - 2008 Intel Corporation.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  This program is free software; you can redistribute it and/or modify it</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">  under the terms and conditions of the GNU General Public License,</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  version 2, as published by the Free Software Foundation.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  more details.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  You should have received a copy of the GNU General Public License along with</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">  The full GNU General Public License is included in this distribution in</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  the file called &quot;COPYING&quot;.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">  Contact Information:</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  Linux NICS &lt;linux.nics@intel.com&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*******************************************************************************/</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#ifndef _E1000_DEFINES_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define _E1000_DEFINES_H_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define REQ_TX_DESCRIPTOR_MULTIPLE  8</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define REQ_RX_DESCRIPTOR_MULTIPLE  8</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Definitions for power management and wakeup registers */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* Wake Up Control */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define E1000_WUC_APME       0x00000001 </span><span class="comment">/* APM Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define E1000_WUC_PME_EN     0x00000002 </span><span class="comment">/* PME Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define E1000_WUC_PME_STATUS 0x00000004 </span><span class="comment">/* PME Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define E1000_WUC_APMPME     0x00000008 </span><span class="comment">/* Assert PME on APM Wakeup */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define E1000_WUC_LSCWE      0x00000010 </span><span class="comment">/* Link Status wake up enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define E1000_WUC_LSCWO      0x00000020 </span><span class="comment">/* Link Status wake up override */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define E1000_WUC_SPM        0x80000000 </span><span class="comment">/* Enable SPM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define E1000_WUC_PHY_WAKE   0x00000100 </span><span class="comment">/* if PHY supports wakeup */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Wake Up Filter Control */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define E1000_WUFC_LNKC 0x00000001 </span><span class="comment">/* Link Status Change Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define E1000_WUFC_MAG  0x00000002 </span><span class="comment">/* Magic Packet Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define E1000_WUFC_EX   0x00000004 </span><span class="comment">/* Directed Exact Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define E1000_WUFC_MC   0x00000008 </span><span class="comment">/* Directed Multicast Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define E1000_WUFC_BC   0x00000010 </span><span class="comment">/* Broadcast Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define E1000_WUFC_ARP  0x00000020 </span><span class="comment">/* ARP Request Packet Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define E1000_WUFC_IPV4 0x00000040 </span><span class="comment">/* Directed IPv4 Packet Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define E1000_WUFC_IPV6 0x00000080 </span><span class="comment">/* Directed IPv6 Packet Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define E1000_WUFC_IGNORE_TCO   0x00008000 </span><span class="comment">/* Ignore WakeOn TCO packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX0 0x00010000 </span><span class="comment">/* Flexible Filter 0 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX1 0x00020000 </span><span class="comment">/* Flexible Filter 1 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX2 0x00040000 </span><span class="comment">/* Flexible Filter 2 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX3 0x00080000 </span><span class="comment">/* Flexible Filter 3 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define E1000_WUFC_ALL_FILTERS  0x000F00FF </span><span class="comment">/* Mask for all wakeup filters */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX_OFFSET   16 </span><span class="comment">/* Offset to the Flexible Filters bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX_FILTERS  0x000F0000 </span><span class="comment">/* Mask for the 4 flexible filters */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Wake Up Status */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define E1000_WUS_LNKC         E1000_WUFC_LNKC</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define E1000_WUS_MAG          E1000_WUFC_MAG</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define E1000_WUS_EX           E1000_WUFC_EX</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define E1000_WUS_MC           E1000_WUFC_MC</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define E1000_WUS_BC           E1000_WUFC_BC</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define E1000_WUS_ARP          E1000_WUFC_ARP</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define E1000_WUS_IPV4         E1000_WUFC_IPV4</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define E1000_WUS_IPV6         E1000_WUFC_IPV6</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX0         E1000_WUFC_FLX0</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX1         E1000_WUFC_FLX1</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX2         E1000_WUFC_FLX2</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX3         E1000_WUFC_FLX3</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX_FILTERS  E1000_WUFC_FLX_FILTERS</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Wake Up Packet Length */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define E1000_WUPL_LENGTH_MASK 0x0FFF   </span><span class="comment">/* Only the lower 12 bits are valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* Four Flexible Filters are supported */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define E1000_FLEXIBLE_FILTER_COUNT_MAX 4</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Each Flexible Filter is at most 128 (0x80) bytes in length */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define E1000_FLEXIBLE_FILTER_SIZE_MAX  128</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define E1000_FFLT_SIZE E1000_FLEXIBLE_FILTER_COUNT_MAX</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define E1000_FFMT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define E1000_FFVT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Extended Device Control */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GPI0_EN   0x00000001 </span><span class="comment">/* Maps SDP4 to GPI0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GPI1_EN   0x00000002 </span><span class="comment">/* Maps SDP5 to GPI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_PHYINT_EN E1000_CTRL_EXT_GPI1_EN</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GPI2_EN   0x00000004 </span><span class="comment">/* Maps SDP6 to GPI2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GPI3_EN   0x00000008 </span><span class="comment">/* Maps SDP7 to GPI3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* Reserved (bits 4,5) in &gt;= 82575 */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP4_DATA 0x00000010 </span><span class="comment">/* Value of SW Defineable Pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP5_DATA 0x00000020 </span><span class="comment">/* Value of SW Defineable Pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_PHY_INT   E1000_CTRL_EXT_SDP5_DATA</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP6_DATA 0x00000040 </span><span class="comment">/* Value of SW Defineable Pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP7_DATA 0x00000080 </span><span class="comment">/* Value of SW Defineable Pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* SDP 4/5 (bits 8,9) are reserved in &gt;= 82575 */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP4_DIR  0x00000100 </span><span class="comment">/* Direction of SDP4 0=in 1=out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP5_DIR  0x00000200 </span><span class="comment">/* Direction of SDP5 0=in 1=out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP6_DIR  0x00000400 </span><span class="comment">/* Direction of SDP6 0=in 1=out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP7_DIR  0x00000800 </span><span class="comment">/* Direction of SDP7 0=in 1=out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_ASDCHK    0x00001000 </span><span class="comment">/* Initiate an ASD sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_EE_RST    0x00002000 </span><span class="comment">/* Reinitialize from EEPROM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_IPS       0x00004000 </span><span class="comment">/* Invert Power State */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SPD_BYPS  0x00008000 </span><span class="comment">/* Speed Select Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_RO_DIS    0x00020000 </span><span class="comment">/* Relaxed Ordering disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_GMII 0x00000000</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_TBI  0x00C00000</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_KMRN    0x00000000</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES  0x00C00000</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_PCIX_SERDES  0x00800000</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_SGMII   0x00800000</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_EIAME          0x01000000</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_IRCA           0x00000001</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_MASK  0x03000000</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_256   0x00000000</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_320   0x01000000</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_384   0x02000000</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_448   0x03000000</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_CANC           0x04000000 </span><span class="comment">/* Interrupt delay cancellation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_DRV_LOAD       0x10000000 </span><span class="comment">/* Driver loaded bit for FW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* IAME enable bit (27) was removed in &gt;= 82575 */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_IAME           0x08000000 </span><span class="comment">/* Interrupt acknowledge Auto-mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_INT_TIMER_CLR  0x20000000 </span><span class="comment">/* Clear Interrupt timers after IMS clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define E1000_CRTL_EXT_PB_PAREN       0x01000000 </span><span class="comment">/* packet buffer parity error detection enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_DF_PAREN       0x02000000 </span><span class="comment">/* descriptor FIFO parity error detection enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GHOST_PAREN    0x40000000</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_PBA_CLR        0x80000000 </span><span class="comment">/* PBA Clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_REG_ADDR_SHIFT   16</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_REG_ADDR         0x00FF0000</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_PHY_ADDR_SHIFT   24</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_PHY_ADDR         0x07000000</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_OPCODE_READ      0x08000000</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_OPCODE_WRITE     0x00000000</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_RESET            0x10000000</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_READY            0x20000000</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_INTERRUPT_ENA    0x40000000</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_ERROR            0x80000000</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define E1000_MAX_SGMII_PHY_REG_ADDR  255</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define E1000_I2CCMD_PHY_TIMEOUT      200</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Receive Decriptor bit definitions */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_DD       0x01    </span><span class="comment">/* Descriptor Done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_EOP      0x02    </span><span class="comment">/* End of Packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_IXSM     0x04    </span><span class="comment">/* Ignore checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_VP       0x08    </span><span class="comment">/* IEEE VLAN Packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_UDPCS    0x10    </span><span class="comment">/* UDP xsum caculated */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_TCPCS    0x20    </span><span class="comment">/* TCP xsum calculated */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_IPCS     0x40    </span><span class="comment">/* IP xsum calculated */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_PIF      0x80    </span><span class="comment">/* passed in-exact filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_CRCV     0x100   </span><span class="comment">/* Speculative CRC Valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_IPIDV    0x200   </span><span class="comment">/* IP identification valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_UDPV     0x400   </span><span class="comment">/* Valid UDP checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_DYNINT   0x800   </span><span class="comment">/* Pkt caused INT via DYNINT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_ACK      0x8000  </span><span class="comment">/* ACK Packet indication */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_CE        0x01    </span><span class="comment">/* CRC Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_SE        0x02    </span><span class="comment">/* Symbol Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_SEQ       0x04    </span><span class="comment">/* Sequence Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_CXE       0x10    </span><span class="comment">/* Carrier Extension Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_TCPE      0x20    </span><span class="comment">/* TCP/UDP Checksum Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_IPE       0x40    </span><span class="comment">/* IP Checksum Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_RXE       0x80    </span><span class="comment">/* Rx Data Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_VLAN_MASK 0x0FFF  </span><span class="comment">/* VLAN ID is in lower 12 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_PRI_MASK  0xE000  </span><span class="comment">/* Priority is in upper 3 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_PRI_SHIFT 13</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_CFI_MASK  0x1000  </span><span class="comment">/* CFI is bit 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_CFI_SHIFT 12</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_CE    0x01000000</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_SE    0x02000000</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_SEQ   0x04000000</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_CXE   0x10000000</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_TCPE  0x20000000</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_IPE   0x40000000</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_RXE   0x80000000</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* mask to determine if packets should be dropped due to frame errors */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_FRAME_ERR_MASK ( \</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_CE  |                \</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_SE  |                \</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_SEQ |                \</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_CXE |                \</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_RXE)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* Same mask, but for extended and packet split descriptors */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_CE  |            \</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_SE  |            \</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_SEQ |            \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_CXE |            \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_RXE)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define E1000_MRQC_ENABLE_MASK                 0x00000007</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define E1000_MRQC_ENABLE_RSS_2Q               0x00000001</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define E1000_MRQC_ENABLE_RSS_INT              0x00000004</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_MASK              0xFFFF0000</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV4_TCP          0x00010000</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV4              0x00020000</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX       0x00040000</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_EX           0x00080000</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6              0x00100000</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_TCP          0x00200000</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define E1000_RXDPS_HDRSTAT_HDRSP              0x00008000</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define E1000_RXDPS_HDRSTAT_HDRLEN_MASK        0x000003FF</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* Management Control */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define E1000_MANC_SMBUS_EN      0x00000001 </span><span class="comment">/* SMBus Enabled - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define E1000_MANC_ASF_EN        0x00000002 </span><span class="comment">/* ASF Enabled - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define E1000_MANC_R_ON_FORCE    0x00000004 </span><span class="comment">/* Reset on Force TCO - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define E1000_MANC_RMCP_EN       0x00000100 </span><span class="comment">/* Enable RCMP 026Fh Filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define E1000_MANC_0298_EN       0x00000200 </span><span class="comment">/* Enable RCMP 0298h Filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define E1000_MANC_IPV4_EN       0x00000400 </span><span class="comment">/* Enable IPv4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define E1000_MANC_IPV6_EN       0x00000800 </span><span class="comment">/* Enable IPv6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define E1000_MANC_SNAP_EN       0x00001000 </span><span class="comment">/* Accept LLC/SNAP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define E1000_MANC_ARP_EN        0x00002000 </span><span class="comment">/* Enable ARP Request Filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* Enable Neighbor Discovery Filtering */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define E1000_MANC_NEIGHBOR_EN   0x00004000</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define E1000_MANC_ARP_RES_EN    0x00008000 </span><span class="comment">/* Enable ARP response Filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define E1000_MANC_TCO_RESET     0x00010000 </span><span class="comment">/* TCO Reset Occurred */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define E1000_MANC_RCV_TCO_EN    0x00020000 </span><span class="comment">/* Receive TCO Packets Enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define E1000_MANC_REPORT_STATUS 0x00040000 </span><span class="comment">/* Status Reporting Enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define E1000_MANC_RCV_ALL       0x00080000 </span><span class="comment">/* Receive All Enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define E1000_MANC_BLK_PHY_RST_ON_IDE   0x00040000 </span><span class="comment">/* Block phy resets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* Enable MAC address filtering */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define E1000_MANC_EN_MAC_ADDR_FILTER   0x00100000</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* Enable MNG packets to host memory */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define E1000_MANC_EN_MNG2HOST   0x00200000</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* Enable IP address filtering */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define E1000_MANC_EN_IP_ADDR_FILTER    0x00400000</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define E1000_MANC_EN_XSUM_FILTER   0x00800000 </span><span class="comment">/* Enable checksum filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define E1000_MANC_BR_EN            0x01000000 </span><span class="comment">/* Enable broadcast filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_REQ       0x01000000 </span><span class="comment">/* SMBus Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_GNT       0x02000000 </span><span class="comment">/* SMBus Grant */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_CLK_IN    0x04000000 </span><span class="comment">/* SMBus Clock In */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_DATA_IN   0x08000000 </span><span class="comment">/* SMBus Data In */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_DATA_OUT  0x10000000 </span><span class="comment">/* SMBus Data Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_CLK_OUT   0x20000000 </span><span class="comment">/* SMBus Clock Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_DATA_OUT_SHIFT  28 </span><span class="comment">/* SMBus Data Out Shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_CLK_OUT_SHIFT   29 </span><span class="comment">/* SMBus Clock Out Shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* Receive Control */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define E1000_RCTL_RST            0x00000001    </span><span class="comment">/* Software reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define E1000_RCTL_EN             0x00000002    </span><span class="comment">/* enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define E1000_RCTL_SBP            0x00000004    </span><span class="comment">/* store bad packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define E1000_RCTL_UPE            0x00000008    </span><span class="comment">/* unicast promiscuous enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define E1000_RCTL_MPE            0x00000010    </span><span class="comment">/* multicast promiscuous enab */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define E1000_RCTL_LPE            0x00000020    </span><span class="comment">/* long packet enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define E1000_RCTL_LBM_NO         0x00000000    </span><span class="comment">/* no loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define E1000_RCTL_LBM_MAC        0x00000040    </span><span class="comment">/* MAC loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define E1000_RCTL_LBM_SLP        0x00000080    </span><span class="comment">/* serial link loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define E1000_RCTL_LBM_TCVR       0x000000C0    </span><span class="comment">/* tcvr loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define E1000_RCTL_DTYP_MASK      0x00000C00    </span><span class="comment">/* Descriptor type mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define E1000_RCTL_DTYP_PS        0x00000400    </span><span class="comment">/* Packet Split descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define E1000_RCTL_RDMTS_HALF     0x00000000    </span><span class="comment">/* rx desc min threshold size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define E1000_RCTL_RDMTS_QUAT     0x00000100    </span><span class="comment">/* rx desc min threshold size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define E1000_RCTL_RDMTS_EIGTH    0x00000200    </span><span class="comment">/* rx desc min threshold size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_SHIFT       12            </span><span class="comment">/* multicast offset shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_0           0x00000000    </span><span class="comment">/* multicast offset 11:0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_1           0x00001000    </span><span class="comment">/* multicast offset 12:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_2           0x00002000    </span><span class="comment">/* multicast offset 13:2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_3           0x00003000    </span><span class="comment">/* multicast offset 15:4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define E1000_RCTL_MDR            0x00004000    </span><span class="comment">/* multicast desc ring 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define E1000_RCTL_BAM            0x00008000    </span><span class="comment">/* broadcast enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_2048        0x00000000    </span><span class="comment">/* rx buffer size 2048 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_1024        0x00010000    </span><span class="comment">/* rx buffer size 1024 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_512         0x00020000    </span><span class="comment">/* rx buffer size 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_256         0x00030000    </span><span class="comment">/* rx buffer size 256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_16384       0x00010000    </span><span class="comment">/* rx buffer size 16384 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_8192        0x00020000    </span><span class="comment">/* rx buffer size 8192 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_4096        0x00030000    </span><span class="comment">/* rx buffer size 4096 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define E1000_RCTL_VFE            0x00040000    </span><span class="comment">/* vlan filter enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define E1000_RCTL_CFIEN          0x00080000    </span><span class="comment">/* canonical form enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define E1000_RCTL_CFI            0x00100000    </span><span class="comment">/* canonical form indicator */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define E1000_RCTL_DPF            0x00400000    </span><span class="comment">/* discard pause frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define E1000_RCTL_PMCF           0x00800000    </span><span class="comment">/* pass MAC control frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define E1000_RCTL_BSEX           0x02000000    </span><span class="comment">/* Buffer size extension */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define E1000_RCTL_SECRC          0x04000000    </span><span class="comment">/* Strip Ethernet CRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define E1000_RCTL_FLXBUF_MASK    0x78000000    </span><span class="comment">/* Flexible buffer size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define E1000_RCTL_FLXBUF_SHIFT   27            </span><span class="comment">/* Flexible buffer shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * Use byte values for the following shift parameters</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> * Usage:</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> *     psrctl |= (((ROUNDUP(value0, 128) &gt;&gt; E1000_PSRCTL_BSIZE0_SHIFT) &amp;</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> *                  E1000_PSRCTL_BSIZE0_MASK) |</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> *                ((ROUNDUP(value1, 1024) &gt;&gt; E1000_PSRCTL_BSIZE1_SHIFT) &amp;</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> *                  E1000_PSRCTL_BSIZE1_MASK) |</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> *                ((ROUNDUP(value2, 1024) &lt;&lt; E1000_PSRCTL_BSIZE2_SHIFT) &amp;</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> *                  E1000_PSRCTL_BSIZE2_MASK) |</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> *                ((ROUNDUP(value3, 1024) &lt;&lt; E1000_PSRCTL_BSIZE3_SHIFT) |;</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> *                  E1000_PSRCTL_BSIZE3_MASK))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * where value0 = [128..16256],  default=256</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> *       value1 = [1024..64512], default=4096</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> *       value2 = [0..64512],    default=4096</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> *       value3 = [0..64512],    default=0</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE0_MASK   0x0000007F</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE1_MASK   0x00003F00</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE2_MASK   0x003F0000</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE3_MASK   0x3F000000</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE0_SHIFT  7            </span><span class="comment">/* Shift _right_ 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE1_SHIFT  2            </span><span class="comment">/* Shift _right_ 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE2_SHIFT  6            </span><span class="comment">/* Shift _left_ 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE3_SHIFT 14            </span><span class="comment">/* Shift _left_ 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* SWFW_SYNC Definitions */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define E1000_SWFW_EEP_SM   0x1</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define E1000_SWFW_PHY0_SM  0x2</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define E1000_SWFW_PHY1_SM  0x4</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define E1000_SWFW_CSR_SM   0x8</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/* FACTPS Definitions */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define E1000_FACTPS_LFS    0x40000000  </span><span class="comment">/* LAN Function Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* Device Control */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define E1000_CTRL_FD       0x00000001  </span><span class="comment">/* Full duplex.0=half; 1=full */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define E1000_CTRL_BEM      0x00000002  </span><span class="comment">/* Endian Mode.0=little,1=big */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define E1000_CTRL_PRIOR    0x00000004  </span><span class="comment">/* Priority on PCI. 0=rx,1=fair */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004 </span><span class="comment">/*Blocks new Master requests */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define E1000_CTRL_LRST     0x00000008  </span><span class="comment">/* Link reset. 0=normal,1=reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define E1000_CTRL_TME      0x00000010  </span><span class="comment">/* Test mode. 0=normal,1=test */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define E1000_CTRL_SLE      0x00000020  </span><span class="comment">/* Serial Link on 0=dis,1=en */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define E1000_CTRL_ASDE     0x00000020  </span><span class="comment">/* Auto-speed detect enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define E1000_CTRL_SLU      0x00000040  </span><span class="comment">/* Set link up (Force Link) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define E1000_CTRL_ILOS     0x00000080  </span><span class="comment">/* Invert Loss-Of Signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define E1000_CTRL_SPD_SEL  0x00000300  </span><span class="comment">/* Speed Select Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define E1000_CTRL_SPD_10   0x00000000  </span><span class="comment">/* Force 10Mb */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define E1000_CTRL_SPD_100  0x00000100  </span><span class="comment">/* Force 100Mb */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define E1000_CTRL_SPD_1000 0x00000200  </span><span class="comment">/* Force 1Gb */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define E1000_CTRL_BEM32    0x00000400  </span><span class="comment">/* Big Endian 32 mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define E1000_CTRL_FRCSPD   0x00000800  </span><span class="comment">/* Force Speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define E1000_CTRL_FRCDPX   0x00001000  </span><span class="comment">/* Force Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define E1000_CTRL_D_UD_EN  0x00002000  </span><span class="comment">/* Dock/Undock enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define E1000_CTRL_D_UD_POLARITY 0x00004000 </span><span class="comment">/* Defined polarity of Dock/Undock indication in SDP[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define E1000_CTRL_FORCE_PHY_RESET 0x00008000 </span><span class="comment">/* Reset both PHY ports, through PHYRST_N pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_EN 0x00010000 </span><span class="comment">/* enable link status from external LINK_0 and LINK_1 pins */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIN0  0x00040000  </span><span class="comment">/* SWDPIN 0 value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIN1  0x00080000  </span><span class="comment">/* SWDPIN 1 value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIN2  0x00100000  </span><span class="comment">/* SWDPIN 2 value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIN3  0x00200000  </span><span class="comment">/* SWDPIN 3 value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIO0  0x00400000  </span><span class="comment">/* SWDPIN 0 Input or output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIO1  0x00800000  </span><span class="comment">/* SWDPIN 1 input or output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIO2  0x01000000  </span><span class="comment">/* SWDPIN 2 input or output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIO3  0x02000000  </span><span class="comment">/* SWDPIN 3 input or output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define E1000_CTRL_RST      0x04000000  </span><span class="comment">/* Global reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define E1000_CTRL_RFCE     0x08000000  </span><span class="comment">/* Receive Flow Control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define E1000_CTRL_TFCE     0x10000000  </span><span class="comment">/* Transmit flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define E1000_CTRL_RTE      0x20000000  </span><span class="comment">/* Routing tag enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define E1000_CTRL_VME      0x40000000  </span><span class="comment">/* IEEE VLAN mode enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RST  0x80000000  </span><span class="comment">/* PHY Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define E1000_CTRL_SW2FW_INT 0x02000000  </span><span class="comment">/* Initiate an interrupt to manageability engine */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define E1000_CTRL_I2C_ENA  0x02000000  </span><span class="comment">/* I2C enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* Bit definitions for the Management Data IO (MDIO) and Management Data</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> * Clock (MDC) pins in the Device Control Register.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RESET_DIR  E1000_CTRL_SWDPIO0</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RESET      E1000_CTRL_SWDPIN0</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define E1000_CTRL_MDIO_DIR       E1000_CTRL_SWDPIO2</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define E1000_CTRL_MDIO           E1000_CTRL_SWDPIN2</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define E1000_CTRL_MDC_DIR        E1000_CTRL_SWDPIO3</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define E1000_CTRL_MDC            E1000_CTRL_SWDPIN3</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RESET_DIR4 E1000_CTRL_EXT_SDP4_DIR</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RESET4     E1000_CTRL_EXT_SDP4_DATA</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define E1000_CONNSW_ENRGSRC             0x4</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_FLV_LINK_UP       1</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_FSV_10            0</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_FSV_100           2</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_FSV_1000          4</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_FDV_FULL          8</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_FSD               0x10</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_FORCE_LINK        0x20</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_LOW_LINK_LATCH    0x40</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_AN_ENABLE         0x10000</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_AN_RESTART        0x20000</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_AN_TIMEOUT        0x40000</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_AN_SGMII_BYPASS   0x80000</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_AN_SGMII_TRIGGER  0x100000</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_FAST_LINK_TIMER   0x1000000</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_LINK_OK_FIX       0x2000000</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL_CRS_ON_NI         0x4000000</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define E1000_ENABLE_SERDES_LOOPBACK     0x0410</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_LINK_OK           1</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_SPEED_10          0</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_SPEED_100         2</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_SPEED_1000        4</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_DUPLEX_FULL       8</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_SYNK_OK           0x10</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_AN_COMPLETE       0x10000</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_AN_PAGE_RX        0x20000</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_AN_TIMED_OUT      0x40000</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_AN_REMOTE_FAULT   0x80000</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTS_AN_ERROR_RWS      0x100000</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* Device Status */</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define E1000_STATUS_FD         0x00000001      </span><span class="comment">/* Full duplex.0=half,1=full */</span><span class="preprocessor"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define E1000_STATUS_LU         0x00000002      </span><span class="comment">/* Link up.0=no,1=link */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUNC_MASK  0x0000000C      </span><span class="comment">/* PCI Function Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUNC_SHIFT 2</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUNC_0     0x00000000      </span><span class="comment">/* Function 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUNC_1     0x00000004      </span><span class="comment">/* Function 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define E1000_STATUS_TXOFF      0x00000010      </span><span class="comment">/* transmission paused */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define E1000_STATUS_TBIMODE    0x00000020      </span><span class="comment">/* TBI mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define E1000_STATUS_SPEED_MASK 0x000000C0</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define E1000_STATUS_SPEED_10   0x00000000      </span><span class="comment">/* Speed 10Mb/s */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define E1000_STATUS_SPEED_100  0x00000040      </span><span class="comment">/* Speed 100Mb/s */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define E1000_STATUS_SPEED_1000 0x00000080      </span><span class="comment">/* Speed 1000Mb/s */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define E1000_STATUS_LAN_INIT_DONE 0x00000200   </span><span class="comment">/* Lan Init Completion by NVM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define E1000_STATUS_ASDV       0x00000300      </span><span class="comment">/* Auto speed detect value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define E1000_STATUS_DOCK_CI    0x00000800      </span><span class="comment">/* Change in Dock/Undock state. Clear on write &#39;0&#39;. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000 </span><span class="comment">/* Status of Master requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define E1000_STATUS_MTXCKOK    0x00000400      </span><span class="comment">/* MTX clock running OK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCI66      0x00000800      </span><span class="comment">/* In 66Mhz slot */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define E1000_STATUS_BUS64      0x00001000      </span><span class="comment">/* In 64 bit slot */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_MODE  0x00002000      </span><span class="comment">/* PCI-X mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_SPEED 0x0000C000      </span><span class="comment">/* PCI-X bus speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_SKU_0  0x00100000 </span><span class="comment">/* BMC USB redirect disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_SKU_1  0x00200000 </span><span class="comment">/* BMC SRAM disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_SKU_2  0x00400000 </span><span class="comment">/* BMC SDRAM disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_CRYPTO 0x00800000 </span><span class="comment">/* BMC crypto disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_LITE   0x01000000 </span><span class="comment">/* BMC external code execution disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define E1000_STATUS_RGMII_ENABLE 0x02000000 </span><span class="comment">/* RGMII disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUSE_8       0x04000000</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUSE_9       0x08000000</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define E1000_STATUS_SERDES0_DIS  0x10000000 </span><span class="comment">/* SERDES disabled on port 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define E1000_STATUS_SERDES1_DIS  0x20000000 </span><span class="comment">/* SERDES disabled on port 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* Constants used to intrepret the masked PCI-X bus speed. */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_SPEED_66  0x00000000 </span><span class="comment">/* PCI-X bus speed  50-66 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_SPEED_100 0x00004000 </span><span class="comment">/* PCI-X bus speed  66-100 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_SPEED_133 0x00008000 </span><span class="comment">/* PCI-X bus speed 100-133 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define SPEED_10    10</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define SPEED_100   100</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define SPEED_1000  1000</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define HALF_DUPLEX 1</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define FULL_DUPLEX 2</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define PHY_FORCE_TIME   20</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define ADVERTISE_10_HALF                 0x0001</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define ADVERTISE_10_FULL                 0x0002</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ADVERTISE_100_HALF                0x0004</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define ADVERTISE_100_FULL                0x0008</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define ADVERTISE_1000_HALF               0x0010 </span><span class="comment">/* Not used, just FYI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define ADVERTISE_1000_FULL               0x0020</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* 1000/H is not supported, nor spec-compliant. */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define E1000_ALL_SPEED_DUPLEX ( ADVERTISE_10_HALF |   ADVERTISE_10_FULL | \</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">                                ADVERTISE_100_HALF |  ADVERTISE_100_FULL | \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">                                                     ADVERTISE_1000_FULL)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define E1000_ALL_NOT_GIG      ( ADVERTISE_10_HALF |   ADVERTISE_10_FULL | \</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">                                ADVERTISE_100_HALF |  ADVERTISE_100_FULL)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define E1000_ALL_100_SPEED    (ADVERTISE_100_HALF |  ADVERTISE_100_FULL)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define E1000_ALL_10_SPEED      (ADVERTISE_10_HALF |   ADVERTISE_10_FULL)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define E1000_ALL_FULL_DUPLEX   (ADVERTISE_10_FULL |  ADVERTISE_100_FULL | \</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">                                                     ADVERTISE_1000_FULL)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define E1000_ALL_HALF_DUPLEX   (ADVERTISE_10_HALF |  ADVERTISE_100_HALF)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define AUTONEG_ADVERTISE_SPEED_DEFAULT   E1000_ALL_SPEED_DUPLEX</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/* LED Control */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_MODE_MASK       0x0000000F</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_MODE_SHIFT      0</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_BLINK_RATE      0x00000020</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_IVRT            0x00000040</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_BLINK           0x00000080</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_MODE_MASK       0x00000F00</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_MODE_SHIFT      8</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_BLINK_RATE      0x00002000</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_IVRT            0x00004000</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_BLINK           0x00008000</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_MODE_MASK       0x000F0000</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_MODE_SHIFT      16</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_BLINK_RATE      0x00200000</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_IVRT            0x00400000</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_BLINK           0x00800000</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_MODE_MASK       0x0F000000</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_MODE_SHIFT      24</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_BLINK_RATE      0x20000000</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_IVRT            0x40000000</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_BLINK           0x80000000</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_10_1000  0x0</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_100_1000 0x1</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_UP       0x2</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_ACTIVITY      0x3</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_ACTIVITY 0x4</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_10       0x5</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_100      0x6</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_1000     0x7</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_PCIX_MODE     0x8</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_FULL_DUPLEX   0x9</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_COLLISION     0xA</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_BUS_SPEED     0xB</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_BUS_SIZE      0xC</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_PAUSED        0xD</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LED_ON        0xE</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LED_OFF       0xF</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/* Transmit Descriptor bit definitions */</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define E1000_TXD_DTYP_D     0x00100000 </span><span class="comment">/* Data Descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define E1000_TXD_DTYP_C     0x00000000 </span><span class="comment">/* Context Descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define E1000_TXD_POPTS_SHIFT 8         </span><span class="comment">/* POPTS shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define E1000_TXD_POPTS_IXSM 0x01       </span><span class="comment">/* Insert IP checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define E1000_TXD_POPTS_TXSM 0x02       </span><span class="comment">/* Insert TCP/UDP checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_EOP    0x01000000 </span><span class="comment">/* End of Packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_IFCS   0x02000000 </span><span class="comment">/* Insert FCS (Ethernet CRC) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_IC     0x04000000 </span><span class="comment">/* Insert Checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_RS     0x08000000 </span><span class="comment">/* Report Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_RPS    0x10000000 </span><span class="comment">/* Report Packet Sent */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_DEXT   0x20000000 </span><span class="comment">/* Descriptor extension (0 = legacy) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_VLE    0x40000000 </span><span class="comment">/* Add VLAN tag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_IDE    0x80000000 </span><span class="comment">/* Enable Tidv register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_DD    0x00000001 </span><span class="comment">/* Descriptor Done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_EC    0x00000002 </span><span class="comment">/* Excess Collisions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_LC    0x00000004 </span><span class="comment">/* Late Collisions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_TU    0x00000008 </span><span class="comment">/* Transmit underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_TCP    0x01000000 </span><span class="comment">/* TCP packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_IP     0x02000000 </span><span class="comment">/* IP packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_TSE    0x04000000 </span><span class="comment">/* TCP Seg enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_TC    0x00000004 </span><span class="comment">/* Tx Underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* Extended desc bits for Linksec and timesync */</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* Transmit Control */</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define E1000_TCTL_RST    0x00000001    </span><span class="comment">/* software reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define E1000_TCTL_EN     0x00000002    </span><span class="comment">/* enable tx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define E1000_TCTL_BCE    0x00000004    </span><span class="comment">/* busy check enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define E1000_TCTL_PSP    0x00000008    </span><span class="comment">/* pad short packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define E1000_TCTL_CT     0x00000ff0    </span><span class="comment">/* collision threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define E1000_TCTL_COLD   0x003ff000    </span><span class="comment">/* collision distance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define E1000_TCTL_SWXOFF 0x00400000    </span><span class="comment">/* SW Xoff transmission */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define E1000_TCTL_PBE    0x00800000    </span><span class="comment">/* Packet Burst Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define E1000_TCTL_RTLC   0x01000000    </span><span class="comment">/* Re-transmit on late collision */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define E1000_TCTL_NRTU   0x02000000    </span><span class="comment">/* No Re-transmit on underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define E1000_TCTL_MULR   0x10000000    </span><span class="comment">/* Multiple request support */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/* Transmit Arbitration Count */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define E1000_TARC0_ENABLE     0x00000400   </span><span class="comment">/* Enable Tx Queue 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* SerDes Control */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define E1000_SCTL_DISABLE_SERDES_LOOPBACK 0x0400</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/* Receive Checksum Control */</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_PCSS_MASK 0x000000FF   </span><span class="comment">/* Packet Checksum Start */</span><span class="preprocessor"></span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_IPOFL     0x00000100   </span><span class="comment">/* IPv4 checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_TUOFL     0x00000200   </span><span class="comment">/* TCP / UDP checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_IPV6OFL   0x00000400   </span><span class="comment">/* IPv6 checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_CRCOFL    0x00000800   </span><span class="comment">/* CRC32 offload enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_IPPCSE    0x00001000   </span><span class="comment">/* IP payload checksum enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_PCSD      0x00002000   </span><span class="comment">/* packet checksum disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/* Header split receive */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ISCSI_DIS           0x00000001</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ISCSI_DWC_MASK      0x0000003E</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ISCSI_DWC_SHIFT     1</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NFSW_DIS            0x00000040</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NFSR_DIS            0x00000080</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NFS_VER_MASK        0x00000300</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NFS_VER_SHIFT       8</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define E1000_RFCTL_IPV6_DIS            0x00000400</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define E1000_RFCTL_IPV6_XSUM_DIS       0x00000800</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ACK_DIS             0x00001000</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ACKD_DIS            0x00002000</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define E1000_RFCTL_IPFRSP_DIS          0x00004000</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define E1000_RFCTL_EXTEN               0x00008000</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define E1000_RFCTL_IPV6_EX_DIS         0x00010000</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NEW_IPV6_EXT_DIS    0x00020000</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* Collision related configuration parameters */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define E1000_COLLISION_THRESHOLD       15</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define E1000_CT_SHIFT                  4</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define E1000_COLLISION_DISTANCE        63</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define E1000_COLD_SHIFT                12</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* Default values for the transmit IPG register */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define DEFAULT_82542_TIPG_IPGT        10</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define DEFAULT_82543_TIPG_IPGT_FIBER  9</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define DEFAULT_82543_TIPG_IPGT_COPPER 8</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGT_MASK  0x000003FF</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGR1_MASK 0x000FFC00</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGR2_MASK 0x3FF00000</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define DEFAULT_82542_TIPG_IPGR1 2</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define DEFAULT_82543_TIPG_IPGR1 8</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGR1_SHIFT  10</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define DEFAULT_82542_TIPG_IPGR2 10</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define DEFAULT_82543_TIPG_IPGR2 6</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define DEFAULT_80003ES2LAN_TIPG_IPGR2 7</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGR2_SHIFT  20</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* Ethertype field values */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define ETHERNET_IEEE_VLAN_TYPE 0x8100  </span><span class="comment">/* 802.3ac packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define ETHERNET_FCS_SIZE       4</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define MAX_JUMBO_FRAME_SIZE    0x3F00</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/* Extended Configuration Control and Size */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP      0x00000020</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE       0x00000001</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_SWFLAG                 0x00000020</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK   0x00FF0000</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT          16</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK   0x0FFF0000</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT          16</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_SPD_EN             0x00000001</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_D0A_LPLU           0x00000002</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_NOND0A_LPLU        0x00000004</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_NOND0A_GBE_DISABLE 0x00000008</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_GBE_DISABLE        0x00000040</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define E1000_KABGTXD_BGSQLBIAS           0x00050000</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* PBA constants */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define E1000_PBA_8K  0x0008    </span><span class="comment">/* 8KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define E1000_PBA_12K 0x000C    </span><span class="comment">/* 12KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define E1000_PBA_16K 0x0010    </span><span class="comment">/* 16KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define E1000_PBA_20K 0x0014</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define E1000_PBA_22K 0x0016</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define E1000_PBA_24K 0x0018</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define E1000_PBA_30K 0x001E</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define E1000_PBA_32K 0x0020</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define E1000_PBA_34K 0x0022</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define E1000_PBA_38K 0x0026</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define E1000_PBA_40K 0x0028</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define E1000_PBA_48K 0x0030    </span><span class="comment">/* 48KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define E1000_PBA_64K 0x0040    </span><span class="comment">/* 64KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define E1000_PBS_16K E1000_PBA_16K</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define E1000_PBS_24K E1000_PBA_24K</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define IFS_MAX       80</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define IFS_MIN       40</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define IFS_RATIO     4</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define IFS_STEP      10</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define MIN_NUM_XMITS 1000</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/* SW Semaphore Register */</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define E1000_SWSM_SMBI         0x00000001 </span><span class="comment">/* Driver Semaphore bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define E1000_SWSM_SWESMBI      0x00000002 </span><span class="comment">/* FW Semaphore bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define E1000_SWSM_WMNG         0x00000004 </span><span class="comment">/* Wake MNG Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define E1000_SWSM_DRV_LOAD     0x00000008 </span><span class="comment">/* Driver Loaded Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">/* Interrupt Cause Read */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define E1000_ICR_TXDW          0x00000001 </span><span class="comment">/* Transmit desc written back */</span><span class="preprocessor"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define E1000_ICR_TXQE          0x00000002 </span><span class="comment">/* Transmit Queue empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define E1000_ICR_LSC           0x00000004 </span><span class="comment">/* Link Status Change */</span><span class="preprocessor"></span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define E1000_ICR_RXSEQ         0x00000008 </span><span class="comment">/* rx sequence error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define E1000_ICR_RXDMT0        0x00000010 </span><span class="comment">/* rx desc min. threshold (0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define E1000_ICR_RXO           0x00000040 </span><span class="comment">/* rx overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define E1000_ICR_RXT0          0x00000080 </span><span class="comment">/* rx timer intr (ring 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define E1000_ICR_MDAC          0x00000200 </span><span class="comment">/* MDIO access complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define E1000_ICR_RXCFG         0x00000400 </span><span class="comment">/* Rx /c/ ordered set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define E1000_ICR_GPI_EN0       0x00000800 </span><span class="comment">/* GP Int 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define E1000_ICR_GPI_EN1       0x00001000 </span><span class="comment">/* GP Int 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define E1000_ICR_GPI_EN2       0x00002000 </span><span class="comment">/* GP Int 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define E1000_ICR_GPI_EN3       0x00004000 </span><span class="comment">/* GP Int 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define E1000_ICR_TXD_LOW       0x00008000</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define E1000_ICR_SRPD          0x00010000</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define E1000_ICR_ACK           0x00020000 </span><span class="comment">/* Receive Ack frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define E1000_ICR_MNG           0x00040000 </span><span class="comment">/* Manageability event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define E1000_ICR_DOCK          0x00080000 </span><span class="comment">/* Dock/Undock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define E1000_ICR_INT_ASSERTED  0x80000000 </span><span class="comment">/* If this bit asserted, the driver should claim the interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define E1000_ICR_RXD_FIFO_PAR0 0x00100000 </span><span class="comment">/* queue 0 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define E1000_ICR_TXD_FIFO_PAR0 0x00200000 </span><span class="comment">/* queue 0 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define E1000_ICR_HOST_ARB_PAR  0x00400000 </span><span class="comment">/* host arb read buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define E1000_ICR_PB_PAR        0x00800000 </span><span class="comment">/* packet buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define E1000_ICR_RXD_FIFO_PAR1 0x01000000 </span><span class="comment">/* queue 1 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define E1000_ICR_TXD_FIFO_PAR1 0x02000000 </span><span class="comment">/* queue 1 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define E1000_ICR_ALL_PARITY    0x03F00000 </span><span class="comment">/* all parity error bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define E1000_ICR_DSW           0x00000020 </span><span class="comment">/* FW changed the status of DISSW bit in the FWSM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define E1000_ICR_PHYINT        0x00001000 </span><span class="comment">/* LAN connected device generates an interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define E1000_ICR_EPRST         0x00100000 </span><span class="comment">/* ME handware reset occurs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/* Extended Interrupt Cause Read */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define E1000_EICR_RX_QUEUE0    0x00000001 </span><span class="comment">/* Rx Queue 0 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define E1000_EICR_RX_QUEUE1    0x00000002 </span><span class="comment">/* Rx Queue 1 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define E1000_EICR_RX_QUEUE2    0x00000004 </span><span class="comment">/* Rx Queue 2 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define E1000_EICR_RX_QUEUE3    0x00000008 </span><span class="comment">/* Rx Queue 3 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define E1000_EICR_TX_QUEUE0    0x00000100 </span><span class="comment">/* Tx Queue 0 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define E1000_EICR_TX_QUEUE1    0x00000200 </span><span class="comment">/* Tx Queue 1 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define E1000_EICR_TX_QUEUE2    0x00000400 </span><span class="comment">/* Tx Queue 2 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define E1000_EICR_TX_QUEUE3    0x00000800 </span><span class="comment">/* Tx Queue 3 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define E1000_EICR_TCP_TIMER    0x40000000 </span><span class="comment">/* TCP Timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define E1000_EICR_OTHER        0x80000000 </span><span class="comment">/* Interrupt Cause Active */</span><span class="preprocessor"></span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/* TCP Timer */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define E1000_TCPTIMER_KS       0x00000100 </span><span class="comment">/* KickStart */</span><span class="preprocessor"></span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define E1000_TCPTIMER_COUNT_ENABLE       0x00000200 </span><span class="comment">/* Count Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define E1000_TCPTIMER_COUNT_FINISH       0x00000400 </span><span class="comment">/* Count finish */</span><span class="preprocessor"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define E1000_TCPTIMER_LOOP     0x00000800 </span><span class="comment">/* Loop */</span><span class="preprocessor"></span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> * This defines the bits that are set in the Interrupt Mask</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"> * Set/Read Register.  Each bit is documented below:</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> *   o RXSEQ  = Receive Sequence Error</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define POLL_IMS_ENABLE_MASK ( \</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">    E1000_IMS_RXDMT0 |    \</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">    E1000_IMS_RXSEQ)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"> * This defines the bits that are set in the Interrupt Mask</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> * Set/Read Register.  Each bit is documented below:</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"> *   o RXT0   = Receiver Timer Interrupt (ring 0)</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"> *   o TXDW   = Transmit Descriptor Written Back</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> *   o RXSEQ  = Receive Sequence Error</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"> *   o LSC    = Link Status Change</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define IMS_ENABLE_MASK ( \</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">    E1000_IMS_RXT0   |    \</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">    E1000_IMS_TXDW   |    \</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">    E1000_IMS_RXDMT0 |    \</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">    E1000_IMS_RXSEQ  |    \</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">    E1000_IMS_LSC)</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/* Interrupt Mask Set */</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define E1000_IMS_TXDW      E1000_ICR_TXDW      </span><span class="comment">/* Transmit desc written back */</span><span class="preprocessor"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define E1000_IMS_TXQE      E1000_ICR_TXQE      </span><span class="comment">/* Transmit Queue empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define E1000_IMS_LSC       E1000_ICR_LSC       </span><span class="comment">/* Link Status Change */</span><span class="preprocessor"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define E1000_IMS_RXSEQ     E1000_ICR_RXSEQ     </span><span class="comment">/* rx sequence error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define E1000_IMS_RXDMT0    E1000_ICR_RXDMT0    </span><span class="comment">/* rx desc min. threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define E1000_IMS_RXO       E1000_ICR_RXO       </span><span class="comment">/* rx overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define E1000_IMS_RXT0      E1000_ICR_RXT0      </span><span class="comment">/* rx timer intr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define E1000_IMS_MDAC      E1000_ICR_MDAC      </span><span class="comment">/* MDIO access complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define E1000_IMS_RXCFG     E1000_ICR_RXCFG     </span><span class="comment">/* Rx /c/ ordered set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define E1000_IMS_GPI_EN0   E1000_ICR_GPI_EN0   </span><span class="comment">/* GP Int 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define E1000_IMS_GPI_EN1   E1000_ICR_GPI_EN1   </span><span class="comment">/* GP Int 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define E1000_IMS_GPI_EN2   E1000_ICR_GPI_EN2   </span><span class="comment">/* GP Int 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define E1000_IMS_GPI_EN3   E1000_ICR_GPI_EN3   </span><span class="comment">/* GP Int 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define E1000_IMS_TXD_LOW   E1000_ICR_TXD_LOW</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define E1000_IMS_SRPD      E1000_ICR_SRPD</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define E1000_IMS_ACK       E1000_ICR_ACK       </span><span class="comment">/* Receive Ack frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define E1000_IMS_MNG       E1000_ICR_MNG       </span><span class="comment">/* Manageability event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define E1000_IMS_DOCK      E1000_ICR_DOCK      </span><span class="comment">/* Dock/Undock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define E1000_IMS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define E1000_IMS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define E1000_IMS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR  </span><span class="comment">/* host arb read buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define E1000_IMS_PB_PAR        E1000_ICR_PB_PAR        </span><span class="comment">/* packet buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define E1000_IMS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define E1000_IMS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define E1000_IMS_DSW       E1000_ICR_DSW</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define E1000_IMS_PHYINT    E1000_ICR_PHYINT</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define E1000_IMS_EPRST     E1000_ICR_EPRST</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/* Extended Interrupt Mask Set */</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define E1000_EIMS_RX_QUEUE0    E1000_EICR_RX_QUEUE0 </span><span class="comment">/* Rx Queue 0 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define E1000_EIMS_RX_QUEUE1    E1000_EICR_RX_QUEUE1 </span><span class="comment">/* Rx Queue 1 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define E1000_EIMS_RX_QUEUE2    E1000_EICR_RX_QUEUE2 </span><span class="comment">/* Rx Queue 2 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define E1000_EIMS_RX_QUEUE3    E1000_EICR_RX_QUEUE3 </span><span class="comment">/* Rx Queue 3 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define E1000_EIMS_TX_QUEUE0    E1000_EICR_TX_QUEUE0 </span><span class="comment">/* Tx Queue 0 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define E1000_EIMS_TX_QUEUE1    E1000_EICR_TX_QUEUE1 </span><span class="comment">/* Tx Queue 1 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define E1000_EIMS_TX_QUEUE2    E1000_EICR_TX_QUEUE2 </span><span class="comment">/* Tx Queue 2 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define E1000_EIMS_TX_QUEUE3    E1000_EICR_TX_QUEUE3 </span><span class="comment">/* Tx Queue 3 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define E1000_EIMS_TCP_TIMER    E1000_EICR_TCP_TIMER </span><span class="comment">/* TCP Timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define E1000_EIMS_OTHER        E1000_EICR_OTHER   </span><span class="comment">/* Interrupt Cause Active */</span><span class="preprocessor"></span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/* Interrupt Cause Set */</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define E1000_ICS_TXDW      E1000_ICR_TXDW      </span><span class="comment">/* Transmit desc written back */</span><span class="preprocessor"></span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define E1000_ICS_TXQE      E1000_ICR_TXQE      </span><span class="comment">/* Transmit Queue empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define E1000_ICS_LSC       E1000_ICR_LSC       </span><span class="comment">/* Link Status Change */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define E1000_ICS_RXSEQ     E1000_ICR_RXSEQ     </span><span class="comment">/* rx sequence error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define E1000_ICS_RXDMT0    E1000_ICR_RXDMT0    </span><span class="comment">/* rx desc min. threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define E1000_ICS_RXO       E1000_ICR_RXO       </span><span class="comment">/* rx overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define E1000_ICS_RXT0      E1000_ICR_RXT0      </span><span class="comment">/* rx timer intr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define E1000_ICS_MDAC      E1000_ICR_MDAC      </span><span class="comment">/* MDIO access complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define E1000_ICS_RXCFG     E1000_ICR_RXCFG     </span><span class="comment">/* Rx /c/ ordered set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define E1000_ICS_GPI_EN0   E1000_ICR_GPI_EN0   </span><span class="comment">/* GP Int 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define E1000_ICS_GPI_EN1   E1000_ICR_GPI_EN1   </span><span class="comment">/* GP Int 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define E1000_ICS_GPI_EN2   E1000_ICR_GPI_EN2   </span><span class="comment">/* GP Int 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define E1000_ICS_GPI_EN3   E1000_ICR_GPI_EN3   </span><span class="comment">/* GP Int 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define E1000_ICS_TXD_LOW   E1000_ICR_TXD_LOW</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define E1000_ICS_SRPD      E1000_ICR_SRPD</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define E1000_ICS_ACK       E1000_ICR_ACK       </span><span class="comment">/* Receive Ack frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define E1000_ICS_MNG       E1000_ICR_MNG       </span><span class="comment">/* Manageability event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define E1000_ICS_DOCK      E1000_ICR_DOCK      </span><span class="comment">/* Dock/Undock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define E1000_ICS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define E1000_ICS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define E1000_ICS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR  </span><span class="comment">/* host arb read buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define E1000_ICS_PB_PAR        E1000_ICR_PB_PAR        </span><span class="comment">/* packet buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define E1000_ICS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define E1000_ICS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define E1000_ICS_DSW       E1000_ICR_DSW</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define E1000_ICS_PHYINT    E1000_ICR_PHYINT</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define E1000_ICS_EPRST     E1000_ICR_EPRST</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">/* Extended Interrupt Cause Set */</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define E1000_EICS_RX_QUEUE0    E1000_EICR_RX_QUEUE0 </span><span class="comment">/* Rx Queue 0 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define E1000_EICS_RX_QUEUE1    E1000_EICR_RX_QUEUE1 </span><span class="comment">/* Rx Queue 1 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define E1000_EICS_RX_QUEUE2    E1000_EICR_RX_QUEUE2 </span><span class="comment">/* Rx Queue 2 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define E1000_EICS_RX_QUEUE3    E1000_EICR_RX_QUEUE3 </span><span class="comment">/* Rx Queue 3 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define E1000_EICS_TX_QUEUE0    E1000_EICR_TX_QUEUE0 </span><span class="comment">/* Tx Queue 0 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define E1000_EICS_TX_QUEUE1    E1000_EICR_TX_QUEUE1 </span><span class="comment">/* Tx Queue 1 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define E1000_EICS_TX_QUEUE2    E1000_EICR_TX_QUEUE2 </span><span class="comment">/* Tx Queue 2 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define E1000_EICS_TX_QUEUE3    E1000_EICR_TX_QUEUE3 </span><span class="comment">/* Tx Queue 3 Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define E1000_EICS_TCP_TIMER    E1000_EICR_TCP_TIMER </span><span class="comment">/* TCP Timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define E1000_EICS_OTHER        E1000_EICR_OTHER   </span><span class="comment">/* Interrupt Cause Active */</span><span class="preprocessor"></span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">/* Transmit Descriptor Control */</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_PTHRESH 0x0000003F </span><span class="comment">/* TXDCTL Prefetch Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_HTHRESH 0x00003F00 </span><span class="comment">/* TXDCTL Host Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_WTHRESH 0x003F0000 </span><span class="comment">/* TXDCTL Writeback Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_GRAN    0x01000000 </span><span class="comment">/* TXDCTL Granularity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_LWTHRESH 0xFE000000 </span><span class="comment">/* TXDCTL Low Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000 </span><span class="comment">/* GRAN=1, WTHRESH=1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_MAX_TX_DESC_PREFETCH 0x0100001F </span><span class="comment">/* GRAN=1, PTHRESH=31 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/* Enable the counting of descriptors still to be processed. */</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_COUNT_DESC 0x00400000</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/* Flow Control Constants */</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define FLOW_CONTROL_ADDRESS_LOW  0x00C28001</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define FLOW_CONTROL_ADDRESS_HIGH 0x00000100</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define FLOW_CONTROL_TYPE         0x8808</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">/* 802.1q VLAN Packet Size */</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define VLAN_TAG_SIZE              4    </span><span class="comment">/* 802.3ac tag (not DMA&#39;d) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define E1000_VLAN_FILTER_TBL_SIZE 128  </span><span class="comment">/* VLAN Filter Table (4096 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* Receive Address */</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"> * Number of high/low register pairs in the RAR. The RAR (Receive Address</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"> * Registers) holds the directed and multicast addresses that we monitor.</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"> * Technically, we have 16 spots.  However, we reserve one of these spots</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"> * (RAR[15]) for our directed address used by controllers with</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"> * manageability enabled, allowing us room for 15 multicast addresses.</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define E1000_RAR_ENTRIES     15</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define E1000_RAH_AV  0x80000000        </span><span class="comment">/* Receive descriptor valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">/* Error Codes */</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define E1000_SUCCESS      0</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define E1000_ERR_NVM      1</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define E1000_ERR_PHY      2</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define E1000_ERR_CONFIG   3</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define E1000_ERR_PARAM    4</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define E1000_ERR_MAC_INIT 5</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define E1000_ERR_PHY_TYPE 6</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define E1000_ERR_RESET   9</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define E1000_ERR_MASTER_REQUESTS_PENDING 10</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define E1000_ERR_HOST_INTERFACE_COMMAND 11</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define E1000_BLK_PHY_RESET   12</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define E1000_ERR_SWFW_SYNC 13</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define E1000_NOT_IMPLEMENTED 14</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/* Loop limit on how long we wait for auto-negotiation to complete */</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define FIBER_LINK_UP_LIMIT               50</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define COPPER_LINK_UP_LIMIT              10</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define PHY_AUTO_NEG_LIMIT                45</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define PHY_FORCE_LIMIT                   20</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">/* Number of 100 microseconds we wait for PCI Express master disable */</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define MASTER_DISABLE_TIMEOUT      800</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">/* Number of milliseconds we wait for PHY configuration done after MAC reset */</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define PHY_CFG_TIMEOUT             100</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">/* Number of 2 milliseconds we wait for acquiring MDIO ownership. */</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define MDIO_OWNERSHIP_TIMEOUT      10</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/* Number of milliseconds for NVM auto read done after MAC reset. */</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define AUTO_READ_DONE_TIMEOUT      10</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">/* Flow Control */</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define E1000_FCRTH_RTH  0x0000FFF8     </span><span class="comment">/* Mask Bits[15:3] for RTH */</span><span class="preprocessor"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define E1000_FCRTH_XFCE 0x80000000     </span><span class="comment">/* External Flow Control Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define E1000_FCRTL_RTL  0x0000FFF8     </span><span class="comment">/* Mask Bits[15:3] for RTL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define E1000_FCRTL_XONE 0x80000000     </span><span class="comment">/* Enable XON frame transmission */</span><span class="preprocessor"></span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/* Transmit Configuration Word */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define E1000_TXCW_FD         0x00000020        </span><span class="comment">/* TXCW full duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define E1000_TXCW_HD         0x00000040        </span><span class="comment">/* TXCW half duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define E1000_TXCW_PAUSE      0x00000080        </span><span class="comment">/* TXCW sym pause request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define E1000_TXCW_ASM_DIR    0x00000100        </span><span class="comment">/* TXCW astm pause direction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define E1000_TXCW_PAUSE_MASK 0x00000180        </span><span class="comment">/* TXCW pause request mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define E1000_TXCW_RF         0x00003000        </span><span class="comment">/* TXCW remote fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define E1000_TXCW_NP         0x00008000        </span><span class="comment">/* TXCW next page */</span><span class="preprocessor"></span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define E1000_TXCW_CW         0x0000ffff        </span><span class="comment">/* TxConfigWord mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define E1000_TXCW_TXC        0x40000000        </span><span class="comment">/* Transmit Config control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define E1000_TXCW_ANE        0x80000000        </span><span class="comment">/* Auto-neg enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/* Receive Configuration Word */</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define E1000_RXCW_CW         0x0000ffff        </span><span class="comment">/* RxConfigWord mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define E1000_RXCW_NC         0x04000000        </span><span class="comment">/* Receive config no carrier */</span><span class="preprocessor"></span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define E1000_RXCW_IV         0x08000000        </span><span class="comment">/* Receive config invalid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define E1000_RXCW_CC         0x10000000        </span><span class="comment">/* Receive config change */</span><span class="preprocessor"></span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define E1000_RXCW_C          0x20000000        </span><span class="comment">/* Receive config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define E1000_RXCW_SYNCH      0x40000000        </span><span class="comment">/* Receive config synch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define E1000_RXCW_ANC        0x80000000        </span><span class="comment">/* Auto-neg complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">/* PCI Express Control */</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define E1000_GCR_RXD_NO_SNOOP          0x00000001</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define E1000_GCR_RXDSCW_NO_SNOOP       0x00000002</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define E1000_GCR_RXDSCR_NO_SNOOP       0x00000004</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define E1000_GCR_TXD_NO_SNOOP          0x00000008</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define E1000_GCR_TXDSCW_NO_SNOOP       0x00000010</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define E1000_GCR_TXDSCR_NO_SNOOP       0x00000020</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define PCIE_NO_SNOOP_ALL (E1000_GCR_RXD_NO_SNOOP         | \</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">                           E1000_GCR_RXDSCW_NO_SNOOP      | \</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">                           E1000_GCR_RXDSCR_NO_SNOOP      | \</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">                           E1000_GCR_TXD_NO_SNOOP         | \</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">                           E1000_GCR_TXDSCW_NO_SNOOP      | \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">                           E1000_GCR_TXDSCR_NO_SNOOP)</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/* PHY Control Register */</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_SELECT_MSB 0x0040  </span><span class="comment">/* bits 6,13: 10=1000, 01=100, 00=10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define MII_CR_COLL_TEST_ENABLE 0x0080  </span><span class="comment">/* Collision test enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define MII_CR_FULL_DUPLEX      0x0100  </span><span class="comment">/* FDX =1, half duplex =0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define MII_CR_RESTART_AUTO_NEG 0x0200  </span><span class="comment">/* Restart auto negotiation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define MII_CR_ISOLATE          0x0400  </span><span class="comment">/* Isolate PHY from MII */</span><span class="preprocessor"></span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define MII_CR_POWER_DOWN       0x0800  </span><span class="comment">/* Power down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define MII_CR_AUTO_NEG_EN      0x1000  </span><span class="comment">/* Auto Neg Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_SELECT_LSB 0x2000  </span><span class="comment">/* bits 6,13: 10=1000, 01=100, 00=10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define MII_CR_LOOPBACK         0x4000  </span><span class="comment">/* 0 = normal, 1 = loopback */</span><span class="preprocessor"></span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define MII_CR_RESET            0x8000  </span><span class="comment">/* 0 = normal, 1 = PHY reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_1000       0x0040</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_100        0x2000</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_10         0x0000</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">/* PHY Status Register */</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define MII_SR_EXTENDED_CAPS     0x0001 </span><span class="comment">/* Extended register capabilities */</span><span class="preprocessor"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define MII_SR_JABBER_DETECT     0x0002 </span><span class="comment">/* Jabber Detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define MII_SR_LINK_STATUS       0x0004 </span><span class="comment">/* Link Status 1 = link */</span><span class="preprocessor"></span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define MII_SR_AUTONEG_CAPS      0x0008 </span><span class="comment">/* Auto Neg Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define MII_SR_REMOTE_FAULT      0x0010 </span><span class="comment">/* Remote Fault Detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define MII_SR_AUTONEG_COMPLETE  0x0020 </span><span class="comment">/* Auto Neg Complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define MII_SR_PREAMBLE_SUPPRESS 0x0040 </span><span class="comment">/* Preamble may be suppressed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define MII_SR_EXTENDED_STATUS   0x0100 </span><span class="comment">/* Ext. status info in Reg 0x0F */</span><span class="preprocessor"></span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define MII_SR_100T2_HD_CAPS     0x0200 </span><span class="comment">/* 100T2 Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define MII_SR_100T2_FD_CAPS     0x0400 </span><span class="comment">/* 100T2 Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define MII_SR_10T_HD_CAPS       0x0800 </span><span class="comment">/* 10T   Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define MII_SR_10T_FD_CAPS       0x1000 </span><span class="comment">/* 10T   Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define MII_SR_100X_HD_CAPS      0x2000 </span><span class="comment">/* 100X  Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define MII_SR_100X_FD_CAPS      0x4000 </span><span class="comment">/* 100X  Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define MII_SR_100T4_CAPS        0x8000 </span><span class="comment">/* 100T4 Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">/* Autoneg Advertisement Register */</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define NWAY_AR_SELECTOR_FIELD   0x0001   </span><span class="comment">/* indicates IEEE 802.3 CSMA/CD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define NWAY_AR_10T_HD_CAPS      0x0020   </span><span class="comment">/* 10T   Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define NWAY_AR_10T_FD_CAPS      0x0040   </span><span class="comment">/* 10T   Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define NWAY_AR_100TX_HD_CAPS    0x0080   </span><span class="comment">/* 100TX Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define NWAY_AR_100TX_FD_CAPS    0x0100   </span><span class="comment">/* 100TX Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define NWAY_AR_100T4_CAPS       0x0200   </span><span class="comment">/* 100T4 Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define NWAY_AR_PAUSE            0x0400   </span><span class="comment">/* Pause operation desired */</span><span class="preprocessor"></span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define NWAY_AR_ASM_DIR          0x0800   </span><span class="comment">/* Asymmetric Pause Direction bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define NWAY_AR_REMOTE_FAULT     0x2000   </span><span class="comment">/* Remote Fault detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define NWAY_AR_NEXT_PAGE        0x8000   </span><span class="comment">/* Next Page ability supported */</span><span class="preprocessor"></span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">/* Link Partner Ability Register (Base Page) */</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define NWAY_LPAR_SELECTOR_FIELD 0x0000 </span><span class="comment">/* LP protocol selector field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define NWAY_LPAR_10T_HD_CAPS    0x0020 </span><span class="comment">/* LP is 10T   Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define NWAY_LPAR_10T_FD_CAPS    0x0040 </span><span class="comment">/* LP is 10T   Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define NWAY_LPAR_100TX_HD_CAPS  0x0080 </span><span class="comment">/* LP is 100TX Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define NWAY_LPAR_100TX_FD_CAPS  0x0100 </span><span class="comment">/* LP is 100TX Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define NWAY_LPAR_100T4_CAPS     0x0200 </span><span class="comment">/* LP is 100T4 Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define NWAY_LPAR_PAUSE          0x0400 </span><span class="comment">/* LP Pause operation desired */</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define NWAY_LPAR_ASM_DIR        0x0800 </span><span class="comment">/* LP Asymmetric Pause Direction bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define NWAY_LPAR_REMOTE_FAULT   0x2000 </span><span class="comment">/* LP has detected Remote Fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define NWAY_LPAR_ACKNOWLEDGE    0x4000 </span><span class="comment">/* LP has rx&#39;d link code word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define NWAY_LPAR_NEXT_PAGE      0x8000 </span><span class="comment">/* Next Page ability supported */</span><span class="preprocessor"></span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/* Autoneg Expansion Register */</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define NWAY_ER_LP_NWAY_CAPS      0x0001 </span><span class="comment">/* LP has Auto Neg Capability */</span><span class="preprocessor"></span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define NWAY_ER_PAGE_RXD          0x0002 </span><span class="comment">/* LP is 10T   Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define NWAY_ER_NEXT_PAGE_CAPS    0x0004 </span><span class="comment">/* LP is 10T   Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define NWAY_ER_LP_NEXT_PAGE_CAPS 0x0008 </span><span class="comment">/* LP is 100TX Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define NWAY_ER_PAR_DETECT_FAULT  0x0010 </span><span class="comment">/* LP is 100TX Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/* 1000BASE-T Control Register */</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define CR_1000T_ASYM_PAUSE      0x0080 </span><span class="comment">/* Advertise asymmetric pause bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define CR_1000T_HD_CAPS         0x0100 </span><span class="comment">/* Advertise 1000T HD capability */</span><span class="preprocessor"></span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define CR_1000T_FD_CAPS         0x0200 </span><span class="comment">/* Advertise 1000T FD capability  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define CR_1000T_REPEATER_DTE    0x0400 </span><span class="comment">/* 1=Repeater/switch device port */</span><span class="preprocessor"></span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                                        <span class="comment">/* 0=DTE device */</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define CR_1000T_MS_VALUE        0x0800 </span><span class="comment">/* 1=Configure PHY as Master */</span><span class="preprocessor"></span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                                        <span class="comment">/* 0=Configure PHY as Slave */</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define CR_1000T_MS_ENABLE       0x1000 </span><span class="comment">/* 1=Master/Slave manual config value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                                        <span class="comment">/* 0=Automatic Master/Slave config */</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_NORMAL 0x0000 </span><span class="comment">/* Normal Operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_1     0x2000 </span><span class="comment">/* Transmit Waveform test */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_2     0x4000 </span><span class="comment">/* Master Transmit Jitter test */</span><span class="preprocessor"></span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_3     0x6000 </span><span class="comment">/* Slave Transmit Jitter test */</span><span class="preprocessor"></span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_4     0x8000 </span><span class="comment">/* Transmitter Distortion test */</span><span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">/* 1000BASE-T Status Register */</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define SR_1000T_IDLE_ERROR_CNT   0x00FF </span><span class="comment">/* Num idle errors since last read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define SR_1000T_ASYM_PAUSE_DIR   0x0100 </span><span class="comment">/* LP asymmetric pause direction bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define SR_1000T_LP_HD_CAPS       0x0400 </span><span class="comment">/* LP is 1000T HD capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define SR_1000T_LP_FD_CAPS       0x0800 </span><span class="comment">/* LP is 1000T FD capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define SR_1000T_REMOTE_RX_STATUS 0x1000 </span><span class="comment">/* Remote receiver OK */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define SR_1000T_LOCAL_RX_STATUS  0x2000 </span><span class="comment">/* Local receiver OK */</span><span class="preprocessor"></span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define SR_1000T_MS_CONFIG_RES    0x4000 </span><span class="comment">/* 1=Local Tx is Master, 0=Slave */</span><span class="preprocessor"></span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define SR_1000T_MS_CONFIG_FAULT  0x8000 </span><span class="comment">/* Master/Slave config fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT 5</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">/* PHY 1000 MII Register/Bit Definitions */</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/* PHY Registers defined by IEEE */</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define PHY_CONTROL      0x00 </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define PHY_STATUS       0x01 </span><span class="comment">/* Status Regiser */</span><span class="preprocessor"></span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define PHY_ID1          0x02 </span><span class="comment">/* Phy Id Reg (word 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define PHY_ID2          0x03 </span><span class="comment">/* Phy Id Reg (word 2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define PHY_AUTONEG_ADV  0x04 </span><span class="comment">/* Autoneg Advertisement */</span><span class="preprocessor"></span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define PHY_LP_ABILITY   0x05 </span><span class="comment">/* Link Partner Ability (Base Page) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define PHY_AUTONEG_EXP  0x06 </span><span class="comment">/* Autoneg Expansion Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define PHY_NEXT_PAGE_TX 0x07 </span><span class="comment">/* Next Page Tx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define PHY_LP_NEXT_PAGE 0x08 </span><span class="comment">/* Link Partner Next Page */</span><span class="preprocessor"></span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define PHY_1000T_CTRL   0x09 </span><span class="comment">/* 1000Base-T Control Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define PHY_1000T_STATUS 0x0A </span><span class="comment">/* 1000Base-T Status Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define PHY_EXT_STATUS   0x0F </span><span class="comment">/* Extended Status Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">/* NVM Control */</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define E1000_EECD_SK        0x00000001 </span><span class="comment">/* NVM Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define E1000_EECD_CS        0x00000002 </span><span class="comment">/* NVM Chip Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define E1000_EECD_DI        0x00000004 </span><span class="comment">/* NVM Data In */</span><span class="preprocessor"></span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define E1000_EECD_DO        0x00000008 </span><span class="comment">/* NVM Data Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define E1000_EECD_FWE_MASK  0x00000030</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define E1000_EECD_FWE_DIS   0x00000010 </span><span class="comment">/* Disable FLASH writes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define E1000_EECD_FWE_EN    0x00000020 </span><span class="comment">/* Enable FLASH writes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define E1000_EECD_FWE_SHIFT 4</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define E1000_EECD_REQ       0x00000040 </span><span class="comment">/* NVM Access Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define E1000_EECD_GNT       0x00000080 </span><span class="comment">/* NVM Access Grant */</span><span class="preprocessor"></span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define E1000_EECD_PRES      0x00000100 </span><span class="comment">/* NVM Present */</span><span class="preprocessor"></span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define E1000_EECD_SIZE      0x00000200 </span><span class="comment">/* NVM Size (0=64 word 1=256 word) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">/* NVM Addressing bits based on type 0=small, 1=large */</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define E1000_EECD_ADDR_BITS 0x00000400</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define E1000_EECD_TYPE      0x00002000 </span><span class="comment">/* NVM Type (1-SPI, 0-Microwire) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define E1000_NVM_GRANT_ATTEMPTS   1000 </span><span class="comment">/* NVM # attempts to gain grant */</span><span class="preprocessor"></span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define E1000_EECD_AUTO_RD          0x00000200  </span><span class="comment">/* NVM Auto Read done */</span><span class="preprocessor"></span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define E1000_EECD_SIZE_EX_MASK     0x00007800  </span><span class="comment">/* NVM Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define E1000_EECD_SIZE_EX_SHIFT     11</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define E1000_EECD_NVADDS    0x00018000 </span><span class="comment">/* NVM Address Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define E1000_EECD_SELSHAD   0x00020000 </span><span class="comment">/* Select Shadow RAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define E1000_EECD_INITSRAM  0x00040000 </span><span class="comment">/* Initialize Shadow RAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define E1000_EECD_FLUPD     0x00080000 </span><span class="comment">/* Update FLASH */</span><span class="preprocessor"></span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define E1000_EECD_AUPDEN    0x00100000 </span><span class="comment">/* Enable Autonomous FLASH update */</span><span class="preprocessor"></span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define E1000_EECD_SHADV     0x00200000 </span><span class="comment">/* Shadow RAM Data Valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define E1000_EECD_SEC1VAL   0x00400000 </span><span class="comment">/* Sector One Valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define E1000_EECD_SECVAL_SHIFT      22</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define E1000_NVM_SWDPIN0   0x0001   </span><span class="comment">/* SWDPIN 0 NVM Value */</span><span class="preprocessor"></span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define E1000_NVM_LED_LOGIC 0x0020   </span><span class="comment">/* Led Logic Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define E1000_NVM_RW_REG_DATA   16   </span><span class="comment">/* Offset to data in NVM read/write registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define E1000_NVM_RW_REG_DONE   2    </span><span class="comment">/* Offset to READ/WRITE done bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define E1000_NVM_RW_REG_START  1    </span><span class="comment">/* Start operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define E1000_NVM_RW_ADDR_SHIFT 2    </span><span class="comment">/* Shift to the address bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define E1000_NVM_POLL_WRITE    1    </span><span class="comment">/* Flag for polling for write complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define E1000_NVM_POLL_READ     0    </span><span class="comment">/* Flag for polling for read complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define E1000_FLASH_UPDATES  2000</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/* NVM Word Offsets */</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define NVM_COMPAT                 0x0003</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define NVM_ID_LED_SETTINGS        0x0004</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define NVM_VERSION                0x0005</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define NVM_SERDES_AMPLITUDE       0x0006 </span><span class="comment">/* For SERDES output amplitude adjustment. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define NVM_PHY_CLASS_WORD         0x0007</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define NVM_INIT_CONTROL1_REG      0x000A</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define NVM_INIT_CONTROL2_REG      0x000F</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define NVM_SWDEF_PINS_CTRL_PORT_1 0x0010</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define NVM_INIT_CONTROL3_PORT_B   0x0014</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define NVM_INIT_3GIO_3            0x001A</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define NVM_SWDEF_PINS_CTRL_PORT_0 0x0020</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define NVM_INIT_CONTROL3_PORT_A   0x0024</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define NVM_CFG                    0x0012</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define NVM_FLASH_VERSION          0x0032</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define NVM_ALT_MAC_ADDR_PTR       0x0037</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define NVM_CHECKSUM_REG           0x003F</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define E1000_NVM_CFG_DONE_PORT_0  0x40000 </span><span class="comment">/* MNG config cycle done */</span><span class="preprocessor"></span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define E1000_NVM_CFG_DONE_PORT_1  0x80000 </span><span class="comment">/* ...for second port */</span><span class="preprocessor"></span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/* Mask bits for fields in Word 0x0f of the NVM */</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define NVM_WORD0F_PAUSE_MASK       0x3000</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define NVM_WORD0F_PAUSE            0x1000</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define NVM_WORD0F_ASM_DIR          0x2000</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define NVM_WORD0F_ANE              0x0800</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define NVM_WORD0F_SWPDIO_EXT_MASK  0x00F0</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define NVM_WORD0F_LPLU             0x0001</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">/* Mask bits for fields in Word 0x1a of the NVM */</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define NVM_WORD1A_ASPM_MASK  0x000C</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/* For checksumming, the sum of all words in the NVM should equal 0xBABA. */</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define NVM_SUM                    0xBABA</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define NVM_MAC_ADDR_OFFSET        0</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define NVM_PBA_OFFSET_0           8</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define NVM_PBA_OFFSET_1           9</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define NVM_RESERVED_WORD          0xFFFF</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define NVM_PHY_CLASS_A            0x8000</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define NVM_SERDES_AMPLITUDE_MASK  0x000F</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define NVM_SIZE_MASK              0x1C00</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define NVM_SIZE_SHIFT             10</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define NVM_WORD_SIZE_BASE_SHIFT   6</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define NVM_SWDPIO_EXT_SHIFT       4</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">/* NVM Commands - Microwire */</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define NVM_READ_OPCODE_MICROWIRE  0x6  </span><span class="comment">/* NVM read opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define NVM_WRITE_OPCODE_MICROWIRE 0x5  </span><span class="comment">/* NVM write opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define NVM_ERASE_OPCODE_MICROWIRE 0x7  </span><span class="comment">/* NVM erase opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define NVM_EWEN_OPCODE_MICROWIRE  0x13 </span><span class="comment">/* NVM erase/write enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define NVM_EWDS_OPCODE_MICROWIRE  0x10 </span><span class="comment">/* NVM erast/write disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">/* NVM Commands - SPI */</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define NVM_MAX_RETRY_SPI          5000 </span><span class="comment">/* Max wait of 5ms, for RDY signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define NVM_READ_OPCODE_SPI        0x03 </span><span class="comment">/* NVM read opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define NVM_WRITE_OPCODE_SPI       0x02 </span><span class="comment">/* NVM write opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define NVM_A8_OPCODE_SPI          0x08 </span><span class="comment">/* opcode bit-3 = address bit-8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define NVM_WREN_OPCODE_SPI        0x06 </span><span class="comment">/* NVM set Write Enable latch */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define NVM_WRDI_OPCODE_SPI        0x04 </span><span class="comment">/* NVM reset Write Enable latch */</span><span class="preprocessor"></span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define NVM_RDSR_OPCODE_SPI        0x05 </span><span class="comment">/* NVM read Status register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define NVM_WRSR_OPCODE_SPI        0x01 </span><span class="comment">/* NVM write Status register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">/* SPI NVM Status Register */</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define NVM_STATUS_RDY_SPI         0x01</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define NVM_STATUS_WEN_SPI         0x02</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define NVM_STATUS_BP0_SPI         0x04</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define NVM_STATUS_BP1_SPI         0x08</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define NVM_STATUS_WPEN_SPI        0x80</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">/* Word definitions for ID LED Settings */</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define ID_LED_RESERVED_0000 0x0000</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define ID_LED_RESERVED_FFFF 0xFFFF</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define ID_LED_DEFAULT       ((ID_LED_OFF1_ON2  &lt;&lt; 12) | \</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">                              (ID_LED_OFF1_OFF2 &lt;&lt;  8) | \</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">                              (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">                              (ID_LED_DEF1_DEF2))</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define ID_LED_DEF1_DEF2     0x1</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define ID_LED_DEF1_ON2      0x2</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define ID_LED_DEF1_OFF2     0x3</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define ID_LED_ON1_DEF2      0x4</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define ID_LED_ON1_ON2       0x5</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define ID_LED_ON1_OFF2      0x6</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define ID_LED_OFF1_DEF2     0x7</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define ID_LED_OFF1_ON2      0x8</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define ID_LED_OFF1_OFF2     0x9</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define IGP_ACTIVITY_LED_MASK   0xFFFFF0FF</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define IGP_ACTIVITY_LED_ENABLE 0x0300</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define IGP_LED3_MODE           0x07000000</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">/* PCI/PCI-X/PCI-EX Config space */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define PCIX_COMMAND_REGISTER        0xE6</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define PCIX_STATUS_REGISTER_LO      0xE8</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define PCIX_STATUS_REGISTER_HI      0xEA</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_REGISTER     0x0E</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define PCIE_LINK_STATUS             0x12</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define PCIX_COMMAND_MMRBC_MASK      0x000C</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define PCIX_COMMAND_MMRBC_SHIFT     0x2</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_MASK    0x0060</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_SHIFT   0x5</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_4K      0x3</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_2K      0x2</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define PCIX_STATUS_LO_FUNC_MASK     0x7</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_MULTIFUNC    0x80</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define PCIE_LINK_WIDTH_MASK         0x3F0</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define PCIE_LINK_WIDTH_SHIFT        4</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#ifndef ETH_ADDR_LEN</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define ETH_ADDR_LEN                 6</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define PHY_REVISION_MASK      0xFFFFFFF0</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define MAX_PHY_REG_ADDRESS    0x1F  </span><span class="comment">/* 5 bit address bus (0-0x1F) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define MAX_PHY_MULTI_PAGE_REG 0xF</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">/* Bit definitions for valid PHY IDs. */</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment"> * I = Integrated</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"> * E = External</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define M88E1000_E_PHY_ID    0x01410C50</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define M88E1000_I_PHY_ID    0x01410C30</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define M88E1011_I_PHY_ID    0x01410C20</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define IGP01E1000_I_PHY_ID  0x02A80380</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define M88E1011_I_REV_4     0x04</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define M88E1111_I_PHY_ID    0x01410CC0</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define GG82563_E_PHY_ID     0x01410CA0</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define IGP03E1000_E_PHY_ID  0x02A80390</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define IFE_E_PHY_ID         0x02A80330</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define IFE_PLUS_E_PHY_ID    0x02A80320</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define IFE_C_E_PHY_ID       0x02A80310</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define M88_VENDOR           0x0141</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">/* M88E1000 Specific Registers */</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define M88E1000_PHY_SPEC_CTRL     0x10  </span><span class="comment">/* PHY Specific Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define M88E1000_PHY_SPEC_STATUS   0x11  </span><span class="comment">/* PHY Specific Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define M88E1000_INT_ENABLE        0x12  </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define M88E1000_INT_STATUS        0x13  </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define M88E1000_EXT_PHY_SPEC_CTRL 0x14  </span><span class="comment">/* Extended PHY Specific Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define M88E1000_RX_ERR_CNTR       0x15  </span><span class="comment">/* Receive Error Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define M88E1000_PHY_EXT_CTRL      0x1A  </span><span class="comment">/* PHY extend control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define M88E1000_PHY_PAGE_SELECT   0x1D  </span><span class="comment">/* Reg 29 for page number setting */</span><span class="preprocessor"></span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define M88E1000_PHY_GEN_CONTROL   0x1E  </span><span class="comment">/* Its meaning depends on reg 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define M88E1000_PHY_VCO_REG_BIT8  0x100 </span><span class="comment">/* Bits 8 &amp; 11 are adjusted for */</span><span class="preprocessor"></span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define M88E1000_PHY_VCO_REG_BIT11 0x800    </span><span class="comment">/* improved BER performance */</span><span class="preprocessor"></span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">/* M88E1000 PHY Specific Control Register */</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_JABBER_DISABLE    0x0001 </span><span class="comment">/* 1=Jabber Function disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_POLARITY_REVERSAL 0x0002 </span><span class="comment">/* 1=Polarity Reversal enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_SQE_TEST          0x0004 </span><span class="comment">/* 1=SQE Test enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">/* 1=CLK125 low, 0=CLK125 toggling */</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_CLK125_DISABLE    0x0010</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_MDI_MANUAL_MODE  0x0000  </span><span class="comment">/* MDI Crossover Mode bits 6:5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;                                               <span class="comment">/* Manual MDI configuration */</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020  </span><span class="comment">/* Manual MDIX configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">/* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_AUTO_X_1000T     0x0040</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/* Auto crossover enabled all speeds */</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_AUTO_X_MODE      0x0060</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"> * 1=Enable Extended 10BASE-T distance (Lower 10BASE-T Rx Threshold</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment"> * 0=Normal 10BASE-T Rx Threshold</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_EN_10BT_EXT_DIST 0x0080</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">/* 1=5-bit interface in 100BASE-TX, 0=MII interface in 100BASE-TX */</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_MII_5BIT_ENABLE      0x0100</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_SCRAMBLER_DISABLE    0x0200 </span><span class="comment">/* 1=Scrambler disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_FORCE_LINK_GOOD      0x0400 </span><span class="comment">/* 1=Force link good */</span><span class="preprocessor"></span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_ASSERT_CRS_ON_TX     0x0800 </span><span class="comment">/* 1=Assert CRS on Transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">/* M88E1000 PHY Specific Status Register */</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_JABBER             0x0001 </span><span class="comment">/* 1=Jabber */</span><span class="preprocessor"></span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_REV_POLARITY       0x0002 </span><span class="comment">/* 1=Polarity reversed */</span><span class="preprocessor"></span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_DOWNSHIFT          0x0020 </span><span class="comment">/* 1=Downshifted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_MDIX               0x0040 </span><span class="comment">/* 1=MDIX; 0=MDI */</span><span class="preprocessor"></span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment"> * 0 = &lt;50M</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment"> * 1 = 50-80M</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"> * 2 = 80-110M</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment"> * 3 = 110-140M</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment"> * 4 = &gt;140M</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_CABLE_LENGTH       0x0380</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_LINK               0x0400 </span><span class="comment">/* 1=Link up, 0=Link down */</span><span class="preprocessor"></span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_SPD_DPLX_RESOLVED  0x0800 </span><span class="comment">/* 1=Speed &amp; Duplex resolved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_PAGE_RCVD          0x1000 </span><span class="comment">/* 1=Page received */</span><span class="preprocessor"></span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_DPLX               0x2000 </span><span class="comment">/* 1=Duplex 0=Half Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_SPEED              0xC000 </span><span class="comment">/* Speed, bits 14:15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_10MBS              0x0000 </span><span class="comment">/* 00=10Mbs */</span><span class="preprocessor"></span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_100MBS             0x4000 </span><span class="comment">/* 01=100Mbs */</span><span class="preprocessor"></span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_1000MBS            0x8000 </span><span class="comment">/* 10=1000Mbs */</span><span class="preprocessor"></span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">/* M88E1000 Extended PHY Specific Control Register */</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_FIBER_LOOPBACK 0x4000 </span><span class="comment">/* 1=Fiber loopback */</span><span class="preprocessor"></span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment"> * 1 = Lost lock detect enabled.</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment"> * Will assert lost lock and bring</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment"> * link down if idle not seen</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"> * within 1ms in 1000BASE-T</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_DOWN_NO_IDLE   0x8000</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment"> * Number of times we will attempt to autonegotiate before downshifting if we</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment"> * are the master</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X   0x0000</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_2X   0x0400</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_3X   0x0800</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_4X   0x0C00</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"> * Number of times we will attempt to autonegotiate before downshifting if we</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment"> * are the slave</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK  0x0300</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS   0x0000</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X    0x0100</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X    0x0200</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X    0x0300</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_TX_CLK_2_5     0x0060 </span><span class="comment">/* 2.5 MHz TX_CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_TX_CLK_25      0x0070 </span><span class="comment">/* 25  MHz TX_CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_TX_CLK_0       0x0000 </span><span class="comment">/* NO  TX_CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">/* M88EC018 Rev 2 specific DownShift settings */</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK  0x0E00</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X    0x0000</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X    0x0200</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X    0x0400</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X    0x0600</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X    0x0800</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X    0x0A00</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X    0x0C00</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X    0x0E00</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment"> * Bits...</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment"> * 15-5: page</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment"> * 4-0: register offset</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define GG82563_PAGE_SHIFT        5</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define GG82563_REG(page, reg)    \</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">        (((page) &lt;&lt; GG82563_PAGE_SHIFT) | ((reg) &amp; MAX_PHY_REG_ADDRESS))</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define GG82563_MIN_ALT_REG       30</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/* GG82563 Specific Registers */</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define GG82563_PHY_SPEC_CTRL           \</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">        GG82563_REG(0, 16) </span><span class="comment">/* PHY Specific Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define GG82563_PHY_SPEC_STATUS         \</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">        GG82563_REG(0, 17) </span><span class="comment">/* PHY Specific Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define GG82563_PHY_INT_ENABLE          \</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">        GG82563_REG(0, 18) </span><span class="comment">/* Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define GG82563_PHY_SPEC_STATUS_2       \</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">        GG82563_REG(0, 19) </span><span class="comment">/* PHY Specific Status 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define GG82563_PHY_RX_ERR_CNTR         \</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">        GG82563_REG(0, 21) </span><span class="comment">/* Receive Error Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define GG82563_PHY_PAGE_SELECT         \</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">        GG82563_REG(0, 22) </span><span class="comment">/* Page Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define GG82563_PHY_SPEC_CTRL_2         \</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">        GG82563_REG(0, 26) </span><span class="comment">/* PHY Specific Control 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define GG82563_PHY_PAGE_SELECT_ALT     \</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">        GG82563_REG(0, 29) </span><span class="comment">/* Alternate Page Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define GG82563_PHY_TEST_CLK_CTRL       \</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">        GG82563_REG(0, 30) </span><span class="comment">/* Test Clock Control (use reg. 29 to select) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define GG82563_PHY_MAC_SPEC_CTRL       \</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">        GG82563_REG(2, 21) </span><span class="comment">/* MAC Specific Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define GG82563_PHY_MAC_SPEC_CTRL_2     \</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">        GG82563_REG(2, 26) </span><span class="comment">/* MAC Specific Control 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define GG82563_PHY_DSP_DISTANCE    \</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">        GG82563_REG(5, 26) </span><span class="comment">/* DSP Distance */</span><span class="preprocessor"></span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">/* Page 193 - Port Control Registers */</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_MODE_CTRL   \</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">        GG82563_REG(193, 16) </span><span class="comment">/* Kumeran Mode Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define GG82563_PHY_PORT_RESET          \</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">        GG82563_REG(193, 17) </span><span class="comment">/* Port Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define GG82563_PHY_REVISION_ID         \</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">        GG82563_REG(193, 18) </span><span class="comment">/* Revision ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define GG82563_PHY_DEVICE_ID           \</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">        GG82563_REG(193, 19) </span><span class="comment">/* Device ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define GG82563_PHY_PWR_MGMT_CTRL       \</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">        GG82563_REG(193, 20) </span><span class="comment">/* Power Management Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define GG82563_PHY_RATE_ADAPT_CTRL     \</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">        GG82563_REG(193, 25) </span><span class="comment">/* Rate Adaptation Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/* Page 194 - KMRN Registers */</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_FIFO_CTRL_STAT \</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">        GG82563_REG(194, 16) </span><span class="comment">/* FIFO&#39;s Control/Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_CTRL           \</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">        GG82563_REG(194, 17) </span><span class="comment">/* Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define GG82563_PHY_INBAND_CTRL         \</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">        GG82563_REG(194, 18) </span><span class="comment">/* Inband Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_DIAGNOSTIC     \</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">        GG82563_REG(194, 19) </span><span class="comment">/* Diagnostic */</span><span class="preprocessor"></span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define GG82563_PHY_ACK_TIMEOUTS        \</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">        GG82563_REG(194, 20) </span><span class="comment">/* Acknowledge Timeouts */</span><span class="preprocessor"></span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define GG82563_PHY_ADV_ABILITY         \</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">        GG82563_REG(194, 21) </span><span class="comment">/* Advertised Ability */</span><span class="preprocessor"></span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define GG82563_PHY_LINK_PARTNER_ADV_ABILITY \</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">        GG82563_REG(194, 23) </span><span class="comment">/* Link Partner Advertised Ability */</span><span class="preprocessor"></span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define GG82563_PHY_ADV_NEXT_PAGE       \</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">        GG82563_REG(194, 24) </span><span class="comment">/* Advertised Next Page */</span><span class="preprocessor"></span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define GG82563_PHY_LINK_PARTNER_ADV_NEXT_PAGE \</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">        GG82563_REG(194, 25) </span><span class="comment">/* Link Partner Advertised Next page */</span><span class="preprocessor"></span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_MISC           \</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">        GG82563_REG(194, 26) </span><span class="comment">/* Misc. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">/* MDI Control */</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define E1000_MDIC_DATA_MASK 0x0000FFFF</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define E1000_MDIC_REG_MASK  0x001F0000</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define E1000_MDIC_REG_SHIFT 16</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define E1000_MDIC_PHY_MASK  0x03E00000</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define E1000_MDIC_PHY_SHIFT 21</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define E1000_MDIC_OP_WRITE  0x04000000</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define E1000_MDIC_OP_READ   0x08000000</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define E1000_MDIC_READY     0x10000000</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define E1000_MDIC_INT_EN    0x20000000</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define E1000_MDIC_ERROR     0x40000000</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">/* SerDes Control */</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define E1000_GEN_CTL_READY             0x80000000</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define E1000_GEN_CTL_ADDRESS_SHIFT     8</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define E1000_GEN_POLL_TIMEOUT          640</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_0de1d64efa6df97eacc8f5b0f9da3e59.html">drivers</a></li><li class="navelem"><a class="el" href="dir_8faba7cfaeef8234fe60b782e3350bd8.html">net</a></li><li class="navelem"><a class="el" href="dir_b40c2ec8bd1b55402825a7a72dd0f8ab.html">drivers</a></li><li class="navelem"><a class="el" href="dir_8341dc431fa84438cf7fad930fafb465.html">experimental</a></li><li class="navelem"><a class="el" href="dir_10a5c7a9d35d3de842c4b4011e324e8e.html">e1000</a></li><li class="navelem"><b>e1000_defines.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
