# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
vsim work.cpu_tb -voptargs=+acc
# vsim work.cpu_tb -voptargs="+acc" 
# Start time: 08:44:55 on Nov 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/sim/testbench/cpu_tb.sv(43): (vopt-13259) Missing instance name in instantiation of module/program/interface 'tomasulo_cpu'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 08:44:57 on Nov 30,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 4
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 08:45:48 on Nov 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/tomasulo_cpu.sv(123): (vopt-13259) Missing instance name in instantiation of module/program/interface 'tomasulo_back_end_cluster'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 08:45:49 on Nov 30,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 08:47:05 on Nov 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/alu_queue/alu_reservation_queue.sv(182): (vopt-13259) Missing instance name in instantiation of module/program/interface 'mux_param'.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv(107): (vopt-13259) Missing instance name in instantiation of module/program/interface 'alu_unit'.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(175): (vopt-13259) Missing instance name in instantiation of module/program/interface 'mux_param'.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(190): (vopt-13259) Missing instance name in instantiation of module/program/interface 'mux_param'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=1.
# Error loading design
# End time: 08:47:07 on Nov 30,2024, Elapsed time: 0:00:02
# Errors: 4, Warnings: 3
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 08:52:42 on Nov 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/alu_unit.sv(69): (vopt-13259) Missing instance name in instantiation of module/program/interface 'cond_ctrl'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 08:52:43 on Nov 30,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 08:53:50 on Nov 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_reg.sv(63): (vopt-7063) Failed to find 'queue_bus_in' in hierarchical name 'queue_bus_in.op2_data'.
#         Region: cpu_tb.CPU.BACKEND.AGU_QUEUE.reg_station[1].RES_REG
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_reg.sv(65): (vopt-7063) Failed to find 'queue_bus_in' in hierarchical name 'queue_bus_in.op2_data_valid'.
#         Region: cpu_tb.CPU.BACKEND.AGU_QUEUE.reg_station[1].RES_REG
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_reg.sv(59): (vopt-7063) Failed to find 'queue_bus_in' in hierarchical name 'queue_bus_in.op2_data'.
#         Region: cpu_tb.CPU.BACKEND.DIV_QUEUE.reg_station[1].RES_REG
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_reg.sv(61): (vopt-7063) Failed to find 'queue_bus_in' in hierarchical name 'queue_bus_in.op2_data_valid'.
#         Region: cpu_tb.CPU.BACKEND.DIV_QUEUE.reg_station[1].RES_REG
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/alu_queue/alu_reservation_reg.sv(61): (vopt-7063) Failed to find 'queue_bus_in' in hierarchical name 'queue_bus_in.op2_data'.
#         Region: cpu_tb.CPU.BACKEND.ALU_QUEUE.reg_station[1].RES_REG
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/alu_queue/alu_reservation_reg.sv(63): (vopt-7063) Failed to find 'queue_bus_in' in hierarchical name 'queue_bus_in.op2_data_valid'.
#         Region: cpu_tb.CPU.BACKEND.ALU_QUEUE.reg_station[1].RES_REG
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=1.
# Error loading design
# End time: 08:53:51 on Nov 30,2024, Elapsed time: 0:00:01
# Errors: 6, Warnings: 3
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 08:56:46 on Nov 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(203): (vopt-2912) Port 'c' not found in module 'adder_param' (4th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 08:56:47 on Nov 30,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 08:58:23 on Nov 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "div_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/sim/testbench/cpu_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/alu_queue/alu_reservation_queue.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ALU_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/alu_unit.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ALU_EX File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/alu_unit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ALU_EX File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/MUL_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/mult_unit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/MULT_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/mult_unit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/MULT_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/DIV_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 175
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/DIV_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/DIV_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/AGU_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/agu_unit.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/AGU File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 275
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/agu_unit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/AGU File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 275
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'int_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'mult_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'div_result'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'div_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'load_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (128) for port 'p_mem_data'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/tomasulo_cpu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/sim/testbench/cpu_tb.sv Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/MUL_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/mult_unit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/MULT_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/mult_unit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/MULT_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/DIV_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 175
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/DIV_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/DIV_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/AGU_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/agu_unit.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/AGU File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 275
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/agu_unit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/AGU File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 275
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'mult_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'div_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'load_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/MUL_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/mult_unit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/MULT_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/mult_unit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/MULT_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/DIV_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 175
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/DIV_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/DIV_UNIT File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'queue_rd_tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/AGU_QUEUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_in'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/agu_unit.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/AGU File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 275
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'tag_out'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/agu_unit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/AGU File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 275
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'mult_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'div_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'load_tag'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_unit/issue_unit.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/CPU/BACKEND/ISSUE File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/back_end.sv Line: 294
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
add wave -position insertpoint  \
sim:/cpu_tb/clk \
sim:/cpu_tb/rst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: frfdm  Hostname: FAFILAPTOP  ProcessID: 1716
#           Attempting to use alternate WLF file "./wlft4fexyd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4fexyd
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv failed with 1 errors.
# 40 compiles, 1 failed with 1 error.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/cpu_tb/CPU/FRONTEND/cdb/*
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/REG_FILE/REG_OUT_ARRAY
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_alu_en \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_agu_en \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_mul_en \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_div_en
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/valid_arr
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MUL_QUEUE/ready_arr
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ready_arr
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/DIV_QUEUE/ready_arr
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/ready_arr
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "div_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/ifq_pc
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/issue_valid
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/RES_REG0/READY_REG/DATA_OUT
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[1]/RES_REG/READY_REG/DATA_OUT}
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[2]/RES_REG/READY_REG/DATA_OUT}
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/READY_REG/DATA_OUT}
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[1]/RES_REG/READY_REG/DATA_IN}
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/op1_data_valid_to_reg}
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/op2_data_valid_to_reg}
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/updt_op1}
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/updt_op2}
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/updt_op1} \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/updt_op2} \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_op1_data_valid_out} \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_op2_data_valid_out} \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/op1_data_valid_to_reg} \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/op2_data_valid_to_reg}
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/updt_op1} \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/updt_op1_from_cdb}
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_rd_tag_valid_in} \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/cdb_data_valid}
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/update_selector/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/reg_shift
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv failed with 1 errors.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 1 error.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv failed with 1 errors.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 1 error.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/reg_shift
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/reg_updt_op1
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/reg_updt_op2
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/REG_STATUS
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/issue_valid
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ready_arr
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/output_selector
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/ex_done
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__6)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__7)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv failed with 1 errors.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 1 error.
# Compile of issue_ctrl.sv failed with 1 errors.
# Compile of issue_ctrl.sv was successful.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(81): (vopt-2685) [TFMPC] - Too few port connections for 'AGU_ISSUE_CTRL'.  Expected 20, found 19.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(81): (vopt-2718) [TFMPC] - Missing connection for port 'flush'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(76): (vopt-2685) [TFMPC] - Too few port connections for 'MD_ISSUE_CTRL'.  Expected 20, found 19.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(76): (vopt-2718) [TFMPC] - Missing connection for port 'flush'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__5)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__6)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__5)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__6)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(81): (vopt-2685) [TFMPC] - Too few port connections for 'AGU_ISSUE_CTRL'.  Expected 21, found 19.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(81): (vopt-2718) [TFMPC] - Missing connection for port 'flush'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/agu_queue/agu_reservation_queue.sv(81): (vopt-2718) [TFMPC] - Missing connection for port 'entry_valid'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(76): (vopt-2685) [TFMPC] - Too few port connections for 'MD_ISSUE_CTRL'.  Expected 21, found 19.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(76): (vopt-2718) [TFMPC] - Missing connection for port 'flush'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(76): (vopt-2718) [TFMPC] - Missing connection for port 'entry_valid'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param(fast__2)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__5)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__6)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/MUL_QUEUE/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(79): (vopt-2685) [TFMPC] - Too few port connections for 'MD_ISSUE_CTRL'.  Expected 21, found 20.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(79): (vopt-2718) [TFMPC] - Missing connection for port 'flush'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(103): (vopt-2685) [TFMPC] - Too few port connections for 'RES_REG0'.  Expected 32, found 30.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(103): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_out'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(103): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_in'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(140): (vopt-2685) [TFMPC] - Too few port connections for 'RES_REG'.  Expected 32, found 30.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(140): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_out'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(140): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_in'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(140): (vopt-2685) [TFMPC] - Too few port connections for 'RES_REG'.  Expected 32, found 30.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(140): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_out'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(140): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_in'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(140): (vopt-2685) [TFMPC] - Too few port connections for 'RES_REG'.  Expected 32, found 30.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(140): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_out'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(140): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_in'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=15.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MUL_QUEUE/flush_reg
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(104): (vopt-2685) [TFMPC] - Too few port connections for 'RES_REG0'.  Expected 32, found 30.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(104): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_out'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(104): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_in'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(141): (vopt-2685) [TFMPC] - Too few port connections for 'RES_REG'.  Expected 32, found 30.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(141): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_out'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(141): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_in'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(141): (vopt-2685) [TFMPC] - Too few port connections for 'RES_REG'.  Expected 32, found 30.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(141): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_out'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(141): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_in'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(141): (vopt-2685) [TFMPC] - Too few port connections for 'RES_REG'.  Expected 32, found 30.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(141): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_out'.
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/issue_queue/mul_div_queue/mul_div_reservation_queue.sv(141): (vopt-2718) [TFMPC] - Missing connection for port 'reg_valid_in'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MULT_UNIT/op1
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MULT_UNIT/op2
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MULT_UNIT/funct3
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MULT_UNIT/P
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MULT_UNIT/tag_out_reg
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MULT_UNIT/tag_out_valid_reg
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MULT_UNIT/mult_res
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/MULT_UNIT/res
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param(fast__3)
# Loading work.reg_param(fast__4)
# Loading work.reg_param(fast__5)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 190 ns  Iteration: 2  Process: /cpu_tb/CPU/BACKEND/DIV_UNIT/#ALWAYS#21(out_comb) File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv Line: 31
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/DIV_UNIT/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 190 ns  Iteration: 2  Process: /cpu_tb/CPU/BACKEND/DIV_UNIT/#ALWAYS#21(out_comb) File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv Line: 31
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv failed with 1 errors.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 1 error.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv failed with 1 errors.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 1 error.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "div_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 190 ns  Iteration: 2  Process: /cpu_tb/CPU/BACKEND/DIV_UNIT/#ALWAYS#22(out_comb) File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv Line: 33
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "div_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 190 ns  Iteration: 2  Process: /cpu_tb/CPU/BACKEND/DIV_UNIT/#ALWAYS#22(out_comb) File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/excecution/division_unit.sv Line: 33
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "div_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/DIV_UNIT/*
run
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/DIV_QUEUE/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/DIV_UNIT/queue_en
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/DIV_UNIT/busy
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/DIV_UNIT/res
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ISSUE/DIV_SEL_PIPE/pipe_out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "div_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ISSUE/DIV_SEL_PIPE/pipe_in
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ISSUE/issue_div_temp
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv failed with 7 errors.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 7 errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/*
add wave -position insertpoint  \
sim:/cpu_tb/RAM/ADD
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_EX/op1
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_EX/op2
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_EX/res
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/IMM_GEN/imm
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_rd_tag
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_rd_tag_valid
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/AGU/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
sim:/cpu_tb/RAM/DATA_MEM
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
sim:/cpu_tb/dmem_we
add wave -position insertpoint  \
sim:/cpu_tb/dmem_addr
add wave -position insertpoint  \
sim:/cpu_tb/dmem_data_w
add wave -position insertpoint  \
sim:/cpu_tb/dmem_data_r
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
run
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/*
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/ALU_EX/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/ISSUE/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/nstall
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_alu_en
restart
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/REG_STATUS
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/valid
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
add wave -position insertpoint sim:/cpu_tb/CPU/FRONTEND/cdb/*
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/REG_FILE/REG_OUT_ARRAY
add wave -position insertpoint  \
sim:/cpu_tb/RAM/DATA_MEM
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
run
# ** Warning: (vsim-7) Failed to open readmem file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/beginbubble_selection_sort.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
# ** Error (suppressible): (vsim-12003) Variable '/cpu_tb/RAM/DATA_MEM' written by continuous and procedural assignments. See C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/memory_block.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/sim/testbench/cpu_tb.sv Line: 34
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 08:58:23 on Nov 30,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: frfdm  Hostname: FAFILAPTOP  ProcessID: 1716
#           Attempting to use alternate WLF file "./wlft7hc3k0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7hc3k0
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/AGU/data_out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/AGU/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
add wave -position 25  sim:/cpu_tb/CPU/FRONTEND/queue_agu_en
add wave -position 26  sim:/cpu_tb/CPU/FRONTEND/queue_agu_ls
add wave -position 27  sim:/cpu_tb/CPU/FRONTEND/queue_agu_imm
add wave -position 28  sim:/cpu_tb/CPU/FRONTEND/queue_op1_data
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/rs1_reg_data
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
add wave -position 3  sim:/cpu_tb/RAM/ADD
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/AGU_ISSUE_CTRL/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/AGU_ISSUE_CTRL/op1_updt_en
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/AGU_ISSUE_CTRL/op1_updt_from_cdb
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/AGU_ISSUE_CTRL/op2_updt_en
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/AGU_ISSUE_CTRL/op2_updt_from_cdb
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/AGU_ISSUE_CTRL/updt_cmn
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/FIFO/fifo_data
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/FIFO/read_ptr
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/FIFO/write_ptr
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/FIFO/fifo_full
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/FIFO/fifo_empty
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv failed with 2 errors.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 2 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv failed with 5 errors.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 5 errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful with warnings.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 113 of file "C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/assembly/bin/bubble_selection_sort.txt". (Current address [112], address range [0:111])    : C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/rom.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/ROM
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful with warnings.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv failed with 2 errors.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 2 errors.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv failed with 2 errors.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 2 errors.
# Compile of tag_fifo.sv failed with 2 errors.
# Compile of tag_fifo.sv was successful.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position 4  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/alu_full
add wave -position 5  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/mul_full
add wave -position 6  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/agu_full
add wave -position 7  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/div_full
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/ready_arr
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/flush_reg
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/ex_done
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/issue_valid
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/output_selector
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/AGU_ISSUE_CTRL/reg_shift
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv failed with 1 errors.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 1 failed with 1 error.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
run
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
sim:/cpu_tb/CPU/FRONTEND/queue_rd_tag
add wave -position 9  sim:/cpu_tb/CPU/FRONTEND/queue_rd_tag_valid
add wave -position 10  sim:/cpu_tb/CPU/FRONTEND/queue_op1_data
add wave -position 11  sim:/cpu_tb/CPU/FRONTEND/queue_op1_tag
add wave -position 12  sim:/cpu_tb/CPU/FRONTEND/queue_op1_data_valid
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op1_data_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op1_data_in
add wave -position 100  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op1_data_in
add wave -position 100  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/RES_REG0/queue_op1_data_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_rd_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[2]/RES_REG/queue_rd_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[2]/RES_REG/ready
add wave -position 101  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/ready
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_EX/res
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/int_ready
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/ls_ready
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/int_done
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/ls_done
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/lru_bit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/flush_reg
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/reg_shift
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/output_selector
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/REG_STATUS
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/entry_valid
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/updt_cmn_block
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position 13  sim:/cpu_tb/CPU/BACKEND/queue_agu_full
add wave -position insertpoint sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/AGU_ISSUE_CTRL/*
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ISSUE/ls_done
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
add wave -position 15  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_full
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_EX/branch
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_EX/branch_taken
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_alu_ext_out}
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[2]/RES_REG/queue_alu_ext_out}
add wave -position insertpoint  \
{sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[1]/RES_REG/queue_alu_ext_out}
add wave -position insertpoint  \
sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/RES_REG0/queue_alu_ext_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op1_data_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op1_tag_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op1_data_valid_in
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/nstall
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/STALLER/state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_rd_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_op1_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[2]/RES_REG/updt_op1
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[2]/RES_REG/queue_op1_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[1]/RES_REG/queue_op1_tag_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[1]/RES_REG/queue_op1_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/RES_REG0/queue_op1_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/RES_REG0/queue_op2_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[1]/RES_REG/queue_op2_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[2]/RES_REG/queue_op2_tag_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_op2_tag_out
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position 36  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op1_data_in
add wave -position 37  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op1_data_valid_in
add wave -position 38  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op2_data_in
add wave -position 39  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op2_data_valid_in
add wave -position 39  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op2_tag_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ready_arr
add wave -position 37  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/queue_op1_tag_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/int_done
add wave -position 45  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/reg_station[3]/RES_REG/ready
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_op1_data_valid_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_op2_data_valid_out
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/op1_updt_from_cdb_arr
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/reg_station[3]/RES_REG/queue_rd_tag_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ALU_QUEUE/ALU_ISSUE_CTRL/reg_shift
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
run
run
run
run
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/queue_op1_data_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/queue_op1_tag_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/queue_op1_data_valid_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/queue_op2_data_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/queue_op2_tag_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/queue_op2_data_valid_in
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/ready_arr
add wave -position end  sim:/cpu_tb/RAM/we
add wave -position 47  sim:/cpu_tb/CPU/BACKEND/ISSUE/ls_done
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/ls_ready
add wave -position end  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/issue_valid
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
run
add wave -position 13  sim:/cpu_tb/RAM/clk
add wave -position 14  sim:/cpu_tb/RAM/ADD
add wave -position 15  sim:/cpu_tb/RAM/we
add wave -position 16  sim:/cpu_tb/RAM/DW
add wave -position 17  sim:/cpu_tb/RAM/DR
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/IFQ/BUFF_OUT
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
run
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/IFQ/BUFF/BUFF_DAT
add wave -position 29  sim:/cpu_tb/CPU/FRONTEND/IFQ/pc_out
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_op1_data
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_op1_tag
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_op1_data_valid
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_op2_data
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_op2_tag
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_op2_data_valid
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_rd_tag
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/queue_rd_tag_valid
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/alu_en
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/agu_en
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/mul_en
add wave -position end  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/div_en
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv failed with 3 errors.
# 40 compiles, 1 failed with 3 errors.
# Compile of cpu_tb.sv failed with 3 errors.
# Compile of cpu_tb.sv failed with 2 errors.
# Compile of cpu_tb.sv was successful.
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# Compile of alu_reservation_queue.sv was successful.
# Compile of alu_reservation_reg.sv was successful.
# Compile of mul_div_reservation_queue.sv was successful.
# Compile of mul_div_reservation_reg.sv was successful.
# Compile of agu_reservation_queue.sv was successful.
# Compile of agu_reservation_reg.sv was successful.
# Compile of issue_ctrl.sv was successful.
# Compile of agu_unit.sv was successful.
# Compile of alu_param.v was successful.
# Compile of alu_unit.sv was successful.
# Compile of cond_ctrl.sv was successful.
# Compile of division_unit.sv was successful.
# Compile of mult_unit.sv was successful.
# Compile of memory_block.sv was successful.
# Compile of cdb_slot.sv was successful.
# Compile of dummy_pipe.sv was successful.
# Compile of issue_unit.sv was successful.
# Compile of lru_ctrl.sv was successful.
# Compile of back_end.sv was successful.
# Compile of tomasulo_cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# 40 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum int cpu_tb.<enum#1>' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/sim/testbench/cpu_tb.sv Line: 73
add wave -position end  sim:/cpu_tb/cdb_queue_type
run
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/int_result
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/mult_result
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/div_result
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/load_data
add wave -position end  sim:/cpu_tb/CPU/BACKEND/ISSUE/lru_bit
add wave -position 45  sim:/cpu_tb/CPU/BACKEND/ISSUE/int_branch
add wave -position 46  sim:/cpu_tb/CPU/BACKEND/ISSUE/int_branch_taken
add wave -position 43  sim:/cpu_tb/CPU/FRONTEND/DPCH_UNIT/STALLER/state
add wave -position 50  sim:/cpu_tb/CPU/BACKEND/AGU_QUEUE/ex_address
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.memory_block(fast)
# Loading work.tomasulo_cpu(fast)
# Loading work.cdb_if(fast__1)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# Loading work.tomasulo_back_end_cluster(fast)
# Loading work.alu_reservation_queue(fast)
# Loading work.issue_ctrl(fast)
# Loading work.alu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast)
# Loading work.reg_param_sync_async(fast__1)
# Loading work.reg_param_sync_async(fast__2)
# Loading work.mux_param(fast__3)
# Loading work.alu_unit(fast)
# Loading work.cond_ctrl(fast)
# Loading work.alu_param(fast)
# Loading work.mul_div_reservation_queue(fast)
# Loading work.mul_div_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__3)
# Loading work.mux_param(fast__4)
# Loading work.mult_unit(fast)
# Loading work.reg_param(fast__2)
# Loading work.div_unit(fast)
# Loading work.agu_reservation_queue(fast)
# Loading work.agu_reservation_reg(fast)
# Loading work.reg_param_sync_async(fast__4)
# Loading work.mux_param(fast__5)
# Loading work.agu_unit(fast)
# Loading work.issue_unit(fast)
# Loading work.lru_ctrl(fast)
# Loading work.cdb_slot(fast)
# Loading work.dummy_pipe(fast)
# Loading work.dummy_pipe(fast__1)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum int cpu_tb.<enum#1>' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/sim/testbench/cpu_tb.sv Line: 73
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/sim/do/cpu_sim.do
