$date
	Sat Oct 22 22:49:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#735015
b10001 !
1"
#735018
b10001 &
b10001 %
1$
#735019
0"
#735022
b110100 &
b110100 %
#735026
b11010 &
b11010 %
#735030
b1101 &
b1101 %
#735034
b101000 &
b101000 %
#735038
b10100 &
b10100 %
#735042
b1010 &
b1010 %
#735046
b101 &
b101 %
#735050
b10000 &
b10000 %
#735054
b1000 &
b1000 %
#735058
b100 &
b100 %
#735062
b10 &
b10 %
#735066
b1 &
b1 %
1#
#735070
b0 &
0#
b0 %
0$
#1741190
b1110 &
b1110 %
1$
b1110 !
1"
#1741191
0"
#1741194
b111 &
b111 %
#1741198
b10110 &
b10110 %
#1741202
b1011 &
b1011 %
#1741206
b100010 &
b100010 %
#1741210
b10001 &
b10001 %
#1741214
b110100 &
b110100 %
#1741218
b11010 &
b11010 %
#1741222
b1101 &
b1101 %
#1741226
b101000 &
b101000 %
#1741230
b10100 &
b10100 %
#1741234
b1010 &
b1010 %
#1741238
b101 &
b101 %
#1741242
b10000 &
b10000 %
#1741246
b1000 &
b1000 %
#1741250
b100 &
b100 %
#1741254
b10 &
b10 %
#1741258
b1 &
b1 %
1#
#1741262
b0 &
0#
b0 %
0$
#2689841
b100 !
1"
#2689842
b100 &
b100 %
1$
#2689843
0"
#2689846
b10 &
b10 %
#2689850
b1 &
b1 %
1#
#2689854
b0 &
0#
b0 %
0$
#4500012
