Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb 18 20:09:08 2025
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   130 |
|    Minimum number of control sets                        |   130 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   402 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   130 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              45 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |            7 |
| Yes          | No                    | Yes                    |            2872 |          937 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                  Enable Signal                                 |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[0]                     | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/writeFromALU_EnReg                                              | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/programmingModeShiftReg                                         | resetBtn_IBUF                                                  |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/instructionReg_reg[27]                                          | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/rxStable                               | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG |                                                                                |                                                                |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/parityBitRegister                      | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/softwareResetReg10_out                                        | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/currentlyDebugging0_out                                         | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/delayReg                                                        | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[7]                     | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[6]                     | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[5]                     | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[4]                     | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/clockController_inst/buttonStable7_out                      | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/clockController_inst/buttonDown3_out                        | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/currentlyHaltingReg                                           | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[3]                     | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[2]                     | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[1]                     | CPU_Core_inst/CU/AR[0]                                         |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_2[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | ClockGenerator/useCPSR_EnReg                                                   | CPU_Core_inst/CU/AR[0]                                         |                2 |              3 |         1.50 |
|  internalClk_BUFG | CPU_Core_inst/CU/procState                                                     | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_0[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                2 |              3 |         1.50 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_8[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_9[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_8[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_1[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_2[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_0[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_9[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/FSM_sequential_receiveState[2]_i_1_n_0 | CPU_Core_inst/CU/AR[0]                                         |                2 |              3 |         1.50 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_1[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/CPSR_Reg                                                      | CPU_Core_inst/CU/AR[0]                                         |                2 |              4 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countBitsReceived                      | CPU_Core_inst/CU/AR[0]                                         |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countBitsTransmitted                   | CPU_Core_inst/CU/AR[0]                                         |                2 |              4 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/sourceRegisterNumberReg                                       | CPU_Core_inst/CU/AR[0]                                         |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_regReadPtr[3]_i_1_n_0      | CPU_Core_inst/CU/AR[0]                                         |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_regWritePtr               | CPU_Core_inst/CU/AR[0]                                         |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr[3]_i_1_n_0     | CPU_Core_inst/CU/AR[0]                                         |                2 |              4 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_writePtr               | CPU_Core_inst/CU/AR[0]                                         |                2 |              4 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/destinationRegisterNumberReg                                  | CPU_Core_inst/CU/AR[0]                                         |                3 |              5 |         1.67 |
|  internalClk_BUFG | CPU_Core_inst/CU/memOperationReg                                               | CPU_Core_inst/CU/AR[0]                                         |                2 |              6 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[7]_7                  | CPU_Core_inst/CU/AR[0]                                         |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[9]_9                  | CPU_Core_inst/CU/AR[0]                                         |                7 |              8 |         1.14 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[8]_8                  | CPU_Core_inst/CU/AR[0]                                         |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/softwareResetReg_reg_3[0]                                     |                                                                |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/softwareResetReg_reg_2[0]                                     |                                                                |                3 |              8 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/CU/softwareResetReg_reg_1[0]                                     |                                                                |                2 |              8 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_5[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                3 |              8 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_5[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[6]_6                  | CPU_Core_inst/CU/AR[0]                                         |                3 |              8 |         2.67 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[0][7]_i_1_n_0         | CPU_Core_inst/CU/AR[0]                                         |                5 |              8 |         1.60 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[10]_10                | CPU_Core_inst/CU/AR[0]                                         |                3 |              8 |         2.67 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[11]_11                | CPU_Core_inst/CU/AR[0]                                         |                1 |              8 |         8.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[12]_12                | CPU_Core_inst/CU/AR[0]                                         |                4 |              8 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_4[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[13]_13                | CPU_Core_inst/CU/AR[0]                                         |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[14]_14                | CPU_Core_inst/CU/AR[0]                                         |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[15]_15                | CPU_Core_inst/CU/AR[0]                                         |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[1]_1                  | CPU_Core_inst/CU/AR[0]                                         |                4 |              8 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[2]_2                  | CPU_Core_inst/CU/AR[0]                                         |                2 |              8 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[3]_3                  | CPU_Core_inst/CU/AR[0]                                         |                4 |              8 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[4]_4                  | CPU_Core_inst/CU/AR[0]                                         |                5 |              8 |         1.60 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_reg[5]_5                  | CPU_Core_inst/CU/AR[0]                                         |                3 |              8 |         2.67 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[2]_28                  | CPU_Core_inst/CU/AR[0]                                         |                2 |              9 |         4.50 |
|  internalClk_BUFG | CPU_Core_inst/CU/operand2SelReg                                                | CPU_Core_inst/CU/AR[0]                                         |                6 |              9 |         1.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[0]_30                  | CPU_Core_inst/CU/AR[0]                                         |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[10]_21                 | CPU_Core_inst/CU/AR[0]                                         |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[11]_20                 | CPU_Core_inst/CU/AR[0]                                         |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[12]_19                 | CPU_Core_inst/CU/AR[0]                                         |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[13]_18                 | CPU_Core_inst/CU/AR[0]                                         |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[14]_17                 | CPU_Core_inst/CU/AR[0]                                         |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[15]_16                 | CPU_Core_inst/CU/AR[0]                                         |                4 |              9 |         2.25 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[1]_29                  | CPU_Core_inst/CU/AR[0]                                         |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[3]_27                  | CPU_Core_inst/CU/AR[0]                                         |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[4]_26                  | CPU_Core_inst/CU/AR[0]                                         |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[9]_22                  | CPU_Core_inst/CU/AR[0]                                         |                4 |              9 |         2.25 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[5]_25                  | CPU_Core_inst/CU/AR[0]                                         |                2 |              9 |         4.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[6]_24                  | CPU_Core_inst/CU/AR[0]                                         |                3 |              9 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[7]_0                   | CPU_Core_inst/CU/AR[0]                                         |                6 |              9 |         1.50 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[8]_23                  | CPU_Core_inst/CU/AR[0]                                         |                4 |              9 |         2.25 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg                                          | CPU_Core_inst/CU/AR[0]                                         |                4 |             13 |         3.25 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1_n_0                   | CPU_Core_inst/CU/AR[0]                                         |                3 |             13 |         4.33 |
|  internalClk_BUFG | memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0              | CPU_Core_inst/CU/AR[0]                                         |                4 |             20 |         5.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countReceiveCycles                     | CPU_Core_inst/CU/AR[0]                                         |                7 |             31 |         4.43 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_4[0]                                   | CPU_Core_inst/CU/AR[0]                                         |               11 |             32 |         2.91 |
|  internalClk_BUFG | ClockGenerator/enable                                                          | memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3_n_0    |                8 |             32 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_3[0]                                   | CPU_Core_inst/CU/AR[0]                                         |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/CU/instructionReg                                                | CPU_Core_inst/CU/AR[0]                                         |               18 |             32 |         1.78 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_1[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                9 |             32 |         3.56 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_2[0]                                   | CPU_Core_inst/CU/AR[0]                                         |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_4[0]                                   | CPU_Core_inst/CU/AR[0]                                         |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_7[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                7 |             32 |         4.57 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_3[0]                                   | CPU_Core_inst/CU/AR[0]                                         |               10 |             32 |         3.20 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_6[0]                                   | CPU_Core_inst/CU/AR[0]                                         |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_1[0]                                   | CPU_Core_inst/CU/AR[0]                                         |               16 |             32 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_2[0]                                   | CPU_Core_inst/CU/AR[0]                                         |               14 |             32 |         2.29 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_5[0]                                   | CPU_Core_inst/CU/AR[0]                                         |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_6[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                8 |             32 |         4.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_15[0]                                    | CPU_Core_inst/CU/AR[0]                                         |               14 |             32 |         2.29 |
|  internalClk_BUFG | ClockGenerator/enable                                                          | memoryMapping_inst/hardwareTimer1_inst/countReg[31]_i_3__0_n_0 |                8 |             32 |         4.00 |
|  internalClk_BUFG | ClockGenerator/enable                                                          | memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1_n_0 |                8 |             32 |         4.00 |
|  internalClk_BUFG | ClockGenerator/countCyclesRegister                                             | CPU_Core_inst/CU/AR[0]                                         |                8 |             32 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countTransmitCycles                    | CPU_Core_inst/CU/AR[0]                                         |                5 |             32 |         6.40 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_0[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               12 |             32 |         2.67 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_11[0]                                    | CPU_Core_inst/CU/AR[0]                                         |               16 |             32 |         2.00 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_1[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               11 |             32 |         2.91 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_10[0]                                    | CPU_Core_inst/CU/AR[0]                                         |               13 |             32 |         2.46 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_12[0]                                    | CPU_Core_inst/CU/AR[0]                                         |               12 |             32 |         2.67 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_13[0]                                    | CPU_Core_inst/CU/AR[0]                                         |               15 |             32 |         2.13 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_14[0]                                    | CPU_Core_inst/CU/AR[0]                                         |               13 |             32 |         2.46 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_2[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               13 |             32 |         2.46 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_3[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               15 |             32 |         2.13 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_4[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               13 |             32 |         2.46 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_5[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               13 |             32 |         2.46 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_6[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               14 |             32 |         2.29 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_7[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               20 |             32 |         1.60 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_8[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               14 |             32 |         2.29 |
|  internalClk_BUFG | ClockGenerator/alteredClkRegister_reg_9[0]                                     | CPU_Core_inst/CU/AR[0]                                         |               16 |             32 |         2.00 |
|  internalClk_BUFG | ClockGenerator/mmcm_inst_0[0]                                                  | memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3_n_0    |                7 |             32 |         4.57 |
|  internalClk_BUFG | ClockGenerator/mmcm_inst_1[0]                                                  | memoryMapping_inst/hardwareTimer1_inst/countReg[31]_i_3__0_n_0 |                7 |             32 |         4.57 |
|  internalClk_BUFG | ClockGenerator/mmcm_inst_2[0]                                                  | memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1_n_0 |                6 |             32 |         5.33 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_3[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                8 |             32 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_7[0]                                   | CPU_Core_inst/CU/AR[0]                                         |                9 |             33 |         3.67 |
|  internalClk_BUFG | CPU_Core_inst/CU/E[0]                                                          | CPU_Core_inst/CU/AR[0]                                         |               13 |             35 |         2.69 |
|  internalClk_BUFG | CPU_Core_inst/CU/operand1SelReg                                                | CPU_Core_inst/CU/AR[0]                                         |               14 |             37 |         2.64 |
|  internalClk_BUFG |                                                                                | CPU_Core_inst/CU/AR[0]                                         |               23 |             45 |         1.96 |
|  internalClk_BUFG | ClockGenerator/E[0]                                                            | CPU_Core_inst/CU/AR[0]                                         |               15 |             58 |         3.87 |
|  internalClk_BUFG | ClockGenerator/enable                                                          | CPU_Core_inst/CU/AR[0]                                         |              268 |           1010 |         3.77 |
+-------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


