// Seed: 1009427759
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input uwire id_8,
    input uwire id_9
);
  assign id_7 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd7
) (
    input uwire id_0,
    output wand id_1,
    output wor id_2,
    input supply1 _id_3,
    input tri0 id_4
);
  logic [7:0][id_3 : ""] id_6 = id_3;
  assign id_6[1] = id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_4,
      id_4,
      id_4,
      id_0,
      id_1,
      id_4,
      id_0
  );
endmodule
