R-2020.12-SP1-1_Full64
Build Date = Apr 20 2021 20:27:07
RedHat
Compile Location: /home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/IP-DAEC/Decoder/sim/output
