
---------- Begin Simulation Statistics ----------
final_tick                               2541848854500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215661                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   215659                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.44                       # Real time elapsed on the host
host_tick_rate                              608858505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193400                       # Number of instructions simulated
sim_ops                                       4193400                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011839                       # Number of seconds simulated
sim_ticks                                 11839009500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.111220                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384939                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               853311                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2395                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77865                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803846                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53035                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278084                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225049                       # Number of indirect misses.
system.cpu.branchPred.lookups                  976570                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64498                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26768                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193400                       # Number of instructions committed
system.cpu.committedOps                       4193400                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.643236                       # CPI: cycles per instruction
system.cpu.discardedOps                        189653                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605958                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450627                       # DTB hits
system.cpu.dtb.data_misses                       7675                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404736                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848367                       # DTB read hits
system.cpu.dtb.read_misses                       6823                       # DTB read misses
system.cpu.dtb.write_accesses                  201222                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602260                       # DTB write hits
system.cpu.dtb.write_misses                       852                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18040                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3377184                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1029637                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661235                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16725056                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177203                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  966786                       # ITB accesses
system.cpu.itb.fetch_acv                          906                       # ITB acv
system.cpu.itb.fetch_hits                      959558                       # ITB hits
system.cpu.itb.fetch_misses                      7228                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4212     69.33%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6075                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2677     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5125                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10928185000     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9376500      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17684000      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888205500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11843451000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8008036500     67.62%     67.62% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3835414500     32.38%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23664346                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85376      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540002     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838685     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592190     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104819      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193400                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6939290                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22803458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22803458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22803458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22803458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116940.810256                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116940.810256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116940.810256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116940.810256                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13041491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13041491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13041491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13041491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66879.441026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66879.441026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66879.441026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66879.441026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22453961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22453961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116947.713542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116947.713542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12841994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12841994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66885.385417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66885.385417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.268524                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539429271000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.268524                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204283                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204283                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128136                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34850                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86579                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34174                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29013                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29013                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87169                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40860                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11115840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11115840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17818289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157457                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002813                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052968                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157014     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157457                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820927536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375880750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462213499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470882636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377701868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848584504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470882636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470882636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188394139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188394139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188394139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470882636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377701868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036978643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000109755750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406650                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111751                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156975                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121209                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121209                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10340                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2207                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011478750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4760885000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13717.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32467.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103864                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80369                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156975                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121209                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.890375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.456553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.376408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34413     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24276     29.83%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9943     12.22%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4577      5.63%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2422      2.98%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1432      1.76%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          884      1.09%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          590      0.73%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2831      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.020208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.399845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.737076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1288     17.59%     17.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5563     75.96%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           282      3.85%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.17%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.55%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6542     89.32%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.19%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              452      6.17%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.38%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.89%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9384640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7614592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7757376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11839004500                       # Total gap between requests
system.mem_ctrls.avgGap                      42558.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4945088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7614592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417694402.559606015682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374993533.031627297401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643178130.738048553467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121209                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516518500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244366500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290714821500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28890.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32122.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398459.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313895820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166816815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559883100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309039660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5170311540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192233280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7646433015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.867631                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    448024250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10995785250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267157380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141974745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487090800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312025500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5115645690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        238267680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7496414595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.196096                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    566953000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10876856500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11831809500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646256                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646256                       # number of overall hits
system.cpu.icache.overall_hits::total         1646256                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87170                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87170                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87170                       # number of overall misses
system.cpu.icache.overall_misses::total         87170                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5368217500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5368217500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5368217500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5368217500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1733426                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1733426                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1733426                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1733426                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050288                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050288                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050288                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050288                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61583.314214                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61583.314214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61583.314214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61583.314214                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86579                       # number of writebacks
system.cpu.icache.writebacks::total             86579                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87170                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87170                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87170                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87170                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5281048500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5281048500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5281048500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5281048500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050288                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050288                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050288                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050288                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60583.325685                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60583.325685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60583.325685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60583.325685                       # average overall mshr miss latency
system.cpu.icache.replacements                  86579                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646256                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87170                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87170                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5368217500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5368217500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1733426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1733426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61583.314214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61583.314214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5281048500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5281048500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60583.325685                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60583.325685                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.811121                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1668720                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86657                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.256609                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.811121                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3554021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3554021                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311462                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311462                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311462                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311462                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105663                       # number of overall misses
system.cpu.dcache.overall_misses::total        105663                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6773139000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773139000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6773139000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773139000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417125                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417125                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417125                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417125                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074562                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074562                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074562                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074562                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64101.331592                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64101.331592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64101.331592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64101.331592                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34674                       # number of writebacks
system.cpu.dcache.writebacks::total             34674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36679                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36679                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391869000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391869000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048679                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048679                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048679                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048679                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63665.038270                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63665.038270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63665.038270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63665.038270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68845                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3289399500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3289399500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66906.669514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66906.669514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2665519000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2665519000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66709.687915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66709.687915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530463                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530463                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3483739500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3483739500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586962                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586962                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61660.197526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61660.197526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29027                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29027                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1726350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1726350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59473.938058                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59473.938058                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64018500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64018500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080673                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080673                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70973.946785                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70973.946785                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080673                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080673                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69973.946785                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69973.946785                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541848854500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.483986                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68845                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.944804                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.483986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948709                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551493238500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 617107                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746884                       # Number of bytes of host memory used
host_op_rate                                   617101                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.48                       # Real time elapsed on the host
host_tick_rate                              591455463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7702860                       # Number of instructions simulated
sim_ops                                       7702860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007383                       # Number of seconds simulated
sim_ticks                                  7382749000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.645818                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  180868                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               493557                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12288                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             50814                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            450330                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28913                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          187085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           158172                       # Number of indirect misses.
system.cpu.branchPred.lookups                  603023                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76044                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15374                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2767954                       # Number of instructions committed
system.cpu.committedOps                       2767954                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.282135                       # CPI: cycles per instruction
system.cpu.discardedOps                        205095                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   346553                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       860481                       # DTB hits
system.cpu.dtb.data_misses                       1869                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   231286                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       531495                       # DTB read hits
system.cpu.dtb.read_misses                       1454                       # DTB read misses
system.cpu.dtb.write_accesses                  115267                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      328986                       # DTB write hits
system.cpu.dtb.write_misses                       415                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204740                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2244918                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            659444                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           368955                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10258774                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.189317                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  570590                       # ITB accesses
system.cpu.itb.fetch_acv                          161                       # ITB acv
system.cpu.itb.fetch_hits                      569170                       # ITB hits
system.cpu.itb.fetch_misses                      1420                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.44%      3.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.63% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4318     82.61%     86.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.63%     89.88% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.90% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.92% # number of callpals executed
system.cpu.kern.callpal::rti                      296      5.66%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.11%     96.69% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.21%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5227                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7168                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1809     38.81%     38.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.86%     39.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2805     60.18%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4661                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1806     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.09%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1806     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3659                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               4964037000     67.21%     67.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                69140500      0.94%     68.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8127500      0.11%     68.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2344062000     31.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7385367000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998342                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.643850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785025                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 251                      
system.cpu.kern.mode_good::user                   251                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               476                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 251                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.527311                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.690509                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5957122500     80.66%     80.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1428244500     19.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         14620708                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107228      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1684609     60.86%     64.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4442      0.16%     64.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.22%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466044     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293045     10.59%     96.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.28%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                38933      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2767954                       # Class of committed instruction
system.cpu.quiesceCycles                       144790                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4361934                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        227679                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2979285140                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2979285140                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2979285140                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2979285140                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118141.214212                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118141.214212                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118141.214212                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118141.214212                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           227                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.833333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1716976009                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1716976009                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1716976009                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1716976009                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68085.336228                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68085.336228                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68085.336228                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68085.336228                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7608968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7608968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115287.393939                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115287.393939                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4308968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4308968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65287.393939                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65287.393939                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2971676172                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2971676172                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118148.702767                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118148.702767                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1712667041                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1712667041                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68092.678157                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68092.678157                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79021                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38723                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66002                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9036                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10322                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10322                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       197996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       197996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        67646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        70564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 318996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8447552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8447552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2311360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2313944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12371224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115241                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001466                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038267                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115072     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115241                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2513000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           656859395                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          123943750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          350874499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4223424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1442816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5666240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4223424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4223424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2478272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2478272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           65991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               88535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38723                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572066584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         195430726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             767497310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572066584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572066584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335684174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335684174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335684174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572066584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        195430726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1103181484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    103742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000621244500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6382                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6382                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              244715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88535                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     104659                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   104659                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3450                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   917                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5107                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1309424250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2904768000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15389.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34139.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       136                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61236                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72873                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88535                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               104659                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    494                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        54724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.869235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.878795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.076743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21924     40.06%     40.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16551     30.24%     70.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6956     12.71%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3156      5.77%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1808      3.30%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          926      1.69%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          576      1.05%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          426      0.78%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2401      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        54724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.332184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.965505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1576     24.69%     24.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              45      0.71%     25.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            118      1.85%     27.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           633      9.92%     37.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3351     52.51%     89.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           412      6.46%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           123      1.93%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            54      0.85%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            27      0.42%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.22%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      0.16%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             8      0.13%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6382                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.888352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5562     87.15%     87.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              331      5.19%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              332      5.20%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               97      1.52%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.50%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.13%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.13%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6382                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5445440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  220800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6639488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5666240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6698176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       737.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       899.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    767.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    907.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7382749000                       # Total gap between requests
system.mem_ctrls.avgGap                      38214.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4008896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1436544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6639488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 543008573.093843460083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 194581178.365944713354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 899324628.265162467957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        65991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       104659                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2110477500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    794290500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186272342750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31981.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35232.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1779802.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            217819980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            115755090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           326269440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          284150700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     583293360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2995117440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        315557760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4837963770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.306549                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    793607000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    246740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6349658250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            173416320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             92169165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           281994300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          257988060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     583293360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3069867810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252585600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4711314615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.151807                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    629515500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    246740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6513686000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               199000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131376140                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1509500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              693000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9567584000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       991341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           991341                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       991341                       # number of overall hits
system.cpu.icache.overall_hits::total          991341                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66003                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66003                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66003                       # number of overall misses
system.cpu.icache.overall_misses::total         66003                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4331260000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4331260000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4331260000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4331260000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1057344                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1057344                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1057344                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1057344                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062423                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062423                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062423                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062423                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65622.168689                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65622.168689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65622.168689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65622.168689                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66002                       # number of writebacks
system.cpu.icache.writebacks::total             66002                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66003                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66003                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66003                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66003                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4265257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4265257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4265257000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4265257000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.062423                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062423                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.062423                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062423                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64622.168689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64622.168689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64622.168689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64622.168689                       # average overall mshr miss latency
system.cpu.icache.replacements                  66002                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       991341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          991341                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66003                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66003                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4331260000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4331260000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1057344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1057344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65622.168689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65622.168689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66003                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66003                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4265257000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4265257000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.062423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64622.168689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64622.168689                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1079637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66002                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.357641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2180691                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2180691                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       798857                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           798857                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       798857                       # number of overall hits
system.cpu.dcache.overall_hits::total          798857                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33366                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33366                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33366                       # number of overall misses
system.cpu.dcache.overall_misses::total         33366                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2202234000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2202234000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2202234000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2202234000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       832223                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       832223                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       832223                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       832223                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040093                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040093                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66002.337709                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66002.337709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66002.337709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66002.337709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13571                       # number of writebacks
system.cpu.dcache.writebacks::total             13571                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11228                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22138                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22138                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1478367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1478367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1478367500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1478367500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138595000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138595000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026601                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66779.632306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66779.632306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66779.632306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66779.632306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94993.145990                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94993.145990                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22541                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       499610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          499610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    981353500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    981353500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       513244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       513244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71978.399589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71978.399589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    855226500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    855226500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138595000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138595000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72470.680451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72470.680451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189856.164384                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189856.164384                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1220880500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1220880500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       318979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       318979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61873.124873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61873.124873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    623141000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    623141000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60282.577150                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60282.577150                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6565                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6565                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          425                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          425                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     34353500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     34353500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80831.764706                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80831.764706                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33730000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33730000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060515                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060515                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79739.952719                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79739.952719                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9644384000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.895685                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              800554                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.510735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.895685                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          688                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1714686                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1714686                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3164424366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 433150                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755076                       # Number of bytes of host memory used
host_op_rate                                   433150                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1762.46                       # Real time elapsed on the host
host_tick_rate                              347770932                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   763408720                       # Number of instructions simulated
sim_ops                                     763408720                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.612931                       # Number of seconds simulated
sim_ticks                                612931127500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.989801                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17355870                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20664259                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2201                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2963117                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21146635                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             803308                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1766057                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           962749                       # Number of indirect misses.
system.cpu.branchPred.lookups                30272982                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3644928                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       266654                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   755705860                       # Number of instructions committed
system.cpu.committedOps                     755705860                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.621310                       # CPI: cycles per instruction
system.cpu.discardedOps                       8912517                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                167891019                       # DTB accesses
system.cpu.dtb.data_acv                            10                       # DTB access violations
system.cpu.dtb.data_hits                    169394601                       # DTB hits
system.cpu.dtb.data_misses                       4440                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                119810169                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    120491049                       # DTB read hits
system.cpu.dtb.read_misses                       3743                       # DTB read misses
system.cpu.dtb.write_accesses                48080850                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    48903552                       # DTB write hits
system.cpu.dtb.write_misses                       697                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              497241                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          565940789                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         126074476                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         50242807                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       578718399                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616785                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               106460584                       # ITB accesses
system.cpu.itb.fetch_acv                          201                       # ITB acv
system.cpu.itb.fetch_hits                   106435125                       # ITB hits
system.cpu.itb.fetch_misses                     25459                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    68      0.42%      0.42% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.42% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13388     82.26%     82.68% # number of callpals executed
system.cpu.kern.callpal::rdps                    1396      8.58%     91.26% # number of callpals executed
system.cpu.kern.callpal::rti                     1192      7.32%     98.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.15%     98.73% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      1.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16276                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44086                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4275     28.08%     28.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     628      4.13%     32.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10305     67.69%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15223                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4236     46.47%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      628      6.89%     53.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4236     46.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9115                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             601612766500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                27694500      0.00%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               842477500      0.14%     98.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10102166500      1.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         612585105000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990877                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.411063                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.598765                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1127                      
system.cpu.kern.mode_good::user                  1126                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1258                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1126                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.895866                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.944677                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19955554500      3.26%      3.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         592590104500     96.74%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             39343000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       68                       # number of times the context was actually changed
system.cpu.numCycles                       1225233545                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            47752865      6.32%      6.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu               534791416     70.77%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5033444      0.67%     77.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                492757      0.07%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::MemRead              118540141     15.69%     93.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              48847509      6.46%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11971      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8832      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               226573      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                755705860                       # Class of committed instruction
system.cpu.quiesceCycles                       628710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       646515146                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7075                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5280154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10560268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2035418244                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2035418244                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2035418244                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2035418244                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117961.068908                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117961.068908                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117961.068908                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117961.068908                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           141                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1171735539                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1171735539                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1171735539                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1171735539                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67907.014720                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67907.014720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67907.014720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67907.014720                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4819485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4819485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123576.538462                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123576.538462                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2869485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2869485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73576.538462                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73576.538462                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2030598759                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2030598759                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117948.347990                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117948.347990                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1168866054                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1168866054                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67894.171352                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67894.171352                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5130890                       # Transaction distribution
system.membus.trans_dist::WriteReq               1178                       # Transaction distribution
system.membus.trans_dist::WriteResp              1178                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       220661                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4863205                       # Transaction distribution
system.membus.trans_dist::CleanEvict           196248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132453                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132453                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4863205                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        267240                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14583998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14583998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1198966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1202212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15820722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    622130752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    622130752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     38598336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     38604785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               661837489                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5654                       # Total snoops (count)
system.membus.snoopTraffic                     361856                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5281741                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001340                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036575                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5274666     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    7075      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5281741                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3382000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31290968810                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2162234000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25678517500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      310885632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25577856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336463616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    310885632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     310885632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14122304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14122304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4857588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          399654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5257244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       220661                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             220661                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         507211362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41730392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             548941962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    507211362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        507211362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23040605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23040605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23040605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        507211362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41730392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            571982567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5045701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4722424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    397118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000617322500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       311838                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       311838                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15120008                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4737793                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5257244                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5076975                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5257244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5076975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 137700                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 31274                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            835324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            184583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            148896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            511124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            209622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            264674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            205021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            289022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           214430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           288367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           374353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           415499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           246203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           721878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            814388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            178554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            103363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            515865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            204747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            269018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            203038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            310756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           202760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           285115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           347428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           412517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           237231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           715332                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54220306000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25597720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            150211756000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10590.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29340.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        36                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4357339                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4108321                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5257244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5076975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4952802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  161411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 300302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 312079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 313775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 312165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 312043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 314438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 312025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 312218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 312583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 313020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 312297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 312241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 312160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 311857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 312025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 312144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    110                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1699584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.784380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.457435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.677096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       399861     23.53%     23.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       393392     23.15%     46.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       230282     13.55%     60.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       152587      8.98%     69.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106874      6.29%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        87133      5.13%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59444      3.50%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45441      2.67%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       224570     13.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1699584                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       311838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.417322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.138547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.185600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2149      0.69%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          25272      8.10%      8.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        280455     89.94%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2785      0.89%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           574      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           239      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           112      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            76      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            47      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            31      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            16      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        311838                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       311838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.180526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.169557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.624191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           285110     91.43%     91.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2498      0.80%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20634      6.62%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2157      0.69%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1244      0.40%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              158      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        311838                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              327650816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8812800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               322924992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336463616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            324926400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       534.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       526.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    530.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  612931128000                       # Total gap between requests
system.mem_ctrls.avgGap                      59310.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    302235136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25415552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    322924992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 493098037.348413169384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41465591.906979791820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 208.832598406417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 526853634.138527274132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4857588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       399654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5076975                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 136129610000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14081848750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       297250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14889568272750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28024.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35235.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    148625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2932763.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5968540200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3172358145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18888455880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13575685320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     48383846160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     219554531160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50477526720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       360020943585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.375853                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 129077926500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20466940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 463386261000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6166510980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3277563135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17665088280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12762884340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     48383846160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     216873955110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52734853920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       357864701925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.857934                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 135112250000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20466940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 457351937500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18394                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18394                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108585                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1649000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2068000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89923244                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              695500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    612609127500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    102876001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        102876001                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    102876001                       # number of overall hits
system.cpu.icache.overall_hits::total       102876001                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4863205                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4863205                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4863205                       # number of overall misses
system.cpu.icache.overall_misses::total       4863205                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 303325716000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 303325716000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 303325716000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 303325716000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    107739206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107739206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    107739206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107739206                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045139                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045139                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62371.566899                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62371.566899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62371.566899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62371.566899                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4863205                       # number of writebacks
system.cpu.icache.writebacks::total           4863205                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4863205                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4863205                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4863205                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4863205                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 298462511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 298462511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 298462511000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 298462511000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61371.566899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61371.566899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61371.566899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61371.566899                       # average overall mshr miss latency
system.cpu.icache.replacements                4863205                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    102876001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       102876001                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4863205                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4863205                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 303325716000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 303325716000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    107739206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107739206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62371.566899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62371.566899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4863205                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4863205                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 298462511000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 298462511000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61371.566899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61371.566899                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107747465                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4863717                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.153317                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         220341617                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        220341617                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    164039641                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        164039641                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    164039641                       # number of overall hits
system.cpu.dcache.overall_hits::total       164039641                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       537587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         537587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       537587                       # number of overall misses
system.cpu.dcache.overall_misses::total        537587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35886369000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35886369000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35886369000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35886369000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    164577228                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    164577228                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    164577228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    164577228                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66754.532755                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66754.532755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66754.532755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66754.532755                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       203445                       # number of writebacks
system.cpu.dcache.writebacks::total            203445                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       139520                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       139520                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       139520                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       139520                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       398067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       398067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       398067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       398067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1623                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1623                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26678481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26678481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26678481500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26678481500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002419                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002419                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002419                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67020.078278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67020.078278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67020.078278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67020.078278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 54001.540357                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 54001.540357                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 399654                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    115438227                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       115438227                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       299667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        299667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20677835000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20677835000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    115737894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    115737894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69002.709674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69002.709674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34057                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34057                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       265610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       265610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18144974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18144974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68314.348104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68314.348104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48601414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48601414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       237920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       237920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15208534000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15208534000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48839334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48839334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63922.890047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63922.890047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       105463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       105463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       132457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       132457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1178                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1178                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8533507500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8533507500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64424.737839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64424.737839                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10442                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10442                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1592                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1592                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    122175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    122175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.132292                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.132292                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76743.404523                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76743.404523                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1591                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1591                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    120522500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    120522500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.132209                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.132209                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75752.671276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75752.671276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 612931127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           164525250                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            400678                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            410.617129                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         329602202                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        329602202                       # Number of data accesses

---------- End Simulation Statistics   ----------
