

================================================================
== Vivado HLS Report for 'matrix_mul'
================================================================
* Date:           Fri May  8 13:16:31 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.360 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2570|     2570| 25.700 us | 25.700 us |  2570|  2570|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_mul_label6     |     2560|     2560|        20|          -|          -|   128|    no    |
        | + matrix_mul_label5    |        8|        8|         2|          -|          -|     4|    no    |
        | + matrix_mul_label6.2  |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7     |        8|        8|         2|          -|          -|     4|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1274|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       34|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     188|    -|
|Register         |        -|      -|     118|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       34|      0|     118|    1462|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |prod_U         |matrix_mul_prod       |        1|  0|   0|    0|     64|   32|     1|         2048|
    |temp_U         |matrix_mul_temp       |        1|  0|   0|    0|     64|   32|     1|         2048|
    |temp_matrix_U  |matrix_mul_temp_mfYi  |       32|  0|   0|    0|  10752|   32|     1|       344064|
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |                      |       34|  0|   0|    0|  10880|   96|     3|       348160|
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln126_fu_353_p2       |     +    |      0|  0|   16|           9|           9|
    |add_ln127_2_fu_366_p2     |     +    |      0|  0|   18|          11|          11|
    |add_ln127_fu_376_p2       |     +    |      0|  0|   21|          14|          14|
    |add_ln134_fu_935_p2       |     +    |      0|  0|   12|           3|           3|
    |i_19_fu_409_p2            |     +    |      0|  0|   12|           3|           1|
    |i_fu_316_p2               |     +    |      0|  0|   15|           1|           8|
    |j_fu_347_p2               |     +    |      0|  0|   12|           3|           1|
    |loop_fu_924_p2            |     +    |      0|  0|   12|           3|           1|
    |sub_ln66_11_fu_697_p2     |     -    |      0|  0|   15|           6|           6|
    |sub_ln66_12_fu_727_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln66_fu_685_p2        |     -    |      0|  0|   15|           6|           6|
    |and_ln66_21_fu_753_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln66_22_fu_895_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln66_fu_790_p2        |    and   |      0|  0|    8|           8|           8|
    |prod_d0                   |    and   |      0|  0|   32|          32|          32|
    |temp_d0                   |    and   |      0|  0|   32|          32|          32|
    |grp_fu_290_p2             |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln124_fu_310_p2      |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln125_fu_341_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln133_fu_918_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln85_fu_403_p2       |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln66_12_fu_747_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln66_13_fu_889_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln66_fu_741_p2       |   lshr   |      0|  0|  101|          32|          32|
    |or_ln66_11_fu_660_p2      |    or    |      0|  0|    5|           5|           3|
    |or_ln66_fu_796_p2         |    or    |      0|  0|    8|           8|           8|
    |select_ln66_32_fu_711_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln66_33_fu_719_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_34_fu_817_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_35_fu_825_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_36_fu_833_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_37_fu_875_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln66_fu_703_p3     |  select  |      0|  0|    6|           1|           6|
    |shl_ln66_11_fu_784_p2     |    shl   |      0|  0|   19|           8|           8|
    |shl_ln66_21_fu_859_p2     |    shl   |      0|  0|  101|          32|          32|
    |shl_ln66_22_fu_883_p2     |    shl   |      0|  0|  101|           2|          32|
    |shl_ln66_23_fu_911_p2     |    shl   |      0|  0|   11|           1|           4|
    |shl_ln66_fu_772_p2        |    shl   |      0|  0|   19|           1|           8|
    |x_7_fu_440_p2             |    xor   |      0|  0|   32|          32|          32|
    |xor_ln66_23_fu_691_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_24_fu_811_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_25_fu_841_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_7_fu_778_p2      |    xor   |      0|  0|    8|           8|           2|
    |xor_ln66_fu_763_p2        |    xor   |      0|  0|    3|           3|           2|
    |xor_ln94_fu_514_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln95_4_fu_580_p2      |    xor   |      0|  0|   24|          24|          24|
    |xor_ln95_fu_558_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln98_5_fu_624_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_6_fu_630_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_7_fu_636_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_8_fu_642_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_fu_618_p2        |    xor   |      0|  0|    2|           1|           1|
    |y_7_fu_530_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_8_fu_574_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_9_fu_604_p2             |    xor   |      0|  0|   24|          24|          24|
    |y_fu_486_p2               |    xor   |      0|  0|   32|          32|          32|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1274|         580|         761|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |bitNumber_assign_reg_234  |   9|          2|    8|         16|
    |grp_fu_290_p0             |  15|          3|    5|         15|
    |grp_fu_290_p1             |  15|          3|    5|         15|
    |i_0_i_reg_268             |   9|          2|    3|          6|
    |j_0_reg_246               |   9|          2|    3|          6|
    |loop_0_reg_279            |   9|          2|    3|          6|
    |output_r_we0              |   9|          2|    4|          8|
    |prod_address0             |  21|          4|    6|         24|
    |temp_address0             |  21|          4|    6|         24|
    |temp_we0                  |   9|          2|    4|          8|
    |x_0_i_reg_258             |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 188|         40|   80|        204|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln134_reg_1069         |   3|   0|    3|          0|
    |ap_CS_fsm                  |  11|   0|   11|          0|
    |bitNumber_assign_reg_234   |   8|   0|    8|          0|
    |i_0_i_reg_268              |   3|   0|    3|          0|
    |i_19_reg_1018              |   3|   0|    3|          0|
    |i_reg_972                  |   8|   0|    8|          0|
    |j_0_reg_246                |   3|   0|    3|          0|
    |j_reg_990                  |   3|   0|    3|          0|
    |loop_0_reg_279             |   3|   0|    3|          0|
    |loop_reg_1059              |   3|   0|    3|          0|
    |or_ln66_11_reg_1045        |   2|   0|    5|          3|
    |or_ln66_reg_1051           |   8|   0|    8|          0|
    |shl_ln_reg_977             |   7|   0|    9|          2|
    |start_pos_reg_1039         |   2|   0|    5|          3|
    |temp_addr_5_reg_1029       |   3|   0|    6|          3|
    |tmp_61_reg_1023            |   2|   0|    2|          0|
    |trunc_ln124_reg_964        |   3|   0|    3|          0|
    |trunc_ln134_reg_982        |   3|   0|    3|          0|
    |x_0_i_reg_258              |  32|   0|   32|          0|
    |zext_ln127_5_cast_reg_954  |   8|   0|   11|          3|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 118|   0|  132|         14|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   matrix_mul  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   matrix_mul  | return value |
|output_r_address0  | out |    5|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    4|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
|output_offset      |  in |    5|   ap_none  | output_offset |    scalar    |
|state_address0     | out |   10|  ap_memory |     state     |     array    |
|state_ce0          | out |    1|  ap_memory |     state     |     array    |
|state_q0           |  in |   32|  ap_memory |     state     |     array    |
|state_offset       |  in |    8|   ap_none  |  state_offset |    scalar    |
|matrix_offset      |  in |   14|   ap_none  | matrix_offset |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([24 x i32]* %output_r)"   --->   Operation 12 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)" [picnic_impl.c:127]   --->   Operation 13 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_offset)" [picnic_impl.c:127]   --->   Operation 14 'read' 'state_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_offset)" [picnic_impl.c:127]   --->   Operation 15 'read' 'output_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %state_offset_read, i2 0)" [picnic_impl.c:127]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln127_5_cast = zext i10 %tmp_s to i11" [picnic_impl.c:127]   --->   Operation 17 'zext' 'zext_ln127_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:121]   --->   Operation 18 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:122]   --->   Operation 19 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:81->picnic_impl.c:129]   --->   Operation 20 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:124]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitNumber_assign = phi i8 [ 0, %0 ], [ %i, %matrix_mul_label6_end ]"   --->   Operation 22 'phi' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i8 %bitNumber_assign to i3" [picnic_impl.c:124]   --->   Operation 23 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.24ns)   --->   "%icmp_ln124 = icmp eq i8 %bitNumber_assign, -128" [picnic_impl.c:124]   --->   Operation 24 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.71ns)   --->   "%i = add i8 1, %bitNumber_assign" [picnic_impl.c:124]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader.preheader, label %matrix_mul_label6_begin" [picnic_impl.c:124]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str17) nounwind" [picnic_impl.c:124]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str17)" [picnic_impl.c:124]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %bitNumber_assign to i7" [picnic_impl.c:126]   --->   Operation 30 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln126, i2 0)" [picnic_impl.c:126]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.35ns)   --->   "br label %2" [picnic_impl.c:125]   --->   Operation 32 'br' <Predicate = (!icmp_ln124)> <Delay = 1.35>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i5 %output_offset_read to i3" [picnic_impl.c:134]   --->   Operation 33 'trunc' 'trunc_ln134' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:133]   --->   Operation 34 'br' <Predicate = (icmp_ln124)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %matrix_mul_label6_begin ], [ %j, %3 ]"   --->   Operation 35 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i3 %j_0 to i9" [picnic_impl.c:125]   --->   Operation 36 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.00ns)   --->   "%icmp_ln125 = icmp eq i3 %j_0, -4" [picnic_impl.c:125]   --->   Operation 37 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 38 'speclooptripcount' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.34ns)   --->   "%j = add i3 %j_0, 1" [picnic_impl.c:125]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %4, label %3" [picnic_impl.c:125]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln126 = add i9 %zext_ln125, %shl_ln" [picnic_impl.c:126]   --->   Operation 41 'add' 'add_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i9 %add_ln126 to i14" [picnic_impl.c:126]   --->   Operation 42 'zext' 'zext_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i3 %j_0 to i11" [picnic_impl.c:127]   --->   Operation 43 'zext' 'zext_ln127_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.74ns)   --->   "%add_ln127_2 = add i11 %zext_ln127_5_cast, %zext_ln127_5" [picnic_impl.c:127]   --->   Operation 44 'add' 'add_ln127_2' <Predicate = (!icmp_ln125)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i11 %add_ln127_2 to i64" [picnic_impl.c:127]   --->   Operation 45 'zext' 'zext_ln127_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [876 x i32]* %state, i64 0, i64 %zext_ln127_6" [picnic_impl.c:127]   --->   Operation 46 'getelementptr' 'state_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.77ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:127]   --->   Operation 47 'load' 'state_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 48 [1/1] (1.80ns)   --->   "%add_ln127 = add i14 %matrix_offset_read, %zext_ln126" [picnic_impl.c:127]   --->   Operation 48 'add' 'add_ln127' <Predicate = (!icmp_ln125)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i14 %add_ln127 to i64" [picnic_impl.c:127]   --->   Operation 49 'zext' 'zext_ln127_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_matrix_addr = getelementptr [10752 x i32]* @temp_matrix, i64 0, i64 %zext_ln127_4" [picnic_impl.c:127]   --->   Operation 50 'getelementptr' 'temp_matrix_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:127]   --->   Operation 51 'load' 'temp_matrix_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:83->picnic_impl.c:129]   --->   Operation 52 'load' 'x' <Predicate = (icmp_ln125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1832) nounwind" [picnic_impl.c:125]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %j_0 to i64" [picnic_impl.c:127]   --->   Operation 54 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (2.77ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:127]   --->   Operation 55 'load' 'state_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 56 [1/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:127]   --->   Operation 56 'load' 'temp_matrix_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_4 : Operation 57 [1/1] (0.80ns)   --->   "%and_ln127 = and i32 %temp_matrix_load, %state_load" [picnic_impl.c:127]   --->   Operation 57 'and' 'and_ln127' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln127" [picnic_impl.c:127]   --->   Operation 58 'getelementptr' 'prod_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.77ns)   --->   "store i32 %and_ln127, i32* %prod_addr_3, align 4" [picnic_impl.c:127]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %2" [picnic_impl.c:125]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 61 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:83->picnic_impl.c:129]   --->   Operation 61 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 62 [1/1] (1.35ns)   --->   "br label %5" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %4 ], [ %x_7, %6 ]"   --->   Operation 63 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %4 ], [ %i_19, %6 ]"   --->   Operation 64 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i3 %i_0_i to i64" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 65 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.00ns)   --->   "%icmp_ln85 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 66 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 67 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %matrix_mul_label6_end, label %6" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln85" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 69 'getelementptr' 'prod_addr_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_4, align 4" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 70 'load' 'prod_load' <Predicate = (!icmp_ln85)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 71 [1/1] (1.34ns)   --->   "%i_19 = add i3 %i_0_i, 1" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 71 'add' 'i_19' <Predicate = (!icmp_ln85)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_61 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 72 'partselect' 'tmp_61' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%adjSize = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %bitNumber_assign, i32 5, i32 7)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 73 'partselect' 'adjSize' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %adjSize to i64" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 74 'zext' 'zext_ln66' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%temp_addr_5 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln66" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 75 'getelementptr' 'temp_addr_5' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (2.77ns)   --->   "%temp_load_3 = load i32* %temp_addr_5, align 4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 76 'load' 'temp_load_3' <Predicate = (icmp_ln85)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 5> <Delay = 3.58>
ST_7 : Operation 77 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_4, align 4" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 77 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 78 [1/1] (0.80ns)   --->   "%x_7 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 78 'xor' 'x_7' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %5" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 8.36>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 80 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i31 %lshr_ln to i32" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 81 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_11)   --->   "%trunc_ln93 = trunc i32 %x_0_i to i1" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 82 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_11)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 83 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln93_2 = trunc i32 %x_0_i to i24" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 84 'trunc' 'trunc_ln93_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln93_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 85 'partselect' 'trunc_ln93_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln93, %x_0_i" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 86 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 87 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i30 %lshr_ln4 to i32" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 88 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_11)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 89 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%xor_ln94 = xor i24 %trunc_ln93_6, %trunc_ln93_2" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 90 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln94_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 91 'partselect' 'trunc_ln94_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.80ns)   --->   "%y_7 = xor i32 %zext_ln94, %y" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 92 'xor' 'y_7' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_7, i32 4, i32 31)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 93 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i28 %lshr_ln5 to i32" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 94 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_11)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_7, i32 4)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 95 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%xor_ln95 = xor i24 %trunc_ln94_2, %xor_ln94" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 96 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln95_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_7, i32 4, i32 27)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 97 'partselect' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.80ns)   --->   "%y_8 = xor i32 %zext_ln95, %y_7" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 98 'xor' 'y_8' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%xor_ln95_4 = xor i24 %trunc_ln95_2, %xor_ln95" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 99 'xor' 'xor_ln95_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_8, i32 8, i32 31)" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 100 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_8, i32 8)" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 101 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%y_9 = xor i24 %trunc_ln, %xor_ln95_4" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 102 'xor' 'y_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_9, i32 16)" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 103 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_11)   --->   "%xor_ln98 = xor i1 %trunc_ln93, %tmp_57" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 104 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_11)   --->   "%xor_ln98_5 = xor i1 %xor_ln98, %tmp_56" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 105 'xor' 'xor_ln98_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln98_6 = xor i1 %tmp_59, %tmp_60" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 106 'xor' 'xor_ln98_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_11)   --->   "%xor_ln98_7 = xor i1 %xor_ln98_6, %tmp_58" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 107 'xor' 'xor_ln98_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_11)   --->   "%xor_ln98_8 = xor i1 %xor_ln98_7, %xor_ln98_5" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 108 'xor' 'xor_ln98_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_11)   --->   "%zext_ln98 = zext i1 %xor_ln98_8 to i8" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 109 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/2] (2.77ns)   --->   "%temp_load_3 = load i32* %temp_addr_5, align 4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 110 'load' 'temp_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_61, i3 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 111 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln66_11 = or i5 %start_pos, 7" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 112 'or' 'or_ln66_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.21ns)   --->   "%icmp_ln66 = icmp ugt i5 %start_pos, %or_ln66_11" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 113 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln66_50 = zext i5 %start_pos to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 114 'zext' 'zext_ln66_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln66_51 = zext i5 %or_ln66_11 to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 115 'zext' 'zext_ln66_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%tmp_62 = call i32 @llvm.part.select.i32(i32 %temp_load_3, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 116 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.54ns)   --->   "%sub_ln66 = sub i6 %zext_ln66_50, %zext_ln66_51" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 117 'sub' 'sub_ln66' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%xor_ln66_23 = xor i6 %zext_ln66_50, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 118 'xor' 'xor_ln66_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (1.54ns)   --->   "%sub_ln66_11 = sub i6 %zext_ln66_51, %zext_ln66_50" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 119 'sub' 'sub_ln66_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_12)   --->   "%select_ln66 = select i1 %icmp_ln66, i6 %sub_ln66, i6 %sub_ln66_11" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 120 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_32 = select i1 %icmp_ln66, i32 %tmp_62, i32 %temp_load_3" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 121 'select' 'select_ln66_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_33 = select i1 %icmp_ln66, i6 %xor_ln66_23, i6 %zext_ln66_50" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 122 'select' 'select_ln66_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_12 = sub i6 31, %select_ln66" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 123 'sub' 'sub_ln66_12' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%zext_ln66_52 = zext i6 %select_ln66_33 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 124 'zext' 'zext_ln66_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%zext_ln66_53 = zext i6 %sub_ln66_12 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 125 'zext' 'zext_ln66_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66 = lshr i32 %select_ln66_32, %zext_ln66_52" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 126 'lshr' 'lshr_ln66' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%lshr_ln66_12 = lshr i32 -1, %zext_ln66_53" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 127 'lshr' 'lshr_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66_21 = and i32 %lshr_ln66, %lshr_ln66_12" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 128 'and' 'and_ln66_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%trunc_ln66 = trunc i32 %and_ln66_21 to i8" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 129 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.80ns)   --->   "%xor_ln66 = xor i3 %trunc_ln124, -1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 130 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i3 %xor_ln66 to i8" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 131 'zext' 'zext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66 = shl i8 1, %zext_ln66_4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 132 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln66_7 = xor i8 %shl_ln66, -1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 133 'xor' 'xor_ln66_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln66_11 = shl i8 %zext_ln98, %zext_ln66_4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 134 'shl' 'shl_ln66_11' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i8 %trunc_ln66, %xor_ln66_7" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 135 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln66 = or i8 %and_ln66, %shl_ln66_11" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 136 'or' 'or_ln66' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 7.22>
ST_9 : Operation 137 [1/1] (1.21ns)   --->   "%icmp_ln66_8 = icmp ugt i5 %start_pos, %or_ln66_11" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 137 'icmp' 'icmp_ln66_8' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln66_54 = zext i5 %start_pos to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 138 'zext' 'zext_ln66_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln66_55 = zext i5 %or_ln66_11 to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 139 'zext' 'zext_ln66_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_21)   --->   "%zext_ln66_56 = zext i8 %or_ln66 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 140 'zext' 'zext_ln66_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_21)   --->   "%xor_ln66_24 = xor i6 %zext_ln66_54, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 141 'xor' 'xor_ln66_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_22)   --->   "%select_ln66_34 = select i1 %icmp_ln66_8, i6 %zext_ln66_54, i6 %zext_ln66_55" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 142 'select' 'select_ln66_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_22)   --->   "%select_ln66_35 = select i1 %icmp_ln66_8, i6 %zext_ln66_55, i6 %zext_ln66_54" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 143 'select' 'select_ln66_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_21)   --->   "%select_ln66_36 = select i1 %icmp_ln66_8, i6 %xor_ln66_24, i6 %zext_ln66_54" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 144 'select' 'select_ln66_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_22)   --->   "%xor_ln66_25 = xor i6 %select_ln66_34, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 145 'xor' 'xor_ln66_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_21)   --->   "%zext_ln66_57 = zext i6 %select_ln66_36 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 146 'zext' 'zext_ln66_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_22)   --->   "%zext_ln66_58 = zext i6 %select_ln66_35 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 147 'zext' 'zext_ln66_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_22)   --->   "%zext_ln66_59 = zext i6 %xor_ln66_25 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 148 'zext' 'zext_ln66_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_21 = shl i32 %zext_ln66_56, %zext_ln66_57" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 149 'shl' 'shl_ln66_21' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_23)   --->   "%tmp_63 = call i32 @llvm.part.select.i32(i32 %shl_ln66_21, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 150 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_23)   --->   "%select_ln66_37 = select i1 %icmp_ln66_8, i32 %tmp_63, i32 %shl_ln66_21" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 151 'select' 'select_ln66_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_22)   --->   "%shl_ln66_22 = shl i32 -1, %zext_ln66_58" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 152 'shl' 'shl_ln66_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_22)   --->   "%lshr_ln66_13 = lshr i32 -1, %zext_ln66_59" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 153 'lshr' 'lshr_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_22 = and i32 %shl_ln66_22, %lshr_ln66_13" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 154 'and' 'and_ln66_22' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_23 = and i32 %select_ln66_37, %and_ln66_22" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 155 'and' 'and_ln66_23' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 156 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln66_60 = zext i2 %tmp_61 to i4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 157 'zext' 'zext_ln66_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (1.49ns)   --->   "%shl_ln66_23 = shl i4 1, %zext_ln66_60" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 158 'shl' 'shl_ln66_23' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_5, i32 %and_ln66_23, i4 %shl_ln66_23)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str17, i32 %tmp)" [picnic_impl.c:131]   --->   Operation 160 'specregionend' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:124]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.77>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%loop_0 = phi i3 [ %loop, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 162 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (1.00ns)   --->   "%icmp_ln133 = icmp eq i3 %loop_0, -4" [picnic_impl.c:133]   --->   Operation 163 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 164 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (1.34ns)   --->   "%loop = add i3 %loop_0, 1" [picnic_impl.c:133]   --->   Operation 165 'add' 'loop' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %8, label %7" [picnic_impl.c:133]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %loop_0 to i64" [picnic_impl.c:134]   --->   Operation 167 'zext' 'zext_ln134' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 168 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_10 : Operation 169 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:134]   --->   Operation 169 'load' 'temp_load' <Predicate = (!icmp_ln133)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 170 [1/1] (1.34ns)   --->   "%add_ln134 = add i3 %loop_0, %trunc_ln134" [picnic_impl.c:134]   --->   Operation 170 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:135]   --->   Operation 171 'ret' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 4.52>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str19) nounwind" [picnic_impl.c:134]   --->   Operation 172 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:134]   --->   Operation 173 'load' 'temp_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i3 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 174 'zext' 'zext_ln134_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [24 x i32]* %output_r, i64 0, i64 %zext_ln134_3" [picnic_impl.c:134]   --->   Operation 175 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %output_addr, i32 %temp_load, i4 -1)" [picnic_impl.c:134]   --->   Operation 176 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:133]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0  (specbramwithbyteenable) [ 000000000000]
matrix_offset_read          (read                  ) [ 001111111100]
state_offset_read           (read                  ) [ 000000000000]
output_offset_read          (read                  ) [ 001111111100]
tmp_s                       (bitconcatenate        ) [ 000000000000]
zext_ln127_5_cast           (zext                  ) [ 001111111100]
prod                        (alloca                ) [ 001111111100]
temp                        (alloca                ) [ 001111111111]
prod_addr                   (getelementptr         ) [ 001111111100]
br_ln124                    (br                    ) [ 011111111100]
bitNumber_assign            (phi                   ) [ 001111110000]
trunc_ln124                 (trunc                 ) [ 000111111000]
icmp_ln124                  (icmp                  ) [ 001111111100]
empty                       (speclooptripcount     ) [ 000000000000]
i                           (add                   ) [ 011111111100]
br_ln124                    (br                    ) [ 000000000000]
specloopname_ln124          (specloopname          ) [ 000000000000]
tmp                         (specregionbegin       ) [ 000111111100]
trunc_ln126                 (trunc                 ) [ 000000000000]
shl_ln                      (bitconcatenate        ) [ 000110000000]
br_ln125                    (br                    ) [ 001111111100]
trunc_ln134                 (trunc                 ) [ 000000000011]
br_ln133                    (br                    ) [ 001111111111]
j_0                         (phi                   ) [ 000110000000]
zext_ln125                  (zext                  ) [ 000000000000]
icmp_ln125                  (icmp                  ) [ 001111111100]
empty_169                   (speclooptripcount     ) [ 000000000000]
j                           (add                   ) [ 001111111100]
br_ln125                    (br                    ) [ 000000000000]
add_ln126                   (add                   ) [ 000000000000]
zext_ln126                  (zext                  ) [ 000000000000]
zext_ln127_5                (zext                  ) [ 000000000000]
add_ln127_2                 (add                   ) [ 000000000000]
zext_ln127_6                (zext                  ) [ 000000000000]
state_addr                  (getelementptr         ) [ 000010000000]
add_ln127                   (add                   ) [ 000000000000]
zext_ln127_4                (zext                  ) [ 000000000000]
temp_matrix_addr            (getelementptr         ) [ 000010000000]
specloopname_ln125          (specloopname          ) [ 000000000000]
zext_ln127                  (zext                  ) [ 000000000000]
state_load                  (load                  ) [ 000000000000]
temp_matrix_load            (load                  ) [ 000000000000]
and_ln127                   (and                   ) [ 000000000000]
prod_addr_3                 (getelementptr         ) [ 000000000000]
store_ln127                 (store                 ) [ 000000000000]
br_ln125                    (br                    ) [ 001111111100]
x                           (load                  ) [ 001111111100]
br_ln85                     (br                    ) [ 001111111100]
x_0_i                       (phi                   ) [ 000000111000]
i_0_i                       (phi                   ) [ 000000100000]
zext_ln85                   (zext                  ) [ 000000000000]
icmp_ln85                   (icmp                  ) [ 001111111100]
empty_170                   (speclooptripcount     ) [ 000000000000]
br_ln85                     (br                    ) [ 000000000000]
prod_addr_4                 (getelementptr         ) [ 000000010000]
i_19                        (add                   ) [ 001111111100]
tmp_61                      (partselect            ) [ 000000001100]
adjSize                     (partselect            ) [ 000000000000]
zext_ln66                   (zext                  ) [ 000000000000]
temp_addr_5                 (getelementptr         ) [ 000000001100]
prod_load                   (load                  ) [ 000000000000]
x_7                         (xor                   ) [ 001111111100]
br_ln85                     (br                    ) [ 001111111100]
lshr_ln                     (partselect            ) [ 000000000000]
zext_ln93                   (zext                  ) [ 000000000000]
trunc_ln93                  (trunc                 ) [ 000000000000]
tmp_56                      (bitselect             ) [ 000000000000]
trunc_ln93_2                (trunc                 ) [ 000000000000]
trunc_ln93_6                (partselect            ) [ 000000000000]
y                           (xor                   ) [ 000000000000]
lshr_ln4                    (partselect            ) [ 000000000000]
zext_ln94                   (zext                  ) [ 000000000000]
tmp_57                      (bitselect             ) [ 000000000000]
xor_ln94                    (xor                   ) [ 000000000000]
trunc_ln94_2                (partselect            ) [ 000000000000]
y_7                         (xor                   ) [ 000000000000]
lshr_ln5                    (partselect            ) [ 000000000000]
zext_ln95                   (zext                  ) [ 000000000000]
tmp_58                      (bitselect             ) [ 000000000000]
xor_ln95                    (xor                   ) [ 000000000000]
trunc_ln95_2                (partselect            ) [ 000000000000]
y_8                         (xor                   ) [ 000000000000]
xor_ln95_4                  (xor                   ) [ 000000000000]
trunc_ln                    (partselect            ) [ 000000000000]
tmp_59                      (bitselect             ) [ 000000000000]
y_9                         (xor                   ) [ 000000000000]
tmp_60                      (bitselect             ) [ 000000000000]
xor_ln98                    (xor                   ) [ 000000000000]
xor_ln98_5                  (xor                   ) [ 000000000000]
xor_ln98_6                  (xor                   ) [ 000000000000]
xor_ln98_7                  (xor                   ) [ 000000000000]
xor_ln98_8                  (xor                   ) [ 000000000000]
zext_ln98                   (zext                  ) [ 000000000000]
temp_load_3                 (load                  ) [ 000000000000]
start_pos                   (bitconcatenate        ) [ 000000000100]
or_ln66_11                  (or                    ) [ 000000000100]
icmp_ln66                   (icmp                  ) [ 000000000000]
zext_ln66_50                (zext                  ) [ 000000000000]
zext_ln66_51                (zext                  ) [ 000000000000]
tmp_62                      (partselect            ) [ 000000000000]
sub_ln66                    (sub                   ) [ 000000000000]
xor_ln66_23                 (xor                   ) [ 000000000000]
sub_ln66_11                 (sub                   ) [ 000000000000]
select_ln66                 (select                ) [ 000000000000]
select_ln66_32              (select                ) [ 000000000000]
select_ln66_33              (select                ) [ 000000000000]
sub_ln66_12                 (sub                   ) [ 000000000000]
zext_ln66_52                (zext                  ) [ 000000000000]
zext_ln66_53                (zext                  ) [ 000000000000]
lshr_ln66                   (lshr                  ) [ 000000000000]
lshr_ln66_12                (lshr                  ) [ 000000000000]
and_ln66_21                 (and                   ) [ 000000000000]
trunc_ln66                  (trunc                 ) [ 000000000000]
xor_ln66                    (xor                   ) [ 000000000000]
zext_ln66_4                 (zext                  ) [ 000000000000]
shl_ln66                    (shl                   ) [ 000000000000]
xor_ln66_7                  (xor                   ) [ 000000000000]
shl_ln66_11                 (shl                   ) [ 000000000000]
and_ln66                    (and                   ) [ 000000000000]
or_ln66                     (or                    ) [ 000000000100]
icmp_ln66_8                 (icmp                  ) [ 000000000000]
zext_ln66_54                (zext                  ) [ 000000000000]
zext_ln66_55                (zext                  ) [ 000000000000]
zext_ln66_56                (zext                  ) [ 000000000000]
xor_ln66_24                 (xor                   ) [ 000000000000]
select_ln66_34              (select                ) [ 000000000000]
select_ln66_35              (select                ) [ 000000000000]
select_ln66_36              (select                ) [ 000000000000]
xor_ln66_25                 (xor                   ) [ 000000000000]
zext_ln66_57                (zext                  ) [ 000000000000]
zext_ln66_58                (zext                  ) [ 000000000000]
zext_ln66_59                (zext                  ) [ 000000000000]
shl_ln66_21                 (shl                   ) [ 000000000000]
tmp_63                      (partselect            ) [ 000000000000]
select_ln66_37              (select                ) [ 000000000000]
shl_ln66_22                 (shl                   ) [ 000000000000]
lshr_ln66_13                (lshr                  ) [ 000000000000]
and_ln66_22                 (and                   ) [ 000000000000]
and_ln66_23                 (and                   ) [ 000000000000]
specbramwithbyteenable_ln66 (specbramwithbyteenable) [ 000000000000]
zext_ln66_60                (zext                  ) [ 000000000000]
shl_ln66_23                 (shl                   ) [ 000000000000]
store_ln66                  (store                 ) [ 000000000000]
empty_171                   (specregionend         ) [ 000000000000]
br_ln124                    (br                    ) [ 011111111100]
loop_0                      (phi                   ) [ 000000000010]
icmp_ln133                  (icmp                  ) [ 000000000011]
empty_172                   (speclooptripcount     ) [ 000000000000]
loop                        (add                   ) [ 001000000011]
br_ln133                    (br                    ) [ 000000000000]
zext_ln134                  (zext                  ) [ 000000000000]
temp_addr                   (getelementptr         ) [ 000000000001]
add_ln134                   (add                   ) [ 000000000001]
ret_ln135                   (ret                   ) [ 000000000000]
specloopname_ln134          (specloopname          ) [ 000000000000]
temp_load                   (load                  ) [ 000000000000]
zext_ln134_3                (zext                  ) [ 000000000000]
output_addr                 (getelementptr         ) [ 000000000000]
store_ln134                 (store                 ) [ 000000000000]
br_ln133                    (br                    ) [ 001000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="matrix_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="temp_matrix">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1832"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="prod_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="temp_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="matrix_offset_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="0" index="1" bw="14" slack="0"/>
<pin id="135" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="state_offset_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_offset_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_offset_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="prod_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="state_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="temp_matrix_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="14" slack="0"/>
<pin id="175" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix_load/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="x/3 store_ln127/4 prod_load/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="prod_addr_3_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_3/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="prod_addr_4_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_4/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="temp_addr_5_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_5/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_3/6 store_ln66/9 temp_load/10 "/>
</bind>
</comp>

<comp id="215" class="1004" name="temp_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="output_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln134_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/11 "/>
</bind>
</comp>

<comp id="234" class="1005" name="bitNumber_assign_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="bitNumber_assign_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="j_0_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="1"/>
<pin id="248" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="j_0_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="x_0_i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="x_0_i_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_0_i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="1"/>
<pin id="270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_0_i_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="loop_0_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="loop_0_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/10 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/8 icmp_ln66_8/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln127_5_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_5_cast/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln124_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln124_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln126_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln134_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="1"/>
<pin id="336" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln125_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln125_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="3" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="j_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln126_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="9" slack="1"/>
<pin id="356" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln126_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln127_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_5/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln127_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="2"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln127_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_6/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln127_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="14" slack="2"/>
<pin id="378" dir="0" index="1" bw="9" slack="0"/>
<pin id="379" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln127_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="14" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_4/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln127_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln127_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln85_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln85_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="i_19_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_61_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="3"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="0" index="3" bw="4" slack="0"/>
<pin id="420" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="adjSize_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="3"/>
<pin id="428" dir="0" index="2" bw="4" slack="0"/>
<pin id="429" dir="0" index="3" bw="4" slack="0"/>
<pin id="430" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="adjSize/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln66_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="x_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_7/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="lshr_ln_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="31" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln93_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="31" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln93_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_56_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="1"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln93_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93_2/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln93_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="24" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="0" index="3" bw="6" slack="0"/>
<pin id="481" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_6/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="y_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="lshr_ln4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="30" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="3" slack="0"/>
<pin id="496" dir="0" index="3" bw="6" slack="0"/>
<pin id="497" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln94_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="30" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_57_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln94_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="0"/>
<pin id="516" dir="0" index="1" bw="24" slack="0"/>
<pin id="517" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln94/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln94_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="24" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="0" index="3" bw="6" slack="0"/>
<pin id="525" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_2/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="y_7_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_7/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="lshr_ln5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="28" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln95_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="28" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_58_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="4" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln95_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="24" slack="0"/>
<pin id="560" dir="0" index="1" bw="24" slack="0"/>
<pin id="561" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln95_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="24" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="4" slack="0"/>
<pin id="568" dir="0" index="3" bw="6" slack="0"/>
<pin id="569" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_2/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="y_8_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_8/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln95_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="24" slack="0"/>
<pin id="582" dir="0" index="1" bw="24" slack="0"/>
<pin id="583" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95_4/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="trunc_ln_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="24" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_59_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="y_9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="24" slack="0"/>
<pin id="606" dir="0" index="1" bw="24" slack="0"/>
<pin id="607" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_9/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_60_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="24" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xor_ln98_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln98_5_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_5/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln98_6_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_6/8 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln98_7_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_7/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="xor_ln98_8_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_8/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln98_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="start_pos_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="1"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln66_11_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="0"/>
<pin id="662" dir="0" index="1" bw="5" slack="0"/>
<pin id="663" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_11/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln66_50_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_50/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln66_51_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_51/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_62_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="0" index="2" bw="6" slack="0"/>
<pin id="679" dir="0" index="3" bw="1" slack="0"/>
<pin id="680" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sub_ln66_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="0"/>
<pin id="687" dir="0" index="1" bw="5" slack="0"/>
<pin id="688" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="xor_ln66_23_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="0" index="1" bw="6" slack="0"/>
<pin id="694" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_23/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sub_ln66_11_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="0"/>
<pin id="699" dir="0" index="1" bw="5" slack="0"/>
<pin id="700" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_11/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln66_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="6" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln66_32_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="32" slack="0"/>
<pin id="715" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_32/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="select_ln66_33_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="6" slack="0"/>
<pin id="722" dir="0" index="2" bw="6" slack="0"/>
<pin id="723" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_33/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sub_ln66_12_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="6" slack="0"/>
<pin id="729" dir="0" index="1" bw="6" slack="0"/>
<pin id="730" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_12/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln66_52_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="6" slack="0"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_52/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln66_53_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_53/8 "/>
</bind>
</comp>

<comp id="741" class="1004" name="lshr_ln66_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="6" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66/8 "/>
</bind>
</comp>

<comp id="747" class="1004" name="lshr_ln66_12_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="6" slack="0"/>
<pin id="750" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66_12/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="and_ln66_21_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_21/8 "/>
</bind>
</comp>

<comp id="759" class="1004" name="trunc_ln66_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="xor_ln66_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="4"/>
<pin id="765" dir="0" index="1" bw="3" slack="0"/>
<pin id="766" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln66_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_4/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="shl_ln66_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="3" slack="0"/>
<pin id="775" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66/8 "/>
</bind>
</comp>

<comp id="778" class="1004" name="xor_ln66_7_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_7/8 "/>
</bind>
</comp>

<comp id="784" class="1004" name="shl_ln66_11_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="3" slack="0"/>
<pin id="787" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_11/8 "/>
</bind>
</comp>

<comp id="790" class="1004" name="and_ln66_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/8 "/>
</bind>
</comp>

<comp id="796" class="1004" name="or_ln66_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="0"/>
<pin id="799" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln66_54_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="1"/>
<pin id="804" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_54/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln66_55_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="5" slack="1"/>
<pin id="807" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_55/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln66_56_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_56/9 "/>
</bind>
</comp>

<comp id="811" class="1004" name="xor_ln66_24_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="0"/>
<pin id="813" dir="0" index="1" bw="6" slack="0"/>
<pin id="814" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_24/9 "/>
</bind>
</comp>

<comp id="817" class="1004" name="select_ln66_34_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="6" slack="0"/>
<pin id="820" dir="0" index="2" bw="6" slack="0"/>
<pin id="821" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_34/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="select_ln66_35_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="6" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_35/9 "/>
</bind>
</comp>

<comp id="833" class="1004" name="select_ln66_36_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="6" slack="0"/>
<pin id="836" dir="0" index="2" bw="6" slack="0"/>
<pin id="837" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_36/9 "/>
</bind>
</comp>

<comp id="841" class="1004" name="xor_ln66_25_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="0"/>
<pin id="843" dir="0" index="1" bw="6" slack="0"/>
<pin id="844" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_25/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln66_57_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="0"/>
<pin id="849" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_57/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln66_58_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="0"/>
<pin id="853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_58/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln66_59_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="6" slack="0"/>
<pin id="857" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_59/9 "/>
</bind>
</comp>

<comp id="859" class="1004" name="shl_ln66_21_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="6" slack="0"/>
<pin id="862" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_21/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_63_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="6" slack="0"/>
<pin id="869" dir="0" index="3" bw="1" slack="0"/>
<pin id="870" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="select_ln66_37_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="0" index="2" bw="32" slack="0"/>
<pin id="879" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_37/9 "/>
</bind>
</comp>

<comp id="883" class="1004" name="shl_ln66_22_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="5" slack="0"/>
<pin id="886" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_22/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="lshr_ln66_13_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="6" slack="0"/>
<pin id="892" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66_13/9 "/>
</bind>
</comp>

<comp id="895" class="1004" name="and_ln66_22_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_22/9 "/>
</bind>
</comp>

<comp id="901" class="1004" name="and_ln66_23_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_23/9 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln66_60_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="2"/>
<pin id="910" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_60/9 "/>
</bind>
</comp>

<comp id="911" class="1004" name="shl_ln66_23_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="2" slack="0"/>
<pin id="914" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_23/9 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln133_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="loop_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="3" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln134_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="3" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/10 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln134_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="3" slack="0"/>
<pin id="937" dir="0" index="1" bw="3" slack="1"/>
<pin id="938" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln134_3_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="3" slack="1"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_3/11 "/>
</bind>
</comp>

<comp id="944" class="1005" name="matrix_offset_read_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="14" slack="2"/>
<pin id="946" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="949" class="1005" name="output_offset_read_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="5" slack="1"/>
<pin id="951" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_offset_read "/>
</bind>
</comp>

<comp id="954" class="1005" name="zext_ln127_5_cast_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="2"/>
<pin id="956" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln127_5_cast "/>
</bind>
</comp>

<comp id="959" class="1005" name="prod_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="6" slack="2"/>
<pin id="961" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="trunc_ln124_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="3" slack="4"/>
<pin id="966" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="972" class="1005" name="i_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="0"/>
<pin id="974" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="977" class="1005" name="shl_ln_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="9" slack="1"/>
<pin id="979" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="982" class="1005" name="trunc_ln134_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="1"/>
<pin id="984" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134 "/>
</bind>
</comp>

<comp id="990" class="1005" name="j_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="3" slack="0"/>
<pin id="992" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="995" class="1005" name="state_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="10" slack="1"/>
<pin id="997" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="1000" class="1005" name="temp_matrix_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="14" slack="1"/>
<pin id="1002" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="x_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1013" class="1005" name="prod_addr_4_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="6" slack="1"/>
<pin id="1015" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_4 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="i_19_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="3" slack="0"/>
<pin id="1020" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_61_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="2" slack="1"/>
<pin id="1025" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="temp_addr_5_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="6" slack="1"/>
<pin id="1031" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_5 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="x_7_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_7 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="start_pos_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="5" slack="1"/>
<pin id="1041" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="start_pos "/>
</bind>
</comp>

<comp id="1045" class="1005" name="or_ln66_11_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="1"/>
<pin id="1047" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66_11 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="or_ln66_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="1"/>
<pin id="1053" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="loop_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="3" slack="0"/>
<pin id="1061" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1064" class="1005" name="temp_addr_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="6" slack="1"/>
<pin id="1066" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="1069" class="1005" name="add_ln134_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="3" slack="1"/>
<pin id="1071" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="124" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="267"><net_src comp="261" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="138" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="238" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="238" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="238" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="238" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="340"><net_src comp="250" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="250" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="250" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="337" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="250" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="380"><net_src comp="358" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="389"><net_src comp="246" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="395"><net_src comp="178" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="165" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="391" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="401"><net_src comp="272" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="407"><net_src comp="272" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="272" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="234" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="234" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="438"><net_src comp="425" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="444"><net_src comp="184" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="258" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="70" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="258" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="72" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="459"><net_src comp="446" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="258" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="76" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="258" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="258" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="78" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="258" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="72" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="80" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="490"><net_src comp="456" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="258" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="82" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="84" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="505"><net_src comp="492" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="76" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="486" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="84" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="476" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="472" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="486" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="84" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="86" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="534"><net_src comp="502" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="486" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="88" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="74" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="549"><net_src comp="536" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="76" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="530" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="520" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="514" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="78" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="530" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="90" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="578"><net_src comp="546" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="530" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="564" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="558" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="574" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="92" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="74" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="601"><net_src comp="76" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="574" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="92" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="586" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="580" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="94" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="96" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="622"><net_src comp="460" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="506" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="464" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="596" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="610" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="550" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="624" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="98" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="46" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="659"><net_src comp="652" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="664"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="100" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="660" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="670"><net_src comp="652" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="660" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="681"><net_src comp="102" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="209" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="74" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="104" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="689"><net_src comp="667" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="671" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="667" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="106" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="671" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="667" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="290" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="685" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="697" pin="2"/><net_sink comp="703" pin=2"/></net>

<net id="716"><net_src comp="290" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="675" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="209" pin="3"/><net_sink comp="711" pin=2"/></net>

<net id="724"><net_src comp="290" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="691" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="667" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="731"><net_src comp="106" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="703" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="719" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="727" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="711" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="733" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="108" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="737" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="741" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="110" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="763" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="36" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="112" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="648" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="768" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="759" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="778" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="784" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="815"><net_src comp="802" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="106" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="290" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="802" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="805" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="830"><net_src comp="290" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="805" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="802" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="838"><net_src comp="290" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="811" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="802" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="845"><net_src comp="817" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="106" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="833" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="825" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="841" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="808" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="847" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="871"><net_src comp="102" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="74" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="104" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="880"><net_src comp="290" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="865" pin="4"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="859" pin="2"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="108" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="851" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="108" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="855" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="883" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="889" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="875" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="895" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="907"><net_src comp="901" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="915"><net_src comp="114" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="908" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="917"><net_src comp="911" pin="2"/><net_sink comp="209" pin=2"/></net>

<net id="922"><net_src comp="283" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="48" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="283" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="52" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="283" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="939"><net_src comp="283" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="940" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="947"><net_src comp="132" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="952"><net_src comp="144" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="957"><net_src comp="302" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="962"><net_src comp="150" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="967"><net_src comp="306" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="975"><net_src comp="316" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="980"><net_src comp="326" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="985"><net_src comp="334" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="993"><net_src comp="347" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="998"><net_src comp="158" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1003"><net_src comp="171" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1008"><net_src comp="184" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1016"><net_src comp="196" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1021"><net_src comp="409" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1026"><net_src comp="415" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1032"><net_src comp="203" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1037"><net_src comp="440" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1042"><net_src comp="652" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1048"><net_src comp="660" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1054"><net_src comp="796" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1062"><net_src comp="924" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1067"><net_src comp="215" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1072"><net_src comp="935" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="940" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: state | {}
	Port: temp_matrix | {}
 - Input state : 
	Port: matrix_mul : output_r | {}
	Port: matrix_mul : output_offset | {1 }
	Port: matrix_mul : state | {3 4 }
	Port: matrix_mul : state_offset | {1 }
	Port: matrix_mul : matrix_offset | {1 }
	Port: matrix_mul : temp_matrix | {3 4 }
  - Chain level:
	State 1
		zext_ln127_5_cast : 1
		prod_addr : 1
	State 2
		trunc_ln124 : 1
		icmp_ln124 : 1
		i : 1
		br_ln124 : 2
		trunc_ln126 : 1
		shl_ln : 2
	State 3
		zext_ln125 : 1
		icmp_ln125 : 1
		j : 1
		br_ln125 : 2
		add_ln126 : 2
		zext_ln126 : 3
		zext_ln127_5 : 1
		add_ln127_2 : 2
		zext_ln127_6 : 3
		state_addr : 4
		state_load : 5
		add_ln127 : 4
		zext_ln127_4 : 5
		temp_matrix_addr : 6
		temp_matrix_load : 7
	State 4
		and_ln127 : 1
		prod_addr_3 : 1
		store_ln127 : 1
	State 5
	State 6
		zext_ln85 : 1
		icmp_ln85 : 1
		br_ln85 : 2
		prod_addr_4 : 2
		prod_load : 3
		i_19 : 1
		zext_ln66 : 1
		temp_addr_5 : 2
		temp_load_3 : 3
	State 7
		x_7 : 1
	State 8
		zext_ln93 : 1
		y : 2
		lshr_ln4 : 2
		zext_ln94 : 3
		tmp_57 : 2
		xor_ln94 : 1
		trunc_ln94_2 : 2
		y_7 : 4
		lshr_ln5 : 4
		zext_ln95 : 5
		tmp_58 : 4
		xor_ln95 : 3
		trunc_ln95_2 : 4
		y_8 : 6
		xor_ln95_4 : 5
		trunc_ln : 6
		tmp_59 : 6
		y_9 : 7
		tmp_60 : 7
		xor_ln98 : 3
		xor_ln98_5 : 3
		xor_ln98_6 : 8
		xor_ln98_7 : 8
		xor_ln98_8 : 8
		zext_ln98 : 8
		or_ln66_11 : 1
		icmp_ln66 : 1
		zext_ln66_50 : 1
		zext_ln66_51 : 1
		tmp_62 : 1
		sub_ln66 : 2
		xor_ln66_23 : 2
		sub_ln66_11 : 2
		select_ln66 : 3
		select_ln66_32 : 2
		select_ln66_33 : 2
		sub_ln66_12 : 4
		zext_ln66_52 : 3
		zext_ln66_53 : 5
		lshr_ln66 : 4
		lshr_ln66_12 : 6
		and_ln66_21 : 7
		trunc_ln66 : 7
		shl_ln66 : 1
		xor_ln66_7 : 2
		shl_ln66_11 : 9
		and_ln66 : 8
		or_ln66 : 10
	State 9
		xor_ln66_24 : 1
		select_ln66_34 : 1
		select_ln66_35 : 1
		select_ln66_36 : 1
		xor_ln66_25 : 2
		zext_ln66_57 : 2
		zext_ln66_58 : 2
		zext_ln66_59 : 2
		shl_ln66_21 : 3
		tmp_63 : 4
		select_ln66_37 : 5
		shl_ln66_22 : 3
		lshr_ln66_13 : 3
		and_ln66_22 : 4
		and_ln66_23 : 6
		shl_ln66_23 : 1
		store_ln66 : 6
	State 10
		icmp_ln133 : 1
		loop : 1
		br_ln133 : 2
		zext_ln134 : 1
		temp_addr : 2
		temp_load : 3
		add_ln134 : 1
	State 11
		output_addr : 1
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_7_fu_440           |    0    |    32   |
|          |            y_fu_486            |    0    |    32   |
|          |         xor_ln94_fu_514        |    0    |    24   |
|          |           y_7_fu_530           |    0    |    32   |
|          |         xor_ln95_fu_558        |    0    |    24   |
|          |           y_8_fu_574           |    0    |    32   |
|          |        xor_ln95_4_fu_580       |    0    |    24   |
|          |           y_9_fu_604           |    0    |    24   |
|    xor   |         xor_ln98_fu_618        |    0    |    2    |
|          |        xor_ln98_5_fu_624       |    0    |    2    |
|          |        xor_ln98_6_fu_630       |    0    |    2    |
|          |        xor_ln98_7_fu_636       |    0    |    2    |
|          |        xor_ln98_8_fu_642       |    0    |    2    |
|          |       xor_ln66_23_fu_691       |    0    |    6    |
|          |         xor_ln66_fu_763        |    0    |    3    |
|          |        xor_ln66_7_fu_778       |    0    |    8    |
|          |       xor_ln66_24_fu_811       |    0    |    6    |
|          |       xor_ln66_25_fu_841       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln127_fu_391        |    0    |    32   |
|          |       and_ln66_21_fu_753       |    0    |    32   |
|    and   |         and_ln66_fu_790        |    0    |    8    |
|          |       and_ln66_22_fu_895       |    0    |    32   |
|          |       and_ln66_23_fu_901       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln66_fu_741        |    0    |   101   |
|   lshr   |       lshr_ln66_12_fu_747      |    0    |    13   |
|          |       lshr_ln66_13_fu_889      |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_316            |    0    |    15   |
|          |            j_fu_347            |    0    |    12   |
|          |        add_ln126_fu_353        |    0    |    16   |
|    add   |       add_ln127_2_fu_366       |    0    |    17   |
|          |        add_ln127_fu_376        |    0    |    21   |
|          |           i_19_fu_409          |    0    |    12   |
|          |           loop_fu_924          |    0    |    12   |
|          |        add_ln134_fu_935        |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln66_fu_703       |    0    |    6    |
|          |      select_ln66_32_fu_711     |    0    |    32   |
|          |      select_ln66_33_fu_719     |    0    |    6    |
|  select  |      select_ln66_34_fu_817     |    0    |    6    |
|          |      select_ln66_35_fu_825     |    0    |    6    |
|          |      select_ln66_36_fu_833     |    0    |    6    |
|          |      select_ln66_37_fu_875     |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         shl_ln66_fu_772        |    0    |    10   |
|          |       shl_ln66_11_fu_784       |    0    |    10   |
|    shl   |       shl_ln66_21_fu_859       |    0    |    19   |
|          |       shl_ln66_22_fu_883       |    0    |    12   |
|          |       shl_ln66_23_fu_911       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_290           |    0    |    11   |
|          |        icmp_ln124_fu_310       |    0    |    11   |
|   icmp   |        icmp_ln125_fu_341       |    0    |    9    |
|          |        icmp_ln85_fu_403        |    0    |    9    |
|          |        icmp_ln133_fu_918       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         sub_ln66_fu_685        |    0    |    15   |
|    sub   |       sub_ln66_11_fu_697       |    0    |    15   |
|          |       sub_ln66_12_fu_727       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|    or    |        or_ln66_11_fu_660       |    0    |    0    |
|          |         or_ln66_fu_796         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          | matrix_offset_read_read_fu_132 |    0    |    0    |
|   read   |  state_offset_read_read_fu_138 |    0    |    0    |
|          | output_offset_read_read_fu_144 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_s_fu_294          |    0    |    0    |
|bitconcatenate|          shl_ln_fu_326         |    0    |    0    |
|          |        start_pos_fu_652        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    zext_ln127_5_cast_fu_302    |    0    |    0    |
|          |        zext_ln125_fu_337       |    0    |    0    |
|          |        zext_ln126_fu_358       |    0    |    0    |
|          |       zext_ln127_5_fu_362      |    0    |    0    |
|          |       zext_ln127_6_fu_371      |    0    |    0    |
|          |       zext_ln127_4_fu_381      |    0    |    0    |
|          |        zext_ln127_fu_386       |    0    |    0    |
|          |        zext_ln85_fu_398        |    0    |    0    |
|          |        zext_ln66_fu_435        |    0    |    0    |
|          |        zext_ln93_fu_456        |    0    |    0    |
|          |        zext_ln94_fu_502        |    0    |    0    |
|          |        zext_ln95_fu_546        |    0    |    0    |
|          |        zext_ln98_fu_648        |    0    |    0    |
|   zext   |       zext_ln66_50_fu_667      |    0    |    0    |
|          |       zext_ln66_51_fu_671      |    0    |    0    |
|          |       zext_ln66_52_fu_733      |    0    |    0    |
|          |       zext_ln66_53_fu_737      |    0    |    0    |
|          |       zext_ln66_4_fu_768       |    0    |    0    |
|          |       zext_ln66_54_fu_802      |    0    |    0    |
|          |       zext_ln66_55_fu_805      |    0    |    0    |
|          |       zext_ln66_56_fu_808      |    0    |    0    |
|          |       zext_ln66_57_fu_847      |    0    |    0    |
|          |       zext_ln66_58_fu_851      |    0    |    0    |
|          |       zext_ln66_59_fu_855      |    0    |    0    |
|          |       zext_ln66_60_fu_908      |    0    |    0    |
|          |        zext_ln134_fu_930       |    0    |    0    |
|          |       zext_ln134_3_fu_940      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln124_fu_306       |    0    |    0    |
|          |       trunc_ln126_fu_322       |    0    |    0    |
|   trunc  |       trunc_ln134_fu_334       |    0    |    0    |
|          |        trunc_ln93_fu_460       |    0    |    0    |
|          |       trunc_ln93_2_fu_472      |    0    |    0    |
|          |        trunc_ln66_fu_759       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_61_fu_415         |    0    |    0    |
|          |         adjSize_fu_425         |    0    |    0    |
|          |         lshr_ln_fu_446         |    0    |    0    |
|          |       trunc_ln93_6_fu_476      |    0    |    0    |
|          |         lshr_ln4_fu_492        |    0    |    0    |
|partselect|       trunc_ln94_2_fu_520      |    0    |    0    |
|          |         lshr_ln5_fu_536        |    0    |    0    |
|          |       trunc_ln95_2_fu_564      |    0    |    0    |
|          |         trunc_ln_fu_586        |    0    |    0    |
|          |          tmp_62_fu_675         |    0    |    0    |
|          |          tmp_63_fu_865         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_56_fu_464         |    0    |    0    |
|          |          tmp_57_fu_506         |    0    |    0    |
| bitselect|          tmp_58_fu_550         |    0    |    0    |
|          |          tmp_59_fu_596         |    0    |    0    |
|          |          tmp_60_fu_610         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   896   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    1   |    0   |    0   |    0   |
|temp|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln134_reg_1069    |    3   |
| bitNumber_assign_reg_234 |    8   |
|       i_0_i_reg_268      |    3   |
|       i_19_reg_1018      |    3   |
|         i_reg_972        |    8   |
|        j_0_reg_246       |    3   |
|         j_reg_990        |    3   |
|      loop_0_reg_279      |    3   |
|       loop_reg_1059      |    3   |
|matrix_offset_read_reg_944|   14   |
|    or_ln66_11_reg_1045   |    5   |
|     or_ln66_reg_1051     |    8   |
|output_offset_read_reg_949|    5   |
|   prod_addr_4_reg_1013   |    6   |
|     prod_addr_reg_959    |    6   |
|      shl_ln_reg_977      |    9   |
|    start_pos_reg_1039    |    5   |
|    state_addr_reg_995    |   10   |
|   temp_addr_5_reg_1029   |    6   |
|    temp_addr_reg_1064    |    6   |
| temp_matrix_addr_reg_1000|   14   |
|      tmp_61_reg_1023     |    2   |
|    trunc_ln124_reg_964   |    3   |
|    trunc_ln134_reg_982   |    3   |
|       x_0_i_reg_258      |   32   |
|       x_7_reg_1034       |   32   |
|        x_reg_1005        |   32   |
| zext_ln127_5_cast_reg_954|   11   |
+--------------------------+--------+
|           Total          |   246  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_165    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_178    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_184    |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_209    |  p0  |   4  |   6  |   24   ||    21   |
| bitNumber_assign_reg_234 |  p0  |   2  |   8  |   16   ||    9    |
|        j_0_reg_246       |  p0  |   2  |   3  |    6   ||    9    |
|        grp_fu_290        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_290        |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   138  ||  11.207 ||    96   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   896  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   11   |    -   |   96   |    -   |
|  Register |    -   |    -   |   246  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   11   |   246  |   992  |    0   |
+-----------+--------+--------+--------+--------+--------+
