#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Oct 17 16:53:01 2024
# Process ID: 20504
# Current directory: C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.runs/synth_1
# Command line: vivado.exe -log top_demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_demo.tcl
# Log file: C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.runs/synth_1/top_demo.vds
# Journal file: C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.runs/synth_1\vivado.jou
# Running On: CEAT-ENDV350-07, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68431 MB
#-----------------------------------------------------------
source top_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 565.555 ; gain = 182.121
Command: read_checkpoint -auto_incremental -incremental C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/utils_1/imports/synth_1/top_demo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/utils_1/imports/synth_1/top_demo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_demo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.840 ; gain = 439.246
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'top' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:18]
INFO: [Synth 8-9937] previous definition of design element 'top' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:16]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'sha_padder' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:32]
INFO: [Synth 8-9937] previous definition of design element 'sha_padder' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:29]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'prepare' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1007]
INFO: [Synth 8-9937] previous definition of design element 'prepare' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:770]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'main_comp' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1042]
INFO: [Synth 8-9937] previous definition of design element 'main_comp' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:805]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'intermediate_hash' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1057]
INFO: [Synth 8-9937] previous definition of design element 'intermediate_hash' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:821]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'majority' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1066]
INFO: [Synth 8-9937] previous definition of design element 'majority' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:828]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'choice' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1076]
INFO: [Synth 8-9937] previous definition of design element 'choice' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:837]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Sigma0' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1086]
INFO: [Synth 8-9937] previous definition of design element 'Sigma0' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:847]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'sigma0' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1098]
INFO: [Synth 8-9937] previous definition of design element 'sigma0' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:858]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Sigma1' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1108]
INFO: [Synth 8-9937] previous definition of design element 'Sigma1' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:867]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'sigma1' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1119]
INFO: [Synth 8-9937] previous definition of design element 'sigma1' is here [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha256_stub.sv:877]
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:7]
	Parameter MSG_SIZE bound to: 112 - type: integer 
	Parameter PADDED_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha_padder' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:20]
	Parameter MSG_SIZE bound to: 112 - type: integer 
	Parameter PADDED_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sha_padder' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:20]
INFO: [Synth 8-6157] synthesizing module 'sha512' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:34]
	Parameter PADDED_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prepare' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:743]
INFO: [Synth 8-6157] synthesizing module 'sigma1' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1110]
INFO: [Synth 8-6155] done synthesizing module 'sigma1' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1110]
INFO: [Synth 8-6157] synthesizing module 'sigma0' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1089]
INFO: [Synth 8-6155] done synthesizing module 'sigma0' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1089]
INFO: [Synth 8-6155] done synthesizing module 'prepare' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:743]
INFO: [Synth 8-6157] synthesizing module 'main_comp' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1011]
INFO: [Synth 8-6157] synthesizing module 'choice' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1068]
INFO: [Synth 8-6155] done synthesizing module 'choice' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1068]
INFO: [Synth 8-6157] synthesizing module 'majority' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1061]
INFO: [Synth 8-6155] done synthesizing module 'majority' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1061]
INFO: [Synth 8-6157] synthesizing module 'Sigma0' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1078]
INFO: [Synth 8-6155] done synthesizing module 'Sigma0' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1078]
INFO: [Synth 8-6157] synthesizing module 'Sigma1' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1100]
INFO: [Synth 8-6155] done synthesizing module 'Sigma1' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1100]
INFO: [Synth 8-6155] done synthesizing module 'main_comp' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1011]
INFO: [Synth 8-6157] synthesizing module 'intermediate_hash' [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1044]
INFO: [Synth 8-6155] done synthesizing module 'intermediate_hash' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:1044]
INFO: [Synth 8-6155] done synthesizing module 'sha512' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/gunwill/Desktop/Lab2/dldfall2024/Lab2/SV/sha512.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multiplexer' [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:59]
INFO: [Synth 8-226] default block is never used [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer' (0#1) [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:59]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/segment_driver.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/segment_driver.sv:63]
INFO: [Synth 8-6157] synthesizing module 'digit2segments' [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/digit2segments.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/digit2segments.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'digit2segments' (0#1) [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/digit2segments.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (0#1) [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/Desktop/top_demo.sv:23]
WARNING: [Synth 8-3917] design top_demo has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_demo has port led[1] driven by constant 0
WARNING: [Synth 8-7129] Port sw[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top_demo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.258 ; gain = 572.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.258 ; gain = 572.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.258 ; gain = 572.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.964 . Memory (MB): peak = 1562.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/imports/Desktop/constr.xdc]
Finished Parsing XDC File [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/imports/Desktop/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/imports/Desktop/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1711.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1711.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.035 ; gain = 721.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.035 ; gain = 721.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.035 ; gain = 721.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.035 ; gain = 721.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.035 ; gain = 721.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'segment_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              DIGIT_ZERO |                               00 |                               00
               DIGIT_ONE |                               01 |                               01
               DIGIT_TWO |                               10 |                               10
             DIGIT_THREE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'segment_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.035 ; gain = 721.441
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 64    
	   2 Input   64 Bit       Adders := 88    
	   5 Input   64 Bit       Adders := 80    
	   3 Input   64 Bit       Adders := 80    
+---XORs : 
	   3 Input     64 Bit         XORs := 368   
	   2 Input     64 Bit         XORs := 80    
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top_demo has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_demo has port led[1] driven by constant 0
WARNING: [Synth 8-7129] Port sw[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top_demo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 1711.035 ; gain = 721.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1714.367 ; gain = 724.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1730.855 ; gain = 741.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 1739.957 ; gain = 750.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:23 . Memory (MB): peak = 1756.277 ; gain = 766.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:23 . Memory (MB): peak = 1756.277 ; gain = 766.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 1756.277 ; gain = 766.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 1756.277 ; gain = 766.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 1756.277 ; gain = 766.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 1756.277 ; gain = 766.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  6032|
|3     |LUT1   |   518|
|4     |LUT2   |  9598|
|5     |LUT3   | 18513|
|6     |LUT4   |  4810|
|7     |LUT5   | 13046|
|8     |LUT6   | 12662|
|9     |MUXF7  |    64|
|10    |FDRE   |    19|
|11    |IBUF   |    10|
|12    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 1756.277 ; gain = 766.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1756.277 ; gain = 617.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:26 . Memory (MB): peak = 1756.277 ; gain = 766.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1769.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6096 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1786.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ca0b230f
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 13 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:49 . Memory (MB): peak = 1786.598 ; gain = 1217.074
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1786.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gunwill/dldfall2024/Lab2/Vivado/Lab1/Lab1.runs/synth_1/top_demo.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1786.598 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_demo_utilization_synth.rpt -pb top_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 16:55:09 2024...
