<?xml version="1.0"?>
<dblpperson name="Shahar Kvatinsky" pid="92/10504" n="71">
<person key="homepages/92/10504" mdate="2011-11-23">
<author pid="92/10504">Shahar Kvatinsky</author>
</person>
<r><article key="journals/access/BiolekKBBK21" mdate="2021-03-02">
<author pid="46/3171">Dalibor Biolek</author>
<author pid="13/4105">Zdenek Kolka</author>
<author pid="20/2612">Viera Biolkov&#225;</author>
<author pid="119/0557">Zdenek Biolek</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>(V)TEAM for SPICE Simulation of Memristive Devices With Improved Numerical Performance.</title>
<pages>30242-30255</pages>
<year>2021</year>
<volume>9</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2021.3059241</ee>
<url>db/journals/access/access9.html#BiolekKBBK21</url>
</article>
</r>
<r><article key="journals/pieee/WainsteinAYK21" mdate="2021-03-02">
<author orcid="0000-0002-9549-5792" pid="154/1977">Nicol&#225;s Wainstein</author>
<author orcid="0000-0003-0027-1145" pid="95/10802">Gina C. Adam</author>
<author orcid="0000-0001-7965-459X" pid="222/5469">Eilam Yalon</author>
<author orcid="0000-0001-7277-7271" pid="92/10504">Shahar Kvatinsky</author>
<title>Radiofrequency Switches Based on Emerging Resistive Memory Technologies - A Survey.</title>
<pages>77-95</pages>
<year>2021</year>
<volume>109</volume>
<journal>Proc. IEEE</journal>
<number>1</number>
<ee>https://doi.org/10.1109/JPROC.2020.3011953</ee>
<url>db/journals/pieee/pieee109.html#WainsteinAYK21</url>
</article>
</r>
<r><article key="journals/tbcas/HannaDKD20" mdate="2020-09-24">
<author orcid="0000-0001-5360-325X" pid="224/1395">Hanna Abo Hanna</author>
<author pid="205/6067">Loai Danial</author>
<author orcid="0000-0001-7277-7271" pid="92/10504">Shahar Kvatinsky</author>
<author pid="205/6156">Ramez Daniel</author>
<title>Cytomorphic Electronics With Memristors for Modeling Fundamental Genetic Circuits.</title>
<pages>386-401</pages>
<year>2020</year>
<volume>14</volume>
<journal>IEEE Trans. Biomed. Circuits Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TBCAS.2020.2966634</ee>
<ee>https://www.wikidata.org/entity/Q92688578</ee>
<url>db/journals/tbcas/tbcas14.html#HannaDKD20</url>
</article>
</r>
<r><article key="journals/tcad/HurRABEPK20" mdate="2020-10-06">
<author orcid="0000-0002-8995-7655" pid="185/8767">Rotem Ben Hur</author>
<author orcid="0000-0002-0341-284X" pid="02/4298">Ronny Ronen</author>
<author orcid="0000-0001-8515-2828" pid="209/3087">Ameer Haj Ali</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author orcid="0000-0003-1033-6168" pid="275/4784">Adi Eliahu</author>
<author pid="275/5071">Natan Peled</author>
<author orcid="0000-0001-7277-7271" pid="92/10504">Shahar Kvatinsky</author>
<title>SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput.</title>
<pages>2434-2447</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCAD.2019.2931188</ee>
<url>db/journals/tcad/tcad39.html#HurRABEPK20</url>
</article>
</r>
<r><inproceedings key="conf/date/DanialGPRK20" mdate="2020-06-25">
<author pid="205/6067">Loai Danial</author>
<author pid="40/1739">V. Gupta</author>
<author pid="119/4401">Evgeny Pikhay</author>
<author pid="81/8448">Yakov Roizin</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Modeling a Floating-Gate Memristive Device for Computer Aided Design of Neuromorphic Computing.</title>
<pages>472-477</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116354</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#DanialGPRK20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dft/GuptaPKJKMNO20" mdate="2020-11-17">
<author pid="66/6170">Vishal Gupta</author>
<author pid="233/0663">Danilo Pellegrini</author>
<author pid="138/5208">Saurabh Khandelwal</author>
<author pid="14/3879">Abusaleh M. Jabir</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="83/10065">Eugenio Martinelli</author>
<author pid="93/1741">Corrado Di Natale</author>
<author pid="84/5657">Marco Ottavi</author>
<title>Sensing with Memristive Complementary Resistive Switch: Modelling and Simulations.</title>
<pages>1-6</pages>
<year>2020</year>
<booktitle>DFT</booktitle>
<ee>https://doi.org/10.1109/DFT50435.2020.9250843</ee>
<crossref>conf/dft/2020</crossref>
<url>db/conf/dft/dft2020.html#GuptaPKJKMNO20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ecctd/DanialK20" mdate="2020-10-14">
<author pid="205/6067">Loai Danial</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Breaking the Conversion Wall in Mixed-Signal Systems Using Neuromorphic Data Converters.</title>
<pages>1-4</pages>
<year>2020</year>
<booktitle>ECCTD</booktitle>
<ee>https://doi.org/10.1109/ECCTD49232.2020.9218340</ee>
<crossref>conf/ecctd/2020</crossref>
<url>db/conf/ecctd/ecctd2020.html#DanialK20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/BhattacharjeeCD20" mdate="2021-01-18">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="220/3291">Srijit Dutta</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.</title>
<pages>150:1-150:9</pages>
<year>2020</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3400302.3415681</ee>
<ee>https://ieeexplore.ieee.org/document/9256720</ee>
<crossref>conf/iccad/2020</crossref>
<url>db/conf/iccad/iccad2020.html#BhattacharjeeCD20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/DanialSK20" mdate="2021-01-18">
<author pid="205/6067">Loai Danial</author>
<author pid="134/9720">Kanishka Sharma</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>A Pipelined Memristive Neural Network Analog-to-Digital Converter.</title>
<pages>1-5</pages>
<year>2020</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS45731.2020.9181108</ee>
<crossref>conf/iscas/2020</crossref>
<url>db/conf/iscas/iscas2020.html#DanialSK20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/PerachK20" mdate="2021-01-18">
<author pid="223/7879">Ben Perach</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>An Asynchronous and Low-Power True Random Number Generator using STT-MTJ.</title>
<pages>1</pages>
<year>2020</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS45731.2020.9181042</ee>
<crossref>conf/iscas/2020</crossref>
<url>db/conf/iscas/iscas2020.html#PerachK20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/EliahuHRK20" mdate="2021-02-17">
<author pid="275/4784">Adi Eliahu</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>abstractPIM: Bridging the Gap Between Processing-In-Memory Technology and Instruction Set Architecture.</title>
<pages>28-33</pages>
<year>2020</year>
<booktitle>VLSI-SOC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SOC46417.2020.9344103</ee>
<crossref>conf/vlsi/2020</crossref>
<url>db/conf/vlsi/vlsisoc2020.html#EliahuHRK20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/PeledHRK20" mdate="2021-02-17">
<author pid="275/5071">Natan Peled</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>X-MAGIC: Enhancing PIM Using Input Overwriting Capabilities.</title>
<pages>64-69</pages>
<year>2020</year>
<booktitle>VLSI-SOC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SOC46417.2020.9344095</ee>
<crossref>conf/vlsi/2020</crossref>
<url>db/conf/vlsi/vlsisoc2020.html#PeledHRK20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-2009-00881" mdate="2020-09-16">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="220/3291">Srijit Dutta</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.</title>
<year>2020</year>
<volume>abs/2009.00881</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2009.00881</ee>
<url>db/journals/corr/corr2009.html#abs-2009-00881</url>
</article>
</r>
<r><article key="journals/micro/TalatiHPRK19" mdate="2019-03-02">
<author pid="161/3279">Nishil Talati</author>
<author pid="191/7804">Heonjae Ha</author>
<author pid="223/7879">Ben Perach</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>CONCEPT: A Column-Oriented Memory Controller for Efficient Memory and PIM Operations in RRAM.</title>
<pages>33-43</pages>
<year>2019</year>
<volume>39</volume>
<journal>IEEE Micro</journal>
<number>1</number>
<ee>https://doi.org/10.1109/MM.2018.2890033</ee>
<url>db/journals/micro/micro39.html#TalatiHPRK19</url>
</article>
</r>
<r><article key="journals/mj/WaldK19" mdate="2020-02-22">
<author pid="152/0738">Nimrod Wald</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Understanding the influence of device, circuit and environmental variations on real processing in memristive memory using Memristor Aided Logic.</title>
<pages>22-33</pages>
<year>2019</year>
<volume>86</volume>
<journal>Microelectron. J.</journal>
<ee>https://doi.org/10.1016/j.mejo.2019.02.013</ee>
<url>db/journals/mj/mj86.html#WaldK19</url>
</article>
</r>
<r><article key="journals/mj/RamadanWGK19" mdate="2020-02-22">
<author pid="165/9015">Misbah Ramadan</author>
<author pid="154/1977">Nicol&#225;s Wainstein</author>
<author pid="92/459">Ran Ginosar</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Adaptive programming in multi-level cell ReRAM.</title>
<pages>169-180</pages>
<year>2019</year>
<volume>90</volume>
<journal>Microelectron. J.</journal>
<ee>https://doi.org/10.1016/j.mejo.2019.06.004</ee>
<url>db/journals/mj/mj90.html#RamadanWGK19</url>
</article>
</r>
<r><article key="journals/tcas/GiacominGKG19" mdate="2020-05-22">
<author orcid="0000-0002-5415-1870" pid="196/3714">Edouard Giacomin</author>
<author orcid="0000-0001-6477-6113" pid="235/6323">Tzofnat Greenberg-Toledo</author>
<author orcid="0000-0001-7277-7271" pid="92/10504">Shahar Kvatinsky</author>
<author orcid="0000-0003-3634-3999" pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>A Robust Digital RRAM-Based Convolutional Block for Low-Power Image Processing and Learning Applications.</title>
<pages>643-654</pages>
<year>2019</year>
<volume>66-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCSI.2018.2872455</ee>
<url>db/journals/tcas/tcasI66.html#GiacominGKG19</url>
</article>
</r>
<r><article key="journals/tcas/Greenberg-Toledo19" mdate="2020-05-22">
<author orcid="0000-0001-6477-6113" pid="235/6323">Tzofnat Greenberg-Toledo</author>
<author pid="237/8101">Roee Mazor</author>
<author orcid="0000-0001-8515-2828" pid="209/3087">Ameer Haj Ali</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Supporting the Momentum Training Algorithm Using a Memristor-Based Synapse.</title>
<pages>1571-1583</pages>
<year>2019</year>
<volume>66-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCSI.2018.2888538</ee>
<url>db/journals/tcas/tcasI66.html#Greenberg-Toledo19</url>
</article>
</r>
<r><article key="journals/tvlsi/PerachK19" mdate="2020-03-11">
<author orcid="0000-0003-1182-3486" pid="223/7879">Ben Perach</author>
<author orcid="0000-0001-7277-7271" pid="92/10504">Shahar Kvatinsky</author>
<title>An Asynchronous and Low-Power True Random Number Generator Using STT-MTJ.</title>
<pages>2473-2484</pages>
<year>2019</year>
<volume>27</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TVLSI.2019.2927816</ee>
<url>db/journals/tvlsi/tvlsi27.html#PerachK19</url>
</article>
</r>
<r><inproceedings key="conf/asap/Kvatinsky19" mdate="2019-09-09">
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Real Processing-in-Memory with Memristive Memory Processing Unit (mMPU).</title>
<pages>142-148</pages>
<year>2019</year>
<booktitle>ASAP</booktitle>
<ee>https://doi.org/10.1109/ASAP.2019.00-10</ee>
<crossref>conf/asap/2019</crossref>
<url>db/conf/asap/asap2019.html#Kvatinsky19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/biocas/DanialSDK19" mdate="2019-12-16">
<author pid="205/6067">Loai Danial</author>
<author pid="134/9720">Kanishka Sharma</author>
<author pid="255/0078">Shivansh Dwivedi</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Logarithmic Neural Network Data Converters using Memristors for Biomedical Applications.</title>
<pages>1-4</pages>
<year>2019</year>
<booktitle>BioCAS</booktitle>
<ee>https://doi.org/10.1109/BIOCAS.2019.8919068</ee>
<crossref>conf/biocas/2019</crossref>
<url>db/conf/biocas/biocas2019.html#DanialSDK19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/PerachK19" mdate="2019-12-27">
<author orcid="0000-0003-1182-3486" pid="223/7879">Ben Perach</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>STT-ANGIE: Asynchronous True Random Number GEnerator Using STT-MTJ.</title>
<pages>264-267</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8715257</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#PerachK19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/LouisHK19" mdate="2020-02-03">
<author pid="257/5273">Jeffry Louis</author>
<author pid="257/5226">Barak Hoffer</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Performing Memristor-Aided Logic (MAGIC) using STT-MRAM.</title>
<pages>787-790</pages>
<year>2019</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS46596.2019.8965179</ee>
<crossref>conf/icecsys/2019</crossref>
<url>db/conf/icecsys/icecsys2019.html#LouisHK19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iolts/OttaviGKKMMJ19" mdate="2020-09-05">
<author orcid="0000-0002-5064-7342" pid="84/5657">Marco Ottavi</author>
<author pid="66/6170">Vishal Gupta</author>
<author orcid="0000-0001-7992-3390" pid="138/5208">Saurabh Khandelwal</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="93/1946">Jimson Mathew</author>
<author pid="83/10065">Eugenio Martinelli</author>
<author pid="14/3879">Abusaleh M. Jabir</author>
<title>The Missing Applications Found: Robust Design Techniques and Novel Uses of Memristors.</title>
<pages>159-164</pages>
<year>2019</year>
<booktitle>IOLTS</booktitle>
<ee>https://doi.org/10.1109/IOLTS.2019.8854427</ee>
<crossref>conf/iolts/2019</crossref>
<url>db/conf/iolts/iolts2019.html#OttaviGKKMMJ19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/DanialTK19" mdate="2019-07-14">
<author pid="205/6067">Loai Danial</author>
<author pid="244/7509">Sidharth Thomas</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Delta-Sigma Modulation Neurons for High-Precision Training of Memristive Synapses in Deep Neural Networks.</title>
<pages>1-5</pages>
<year>2019</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2019.8702621</ee>
<crossref>conf/iscas/2019</crossref>
<url>db/conf/iscas/iscas2019.html#DanialTK19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/WainsteinTGYK19" mdate="2019-09-24">
<author pid="154/1977">Nicol&#225;s Wainstein</author>
<author pid="249/3183">Tamir Tsabari</author>
<author pid="249/3094">Yarden Goldin</author>
<author pid="222/5469">Eilam Yalon</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>A Dual-Band CMOS Low-Noise Amplifier using Memristor-Based Tunable Inductors.</title>
<pages>290-295</pages>
<year>2019</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2019.00060</ee>
<crossref>conf/isvlsi/2019</crossref>
<url>db/conf/isvlsi/isvlsi2019.html#WainsteinTGYK19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/space/Kvatinsky19" mdate="2019-11-22">
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Real Processing-In-Memory with Memristive Memory Processing Unit.</title>
<pages>5-8</pages>
<year>2019</year>
<booktitle>SPACE</booktitle>
<ee>https://doi.org/10.1007/978-3-030-35869-3_2</ee>
<crossref>conf/space/2019</crossref>
<url>db/conf/space/space2019.html#Kvatinsky19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/VieiraGQZTKAG19" mdate="2020-03-27">
<author pid="82/3500">Jo&#227;o Vieira</author>
<author orcid="0000-0002-5415-1870" pid="196/3714">Edouard Giacomin</author>
<author pid="218/1206">Yasir Mahmood Qureshi</author>
<author pid="07/9991">Marina Zapater</author>
<author pid="133/5914">Xifan Tang</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="a/DavidAtienza">David Atienza</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories.</title>
<pages>160-165</pages>
<year>2019</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2019.8920343</ee>
<crossref>conf/vlsi/2019</crossref>
<url>db/conf/vlsi/vlsisoc2019.html#VieiraGQZTKAG19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/VieiraGQZTKAG19a" mdate="2020-07-27">
<author pid="82/3500">Jo&#227;o Vieira</author>
<author pid="196/3714">Edouard Giacomin</author>
<author pid="218/1206">Yasir Mahmood Qureshi</author>
<author pid="07/9991">Marina Zapater</author>
<author pid="133/5914">Xifan Tang</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="a/DavidAtienza">David Atienza</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>Accelerating Inference on Binary Neural Networks with Digital RRAM Processing.</title>
<pages>257-278</pages>
<year>2019</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-030-53273-4_12</ee>
<crossref>conf/vlsi/2019socs</crossref>
<url>db/conf/vlsi/vlsisoc2019s.html#VieiraGQZTKAG19a</url>
</inproceedings>
</r>
<r><incollection key="books/sp/19/ReubenTWHAGK19" mdate="2020-04-09">
<author pid="146/1596">John Reuben</author>
<author pid="161/3279">Nishil Talati</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="209/3087">Ameer Haj Ali</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>A Taxonomy and Evaluation Framework for Memristive Logic.</title>
<pages>1065-1099</pages>
<year>2019</year>
<booktitle>Handbook of Memristor Networks</booktitle>
<ee>https://doi.org/10.1007/978-3-319-76375-0_37</ee>
<crossref>books/sp/19/CSA2019</crossref>
<url>db/books/collections/CSA2019.html#ReubenTWHAGK19</url>
</incollection>
</r>
<r><article publtype="informal" key="journals/corr/abs-1910-10234" mdate="2019-10-25">
<author pid="60/10106">Kunal Korgaonkar</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>The Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm.</title>
<year>2019</year>
<volume>abs/1910.10234</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1910.10234</ee>
<url>db/journals/corr/corr1910.html#abs-1910-10234</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1912-12636" mdate="2020-01-04">
<author pid="235/6323">Tzofnat Greenberg-Toledo</author>
<author pid="223/7879">Ben Perach</author>
<author pid="126/1779">Daniel Soudry</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>MTJ-Based Hardware Synapse Design for Quantized Deep Neural Networks.</title>
<year>2019</year>
<volume>abs/1912.12636</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1912.12636</ee>
<url>db/journals/corr/corr1912.html#abs-1912-12636</url>
</article>
</r>
<r><article key="journals/esticas/DanialWKK18" mdate="2018-05-06">
<author orcid="0000-0001-7539-5834" pid="205/6067">Loai Danial</author>
<author orcid="0000-0002-9549-5792" pid="154/1977">Nicol&#225;s Wainstein</author>
<author pid="217/7202">Shraga Kraus</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>DIDACTIC: A Data-Intelligent Digital-to-Analog Converter with a Trainable Integrated Circuit using Memristors.</title>
<pages>146-158</pages>
<year>2018</year>
<volume>8</volume>
<journal>IEEE J. Emerg. Sel. Topics Circuits Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/JETCAS.2017.2780251</ee>
<url>db/journals/esticas/esticas8.html#DanialWKK18</url>
</article>
</r>
<r><article key="journals/ijcta/DozortsevGK18" mdate="2020-05-11">
<author pid="215/4651">Alexander Dozortsev</author>
<author pid="215/4609">Israel Goldshtein</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Analysis of the row grounding technique in a memristor-based crossbar array.</title>
<pages>122-137</pages>
<year>2018</year>
<volume>46</volume>
<journal>Int. J. Circuit Theory Appl.</journal>
<number>1</number>
<ee>https://doi.org/10.1002/cta.2399</ee>
<url>db/journals/ijcta/ijcta46.html#DozortsevGK18</url>
</article>
</r>
<r><article key="journals/micro/AliHWRK18" mdate="2018-10-12">
<author pid="209/3087">Ameer Haj Ali</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Not in Name Alone: A Memristive Memory Processing Unit for Real In-Memory Processing.</title>
<pages>13-21</pages>
<year>2018</year>
<volume>38</volume>
<journal>IEEE Micro</journal>
<number>5</number>
<ee>https://doi.org/10.1109/MM.2018.053631137</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MM.2018.053631137</ee>
<url>db/journals/micro/micro38.html#AliHWRK18</url>
</article>
</r>
<r><article key="journals/tcas/WainsteinK18" mdate="2020-05-22">
<author orcid="0000-0002-9549-5792" pid="154/1977">Nicol&#225;s Wainstein</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>TIME - Tunable Inductors Using MEmristors.</title>
<pages>1505-1515</pages>
<year>2018</year>
<volume>65-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TCSI.2017.2760625</ee>
<url>db/journals/tcas/tcasI65.html#WainsteinK18</url>
</article>
</r>
<r><article key="journals/tcas/AliHWRK18" mdate="2020-05-22">
<author orcid="0000-0001-8515-2828" pid="209/3087">Ameer Haj Ali</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>IMAGING: In-Memory AlGorithms for Image processiNG.</title>
<pages>4258-4271</pages>
<year>2018</year>
<volume>65-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>12</number>
<ee type="oa">https://doi.org/10.1109/TCSI.2018.2846699</ee>
<url>db/journals/tcas/tcasI65.html#AliHWRK18</url>
</article>
</r>
<r><article key="journals/tetci/DanialWKK18" mdate="2020-07-14">
<author orcid="0000-0001-7539-5834" pid="205/6067">Loai Danial</author>
<author pid="154/1977">Nicol&#225;s Wainstein</author>
<author pid="217/7202">Shraga Kraus</author>
<author orcid="0000-0001-7277-7271" pid="92/10504">Shahar Kvatinsky</author>
<title>Breaking Through the Speed-Power-Accuracy Tradeoff in ADCs Using a Memristive Neuromorphic Architecture.</title>
<pages>396-409</pages>
<year>2018</year>
<volume>2</volume>
<journal>IEEE Trans. Emerg. Top. Comput. Intell.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TETCI.2018.2849109</ee>
<url>db/journals/tetci/tetci2.html#DanialWKK18</url>
</article>
</r>
<r><inproceedings key="conf/date/TalatiAHWRGK18" mdate="2018-04-24">
<author pid="161/3279">Nishil Talati</author>
<author pid="209/3087">Ameer Haj Ali</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Practical challenges in delivering the promises of real processing-in-memory machines.</title>
<pages>1628-1633</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342275</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#TalatiAHWRGK18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/AliHWK18" mdate="2018-10-24">
<author pid="209/3087">Ameer Haj Ali</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Efficient Algorithms for In-Memory Fixed Point Multiplication Using MAGIC.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351561</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#AliHWK18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/DanialK18" mdate="2019-01-14">
<author pid="205/6067">Loai Danial</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Real-Time Trainable Data Converters for General Purpose Applications.</title>
<pages>34-36</pages>
<year>2018</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1145/3232195.3232209</ee>
<ee>http://ieeexplore.ieee.org/document/8604350</ee>
<crossref>conf/nanoarch/2018</crossref>
<url>db/conf/nanoarch/nanoarch2018.html#DanialK18</url>
</inproceedings>
</r>
<r><article key="journals/dt/PedramRHGK17" mdate="2020-03-13">
<author pid="68/8120">Ardavan Pedram</author>
<author pid="61/4199">Stephen Richardson</author>
<author pid="h/MarkHorowitz">Mark Horowitz</author>
<author pid="93/5975">Sameh Galal</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era.</title>
<pages>39-50</pages>
<year>2017</year>
<volume>34</volume>
<journal>IEEE Des. Test</journal>
<number>2</number>
<ee>https://doi.org/10.1109/MDAT.2016.2573586</ee>
<url>db/journals/dt/dt34.html#PedramRHGK17</url>
</article>
</r>
<r><inproceedings key="conf/biocas/HannaDKD17" mdate="2018-08-07">
<author pid="224/1395">Hanna Abo Hanna</author>
<author pid="205/6067">Loai Danial</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="205/6156">Ramez Daniel</author>
<title>Modeling biochemical reactions and gene networks with memristors.</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>BioCAS</booktitle>
<ee>https://doi.org/10.1109/BIOCAS.2017.8325229</ee>
<crossref>conf/biocas/2017</crossref>
<url>db/conf/biocas/biocas2017.html#HannaDKD17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/HamdiouiKCXWJEC17" mdate="2018-03-26">
<author pid="75/4940">Said Hamdioui</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="45/1844">Gert Cauwenberghs</author>
<author pid="70/1741-5">Lei Xie 0005</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="63/6495">Siddharth Joshi</author>
<author pid="199/8658">Hesham Mostafa Elsayed</author>
<author pid="53/6375">Henk Corporaal</author>
<author pid="84/2198">Koen Bertels</author>
<title>Memristor for computing: Myth or reality?</title>
<pages>722-731</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927083</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130553</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#HamdiouiKCXWJEC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/host/AzrielK17" mdate="2019-02-07">
<author pid="164/0858">Leonid Azriel</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Towards a memristive hardware secure hash function (MemHash).</title>
<pages>51-55</pages>
<year>2017</year>
<booktitle>HOST</booktitle>
<ee>https://doi.org/10.1109/HST.2017.7951797</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/HST.2017.7951797</ee>
<crossref>conf/host/2017</crossref>
<url>db/conf/host/host2017.html#AzrielK17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/HurWTK17" mdate="2018-04-09">
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="161/3279">Nishil Talati</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic.</title>
<pages>225-232</pages>
<year>2017</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2017.8203782</ee>
<ee>http://dl.acm.org/citation.cfm?id=3199730</ee>
<crossref>conf/iccad/2017</crossref>
<url>db/conf/iccad/iccad2017.html#HurWTK17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/TalatiWK17" mdate="2020-10-28">
<author pid="161/3279">Nishil Talati</author>
<author orcid="0000-0003-3339-3085" pid="w/ZhiyingWang-1">Zhiying Wang 0001</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Rate-compatible and high-throughput architecture designs for encoding LDPC codes.</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2017.8050836</ee>
<crossref>conf/iscas/2017</crossref>
<url>db/conf/iscas/iscas2017.html#TalatiWK17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/WainsteinK17" mdate="2017-10-07">
<author pid="154/1977">Nicol&#225;s Wainstein</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>An RF memristor model and memristive single-pole double-throw switches.</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2017.8050963</ee>
<crossref>conf/iscas/2017</crossref>
<url>db/conf/iscas/iscas2017.html#WainsteinK17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/ReubenHWTAGK17" mdate="2019-09-25">
<author orcid="0000-0002-7891-4975" pid="146/1596">John Reuben</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="161/3279">Nishil Talati</author>
<author pid="209/3087">Ameer Haj Ali</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Memristive logic: A framework for evaluation and comparison.</title>
<pages>1-8</pages>
<year>2017</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1109/PATMOS.2017.8106959</ee>
<crossref>conf/patmos/2017</crossref>
<url>db/conf/patmos/patmos2017.html#ReubenHWTAGK17</url>
</inproceedings>
</r>
<r><article key="journals/taco/MoradYKG16" mdate="2021-02-17">
<author pid="131/6659">Amir Morad</author>
<author pid="131/6615">Leonid Yavits</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="92/459">Ran Ginosar</author>
<title>Resistive GP-SIMD Processing-In-Memory.</title>
<pages>57:1-57:22</pages>
<year>2016</year>
<volume>12</volume>
<journal>ACM Trans. Archit. Code Optim.</journal>
<number>4</number>
<ee type="oa">https://doi.org/10.1145/2845084</ee>
<url>db/journals/taco/taco12.html#MoradYKG16</url>
</article>
</r>
<r><article key="journals/tit/CassutoKY16" mdate="2020-03-10">
<author orcid="0000-0001-6369-6699" pid="50/8860">Yuval Cassuto</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="95/1189">Eitan Yaakobi</author>
<title>Information-Theoretic Sneak-Path Mitigation in Memristor Crossbar Arrays.</title>
<pages>4801-4813</pages>
<year>2016</year>
<volume>62</volume>
<journal>IEEE Trans. Inf. Theory</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TIT.2016.2594798</ee>
<url>db/journals/tit/tit62.html#CassutoKY16</url>
</article>
</r>
<r><inproceedings key="conf/iscas/RosenthalGSK16" mdate="2017-05-26">
<author pid="184/4180">Eyal Rosenthal</author>
<author pid="184/4377">Sergey Greshnikov</author>
<author pid="126/1779">Daniel Soudry</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>A fully analog memristor-based neural network with online gradient training.</title>
<pages>1394-1397</pages>
<year>2016</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2016.7527510</ee>
<crossref>conf/iscas/2016</crossref>
<url>db/conf/iscas/iscas2016.html#RosenthalGSK16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isit/CassutoKY16" mdate="2017-05-24">
<author pid="50/8860">Yuval Cassuto</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="95/1189">Eitan Yaakobi</author>
<title>Write sneak-path constraints avoiding disturbs in memristor crossbar arrays.</title>
<pages>950-954</pages>
<year>2016</year>
<booktitle>ISIT</booktitle>
<ee>https://doi.org/10.1109/ISIT.2016.7541439</ee>
<crossref>conf/isit/2016</crossref>
<url>db/conf/isit/isit2016.html#CassutoKY16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/micro/HaPRKH16" mdate="2018-03-10">
<author pid="191/7804">Heonjae Ha</author>
<author pid="68/8120">Ardavan Pedram</author>
<author pid="61/4199">Stephen Richardson</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="h/MarkHorowitz">Mark Horowitz</author>
<title>Improving energy efficiency of DRAM by exploiting half page row access.</title>
<pages>27:1-27:12</pages>
<year>2016</year>
<booktitle>MICRO</booktitle>
<ee>https://doi.org/10.1109/MICRO.2016.7783730</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MICRO.2016.7783730</ee>
<ee>http://dl.acm.org/citation.cfm?id=3195670</ee>
<crossref>conf/micro/2016</crossref>
<url>db/conf/micro/micro2016.html#HaPRKH16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/micro/VasilyevBPRKH16" mdate="2018-03-10">
<author pid="150/1474">Artem Vasilyev</author>
<author pid="182/2479">Nikhil Bhagdikar</author>
<author pid="68/8120">Ardavan Pedram</author>
<author pid="61/4199">Stephen Richardson</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="h/MarkHorowitz">Mark Horowitz</author>
<title>Evaluating programmable architectures for imaging and vision applications.</title>
<pages>52:1-52:13</pages>
<year>2016</year>
<booktitle>MICRO</booktitle>
<ee>https://doi.org/10.1109/MICRO.2016.7783755</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MICRO.2016.7783755</ee>
<ee>http://dl.acm.org/citation.cfm?id=3195702</ee>
<crossref>conf/micro/2016</crossref>
<url>db/conf/micro/micro2016.html#VasilyevBPRKH16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/HurK16" mdate="2017-05-23">
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Memory Processing Unit for in-memory processing.</title>
<pages>171-172</pages>
<year>2016</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1145/2950067.2950086</ee>
<crossref>conf/nanoarch/2016</crossref>
<url>db/conf/nanoarch/nanoarch2016.html#HurK16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/AmraniDK16" mdate="2017-05-24">
<author pid="191/6861">Elad Amrani</author>
<author pid="191/6871">Avishay Drori</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Logic design with unipolar memristors.</title>
<pages>1-5</pages>
<year>2016</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2016.7753564</ee>
<crossref>conf/vlsi/2016soc</crossref>
<url>db/conf/vlsi/vlsisoc2016.html#AmraniDK16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/WaldADK16" mdate="2017-09-05">
<author pid="152/0738">Nimrod Wald</author>
<author pid="191/6861">Elad Amrani</author>
<author pid="191/6871">Avishay Drori</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Logic with Unipolar Memristors - Circuits and Design Methodology.</title>
<pages>24-40</pages>
<year>2016</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-319-67104-8_2</ee>
<crossref>conf/vlsi/2016socs</crossref>
<url>db/conf/vlsi/vlsisoc2016s.html#WaldADK16</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/PedramRGKH16" mdate="2018-08-13">
<author pid="68/8120">Ardavan Pedram</author>
<author pid="61/4199">Stephen Richardson</author>
<author pid="93/5975">Sameh Galal</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="h/MarkHorowitz">Mark Horowitz</author>
<title>Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era.</title>
<year>2016</year>
<volume>abs/1602.04183</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1602.04183</ee>
<url>db/journals/corr/corr1602.html#PedramRGKH16</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/YangPRBRKRPH16" mdate="2018-08-13">
<author pid="95/3681">Xuan Yang</author>
<author pid="131/5127">Jing Pu</author>
<author pid="136/5261">Blaine Burton Rister</author>
<author pid="182/2479">Nikhil Bhagdikar</author>
<author pid="61/4199">Stephen Richardson</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="09/1000">Jonathan Ragan-Kelley</author>
<author pid="68/8120">Ardavan Pedram</author>
<author pid="h/MarkHorowitz">Mark Horowitz</author>
<title>A Systematic Approach to Blocking Convolutional Neural Networks.</title>
<year>2016</year>
<volume>abs/1606.04209</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1606.04209</ee>
<url>db/journals/corr/corr1606.html#YangPRBRKRPH16</url>
</article>
</r>
<r><article key="journals/cal/YavitsKMG15" mdate="2020-03-15">
<author pid="131/6615">Leonid Yavits</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="131/6659">Amir Morad</author>
<author pid="92/459">Ran Ginosar</author>
<title>Resistive Associative Processor.</title>
<pages>148-151</pages>
<year>2015</year>
<volume>14</volume>
<journal>IEEE Comput. Archit. Lett.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/LCA.2014.2374597</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2374597</ee>
<url>db/journals/cal/cal14.html#YavitsKMG15</url>
</article>
</r>
<r><article key="journals/tcas/KvatinskyRFK15" mdate="2020-05-27">
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="165/9015">Misbah Ramadan</author>
<author pid="65/1497">Eby G. Friedman</author>
<author pid="k/AvinoamKolodny">Avinoam Kolodny</author>
<title>VTEAM: A General Model for Voltage-Controlled Memristors.</title>
<pages>786-790</pages>
<year>2015</year>
<volume>62-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TCSII.2015.2433536</ee>
<url>db/journals/tcas/tcasII62.html#KvatinskyRFK15</url>
</article>
</r>
<r><article key="journals/tnn/SoudryCGKK15" mdate="2020-10-26">
<author pid="126/1779">Daniel Soudry</author>
<author pid="72/538">Dotan Di Castro</author>
<author orcid="0000-0003-0834-2649" pid="27/11027">Asaf Gal</author>
<author pid="k/AvinoamKolodny">Avinoam Kolodny</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Memristor-Based Multilayer Neural Networks With Online Gradient Descent Training.</title>
<pages>2408-2421</pages>
<year>2015</year>
<volume>26</volume>
<journal>IEEE Trans. Neural Networks Learn. Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TNNLS.2014.2383395</ee>
<ee>https://www.wikidata.org/entity/Q50607024</ee>
<url>db/journals/tnn/tnn26.html#SoudryCGKK15</url>
</article>
</r>
<r><article key="journals/tvlsi/PatelKFK15" mdate="2020-03-11">
<author pid="98/7612">Ravi Patel</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="65/1497">Eby G. Friedman</author>
<author pid="k/AvinoamKolodny">Avinoam Kolodny</author>
<title>Multistate Register Based on Resistive RAM.</title>
<pages>1750-1759</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2347926</ee>
<url>db/journals/tvlsi/tvlsi23.html#PatelKFK15</url>
</article>
</r>
<r><article key="journals/cal/KvatinskyNEFKW14" mdate="2020-03-15">
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="154/2557">Yuval H. Nacson</author>
<author pid="89/6105">Yoav Etsion</author>
<author pid="65/1497">Eby G. Friedman</author>
<author pid="k/AvinoamKolodny">Avinoam Kolodny</author>
<author pid="35/1243">Uri C. Weiser</author>
<title>Memristor-Based Multithreading.</title>
<pages>41-44</pages>
<year>2014</year>
<volume>13</volume>
<journal>IEEE Comput. Archit. Lett.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/L-CA.2013.3</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.3</ee>
<ee>https://www.wikidata.org/entity/Q60163798</ee>
<url>db/journals/cal/cal13.html#KvatinskyNEFKW14</url>
</article>
</r>
<r><article key="journals/mj/LevyBCFKYK14" mdate="2020-02-22">
<author pid="157/0378">Yifat Levy</author>
<author orcid="0000-0001-8474-0812" pid="b/JehoshuaBruck">Jehoshua Bruck</author>
<author pid="50/8860">Yuval Cassuto</author>
<author pid="65/1497">Eby G. Friedman</author>
<author pid="k/AvinoamKolodny">Avinoam Kolodny</author>
<author orcid="0000-0002-4975-7931" pid="95/1189">Eitan Yaakobi</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Logic operations in memory using a memristive Akers array.</title>
<pages>1429-1437</pages>
<year>2014</year>
<volume>45</volume>
<journal>Microelectron. J.</journal>
<number>11</number>
<ee>https://doi.org/10.1016/j.mejo.2014.06.006</ee>
<url>db/journals/mj/mj45.html#LevyBCFKYK14</url>
</article>
</r>
<r><article key="journals/tcas/KvatinskyBLSWFKW14" mdate="2020-05-27">
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="153/9843">Dmitry Belousov</author>
<author pid="153/9852">Slavik Liman</author>
<author pid="152/0721">Guy Satat</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="65/1497">Eby G. Friedman</author>
<author pid="k/AvinoamKolodny">Avinoam Kolodny</author>
<author pid="35/1243">Uri C. Weiser</author>
<title>MAGIC - Memristor-Aided Logic.</title>
<pages>895-899</pages>
<year>2014</year>
<volume>61-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCSII.2014.2357292</ee>
<url>db/journals/tcas/tcasII61.html#KvatinskyBLSWFKW14</url>
</article>
</r>
<r><article key="journals/tvlsi/KvatinskySWFKW14" mdate="2020-03-11">
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="152/0721">Guy Satat</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="65/1497">Eby G. Friedman</author>
<author pid="k/AvinoamKolodny">Avinoam Kolodny</author>
<author pid="35/1243">Uri C. Weiser</author>
<title>Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies.</title>
<pages>2054-2066</pages>
<year>2014</year>
<volume>22</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TVLSI.2013.2282132</ee>
<ee>https://www.wikidata.org/entity/Q60163795</ee>
<url>db/journals/tvlsi/tvlsi22.html#KvatinskySWFKW14</url>
</article>
</r>
<r><article key="journals/tcas/KvatinskyFKW13" mdate="2020-05-22">
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="65/1497">Eby G. Friedman</author>
<author pid="k/AvinoamKolodny">Avinoam Kolodny</author>
<author pid="35/1243">Uri C. Weiser</author>
<title>TEAM: ThrEshold Adaptive Memristor Model.</title>
<pages>211-221</pages>
<year>2013</year>
<volume>60-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TCSI.2012.2215714</ee>
<url>db/journals/tcas/tcasI60.html#KvatinskyFKW13</url>
</article>
</r>
<r><inproceedings key="conf/isit/CassutoKY13" mdate="2017-05-24">
<author pid="50/8860">Yuval Cassuto</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="95/1189">Eitan Yaakobi</author>
<title>Sneak-path constraints in memristor crossbar arrays.</title>
<pages>156-160</pages>
<year>2013</year>
<booktitle>ISIT</booktitle>
<ee>https://doi.org/10.1109/ISIT.2013.6620207</ee>
<crossref>conf/isit/2013</crossref>
<url>db/conf/isit/isit2013.html#CassutoKY13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/KvatinskyKWF11" mdate="2017-05-24">
<author pid="92/10504">Shahar Kvatinsky</author>
<author pid="k/AvinoamKolodny">Avinoam Kolodny</author>
<author pid="35/1243">Uri C. Weiser</author>
<author pid="65/1497">Eby G. Friedman</author>
<title>Memristor-based IMPLY logic design procedure.</title>
<pages>142-147</pages>
<year>2011</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2011.6081389</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2011.6081389</ee>
<crossref>conf/iccd/2011</crossref>
<url>db/conf/iccd/iccd2011.html#KvatinskyKWF11</url>
</inproceedings>
</r>
<coauthors n="97" nc="4">
<co c="0"><na f="a/Adam:Gina_C=" pid="95/10802">Gina C. Adam</na></co>
<co c="0"><na f="a/Ali:Ameer_Haj" pid="209/3087">Ameer Haj Ali</na></co>
<co c="0"><na f="a/Amrani:Elad" pid="191/6861">Elad Amrani</na></co>
<co c="0"><na f="a/Atienza:David" pid="a/DavidAtienza">David Atienza</na></co>
<co c="0"><na f="a/Azriel:Leonid" pid="164/0858">Leonid Azriel</na></co>
<co c="0"><na f="b/Belousov:Dmitry" pid="153/9843">Dmitry Belousov</na></co>
<co c="0"><na f="b/Bertels:Koen" pid="84/2198">Koen Bertels</na></co>
<co c="0"><na f="b/Bhagdikar:Nikhil" pid="182/2479">Nikhil Bhagdikar</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="1"><na f="b/Biolek:Dalibor" pid="46/3171">Dalibor Biolek</na></co>
<co c="1"><na f="b/Biolek:Zdenek" pid="119/0557">Zdenek Biolek</na></co>
<co c="1"><na f="b/Biolkov=aacute=:Viera" pid="20/2612">Viera Biolkov&#225;</na></co>
<co c="0"><na f="b/Bruck:Jehoshua" pid="b/JehoshuaBruck">Jehoshua Bruck</na></co>
<co c="0"><na f="c/Cassuto:Yuval" pid="50/8860">Yuval Cassuto</na></co>
<co c="0"><na f="c/Castro:Dotan_Di" pid="72/538">Dotan Di Castro</na></co>
<co c="0"><na f="c/Cauwenberghs:Gert" pid="45/1844">Gert Cauwenberghs</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Corporaal:Henk" pid="53/6375">Henk Corporaal</na></co>
<co c="0"><na f="d/Danial:Loai" pid="205/6067">Loai Danial</na></co>
<co c="0"><na f="d/Daniel:Ramez" pid="205/6156">Ramez Daniel</na></co>
<co c="3"><na f="d/Dozortsev:Alexander" pid="215/4651">Alexander Dozortsev</na></co>
<co c="0"><na f="d/Drori:Avishay" pid="191/6871">Avishay Drori</na></co>
<co c="0"><na f="d/Dutta:Srijit" pid="220/3291">Srijit Dutta</na></co>
<co c="0"><na f="d/Dwivedi:Shivansh" pid="255/0078">Shivansh Dwivedi</na></co>
<co c="0"><na f="e/Eliahu:Adi" pid="275/4784">Adi Eliahu</na></co>
<co c="0"><na f="e/Elsayed:Hesham_Mostafa" pid="199/8658">Hesham Mostafa Elsayed</na></co>
<co c="0"><na f="e/Etsion:Yoav" pid="89/6105">Yoav Etsion</na></co>
<co c="0"><na f="f/Friedman:Eby_G=" pid="65/1497">Eby G. Friedman</na></co>
<co c="0"><na f="g/Gaillardon:Pierre=Emmanuel" pid="48/9513">Pierre-Emmanuel Gaillardon</na></co>
<co c="0"><na f="g/Gal:Asaf" pid="27/11027">Asaf Gal</na></co>
<co c="0"><na f="g/Galal:Sameh" pid="93/5975">Sameh Galal</na></co>
<co c="0"><na f="g/Giacomin:Edouard" pid="196/3714">Edouard Giacomin</na></co>
<co c="0"><na f="g/Ginosar:Ran" pid="92/459">Ran Ginosar</na></co>
<co c="0"><na f="g/Goldin:Yarden" pid="249/3094">Yarden Goldin</na></co>
<co c="3"><na f="g/Goldshtein:Israel" pid="215/4609">Israel Goldshtein</na></co>
<co c="0"><na f="g/Greenberg=Toledo:Tzofnat" pid="235/6323">Tzofnat Greenberg-Toledo</na></co>
<co c="0"><na f="g/Greshnikov:Sergey" pid="184/4377">Sergey Greshnikov</na></co>
<co c="0"><na f="g/Gupta:V=" pid="40/1739">V. Gupta</na></co>
<co c="0"><na f="g/Gupta:Vishal" pid="66/6170">Vishal Gupta</na></co>
<co c="0"><na f="h/Ha:Heonjae" pid="191/7804">Heonjae Ha</na></co>
<co c="0"><na f="h/Hamdioui:Said" pid="75/4940">Said Hamdioui</na></co>
<co c="0"><na f="h/Hanna:Hanna_Abo" pid="224/1395">Hanna Abo Hanna</na></co>
<co c="2"><na f="h/Hoffer:Barak" pid="257/5226">Barak Hoffer</na></co>
<co c="0"><na f="h/Horowitz:Mark" pid="h/MarkHorowitz">Mark Horowitz</na></co>
<co c="0"><na f="h/Hur:Rotem_Ben" pid="185/8767">Rotem Ben Hur</na></co>
<co c="0"><na f="j/Jabir:Abusaleh_M=" pid="14/3879">Abusaleh M. Jabir</na></co>
<co c="0"><na f="j/Joshi:Siddharth" pid="63/6495">Siddharth Joshi</na></co>
<co c="0"><na f="k/Khandelwal:Saurabh" pid="138/5208">Saurabh Khandelwal</na></co>
<co c="1"><na f="k/Kolka:Zdenek" pid="13/4105">Zdenek Kolka</na></co>
<co c="0"><na f="k/Kolodny:Avinoam" pid="k/AvinoamKolodny">Avinoam Kolodny</na></co>
<co c="0"><na f="k/Korgaonkar:Kunal" pid="60/10106">Kunal Korgaonkar</na></co>
<co c="0"><na f="k/Kraus:Shraga" pid="217/7202">Shraga Kraus</na></co>
<co c="0"><na f="l/Levy:Yifat" pid="157/0378">Yifat Levy</na></co>
<co c="0"><na f="l/Liman:Slavik" pid="153/9852">Slavik Liman</na></co>
<co c="2"><na f="l/Louis:Jeffry" pid="257/5273">Jeffry Louis</na></co>
<co c="0"><na f="m/Martinelli:Eugenio" pid="83/10065">Eugenio Martinelli</na></co>
<co c="0"><na f="m/Mathew:Jimson" pid="93/1946">Jimson Mathew</na></co>
<co c="0"><na f="m/Mazor:Roee" pid="237/8101">Roee Mazor</na></co>
<co c="0"><na f="m/Morad:Amir" pid="131/6659">Amir Morad</na></co>
<co c="0"><na f="n/Nacson:Yuval_H=" pid="154/2557">Yuval H. Nacson</na></co>
<co c="0"><na f="n/Natale:Corrado_Di" pid="93/1741">Corrado Di Natale</na></co>
<co c="0"><na f="o/Ottavi:Marco" pid="84/5657">Marco Ottavi</na></co>
<co c="0"><na f="p/Patel:Ravi" pid="98/7612">Ravi Patel</na></co>
<co c="0"><na f="p/Pedram:Ardavan" pid="68/8120">Ardavan Pedram</na></co>
<co c="0"><na f="p/Peled:Natan" pid="275/5071">Natan Peled</na></co>
<co c="0"><na f="p/Pellegrini:Danilo" pid="233/0663">Danilo Pellegrini</na></co>
<co c="0"><na f="p/Perach:Ben" pid="223/7879">Ben Perach</na></co>
<co c="0"><na f="p/Pikhay:Evgeny" pid="119/4401">Evgeny Pikhay</na></co>
<co c="0"><na f="p/Pu:Jing" pid="131/5127">Jing Pu</na></co>
<co c="0"><na f="q/Qureshi:Yasir_Mahmood" pid="218/1206">Yasir Mahmood Qureshi</na></co>
<co c="0"><na f="r/Ragan=Kelley:Jonathan" pid="09/1000">Jonathan Ragan-Kelley</na></co>
<co c="0"><na f="r/Ramadan:Misbah" pid="165/9015">Misbah Ramadan</na></co>
<co c="0"><na f="r/Reuben:John" pid="146/1596">John Reuben</na></co>
<co c="0"><na f="r/Richardson:Stephen" pid="61/4199">Stephen Richardson</na></co>
<co c="0" n="2"><na f="r/Rister:Blaine" pid="136/5261">Blaine Rister</na><na>Blaine Burton Rister</na></co>
<co c="0"><na f="r/Roizin:Yakov" pid="81/8448">Yakov Roizin</na></co>
<co c="0"><na f="r/Ronen:Ronny" pid="02/4298">Ronny Ronen</na></co>
<co c="0"><na f="r/Rosenthal:Eyal" pid="184/4180">Eyal Rosenthal</na></co>
<co c="0"><na f="s/Satat:Guy" pid="152/0721">Guy Satat</na></co>
<co c="0"><na f="s/Sharma:Kanishka" pid="134/9720">Kanishka Sharma</na></co>
<co c="0"><na f="s/Soudry:Daniel" pid="126/1779">Daniel Soudry</na></co>
<co c="0"><na f="t/Talati:Nishil" pid="161/3279">Nishil Talati</na></co>
<co c="0"><na f="t/Tang:Xifan" pid="133/5914">Xifan Tang</na></co>
<co c="0"><na f="t/Thomas:Sidharth" pid="244/7509">Sidharth Thomas</na></co>
<co c="0"><na f="t/Tsabari:Tamir" pid="249/3183">Tamir Tsabari</na></co>
<co c="0"><na f="v/Vasilyev:Artem" pid="150/1474">Artem Vasilyev</na></co>
<co c="0"><na f="v/Vieira:Jo=atilde=o" pid="82/3500">Jo&#227;o Vieira</na></co>
<co c="0"><na f="w/Wainstein:Nicol=aacute=s" pid="154/1977">Nicol&#225;s Wainstein</na></co>
<co c="0"><na f="w/Wald:Nimrod" pid="152/0738">Nimrod Wald</na></co>
<co c="0"><na f="w/Wang_0001:Zhiying" pid="w/ZhiyingWang-1">Zhiying Wang 0001</na></co>
<co c="0"><na f="w/Weiser:Uri_C=" pid="35/1243">Uri C. Weiser</na></co>
<co c="0"><na f="x/Xie_0005:Lei" pid="70/1741-5">Lei Xie 0005</na></co>
<co c="0"><na f="y/Yaakobi:Eitan" pid="95/1189">Eitan Yaakobi</na></co>
<co c="0"><na f="y/Yalon:Eilam" pid="222/5469">Eilam Yalon</na></co>
<co c="0"><na f="y/Yang:Xuan" pid="95/3681">Xuan Yang</na></co>
<co c="0"><na f="y/Yavits:Leonid" pid="131/6615">Leonid Yavits</na></co>
<co c="0"><na f="z/Zapater:Marina" pid="07/9991">Marina Zapater</na></co>
</coauthors>
</dblpperson>

