
mus176.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e08  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08009f90  08009f90  00019f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a014  0800a014  000200c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a014  0800a014  0001a014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a01c  0800a01c  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a01c  0800a01c  0001a01c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a020  0800a020  0001a020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  0800a024  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b34  200000c8  0800a0ec  000200c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bfc  0800a0ec  00020bfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c026  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003ecf  00000000  00000000  0003c11e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001450  00000000  00000000  0003fff0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012a8  00000000  00000000  00041440  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002458b  00000000  00000000  000426e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013ae7  00000000  00000000  00066c73  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cd44a  00000000  00000000  0007a75a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00147ba4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054d4  00000000  00000000  00147c20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000c8 	.word	0x200000c8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009f78 	.word	0x08009f78

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000cc 	.word	0x200000cc
 80001c4:	08009f78 	.word	0x08009f78

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004cc:	f001 fc02 	bl	8001cd4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004d0:	f000 f83e 	bl	8000550 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004d4:	f000 f952 	bl	800077c <MX_GPIO_Init>
	MX_I2C1_Init();
 80004d8:	f000 f8bc 	bl	8000654 <MX_I2C1_Init>
	MX_I2S3_Init();
 80004dc:	f000 f8e8 	bl	80006b0 <MX_I2S3_Init>
	MX_SPI1_Init();
 80004e0:	f000 f916 	bl	8000710 <MX_SPI1_Init>
	MX_USB_HOST_Init();
 80004e4:	f009 f944 	bl	8009770 <MX_USB_HOST_Init>
	/* USER CODE BEGIN 2 */
	BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 90, 48000);
 80004e8:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80004ec:	215a      	movs	r1, #90	; 0x5a
 80004ee:	2002      	movs	r0, #2
 80004f0:	f001 f9be 	bl	8001870 <BSP_AUDIO_OUT_Init>
	BSP_AUDIO_OUT_Play((uint16_t*) codecBuffer, 128);
 80004f4:	2180      	movs	r1, #128	; 0x80
 80004f6:	4814      	ldr	r0, [pc, #80]	; (8000548 <main+0x80>)
 80004f8:	f001 fa08 	bl	800190c <BSP_AUDIO_OUT_Play>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		HAL_Delay(400);
 80004fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000500:	f001 fc5a 	bl	8001db8 <HAL_Delay>
		HAL_GPIO_TogglePin(LD6_GPIO_Port, LD3_Pin); // Orange LED
 8000504:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000508:	4810      	ldr	r0, [pc, #64]	; (800054c <main+0x84>)
 800050a:	f002 fc02 	bl	8002d12 <HAL_GPIO_TogglePin>
		HAL_Delay(200);
 800050e:	20c8      	movs	r0, #200	; 0xc8
 8000510:	f001 fc52 	bl	8001db8 <HAL_Delay>
		HAL_GPIO_TogglePin(LD6_GPIO_Port, LD4_Pin); // Green LED
 8000514:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000518:	480c      	ldr	r0, [pc, #48]	; (800054c <main+0x84>)
 800051a:	f002 fbfa 	bl	8002d12 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 800051e:	2064      	movs	r0, #100	; 0x64
 8000520:	f001 fc4a 	bl	8001db8 <HAL_Delay>
		HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin); // Red LED
 8000524:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000528:	4808      	ldr	r0, [pc, #32]	; (800054c <main+0x84>)
 800052a:	f002 fbf2 	bl	8002d12 <HAL_GPIO_TogglePin>
		HAL_Delay(300);
 800052e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000532:	f001 fc41 	bl	8001db8 <HAL_Delay>
		HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin); // Blue LED
 8000536:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800053a:	4804      	ldr	r0, [pc, #16]	; (800054c <main+0x84>)
 800053c:	f002 fbe9 	bl	8002d12 <HAL_GPIO_TogglePin>
		/* USER CODE END WHILE */
		MX_USB_HOST_Process();
 8000540:	f009 f93c 	bl	80097bc <MX_USB_HOST_Process>
		HAL_Delay(400);
 8000544:	e7da      	b.n	80004fc <main+0x34>
 8000546:	bf00      	nop
 8000548:	2000020c 	.word	0x2000020c
 800054c:	40020c00 	.word	0x40020c00

08000550 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b098      	sub	sp, #96	; 0x60
 8000554:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000556:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800055a:	2230      	movs	r2, #48	; 0x30
 800055c:	2100      	movs	r1, #0
 800055e:	4618      	mov	r0, r3
 8000560:	f009 fc48 	bl	8009df4 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000564:	f107 031c 	add.w	r3, r7, #28
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 8000574:	f107 030c 	add.w	r3, r7, #12
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	60bb      	str	r3, [r7, #8]
 8000586:	4b31      	ldr	r3, [pc, #196]	; (800064c <SystemClock_Config+0xfc>)
 8000588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800058a:	4a30      	ldr	r2, [pc, #192]	; (800064c <SystemClock_Config+0xfc>)
 800058c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000590:	6413      	str	r3, [r2, #64]	; 0x40
 8000592:	4b2e      	ldr	r3, [pc, #184]	; (800064c <SystemClock_Config+0xfc>)
 8000594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800059e:	2300      	movs	r3, #0
 80005a0:	607b      	str	r3, [r7, #4]
 80005a2:	4b2b      	ldr	r3, [pc, #172]	; (8000650 <SystemClock_Config+0x100>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4a2a      	ldr	r2, [pc, #168]	; (8000650 <SystemClock_Config+0x100>)
 80005a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005ac:	6013      	str	r3, [r2, #0]
 80005ae:	4b28      	ldr	r3, [pc, #160]	; (8000650 <SystemClock_Config+0x100>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005ba:	2301      	movs	r3, #1
 80005bc:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005c2:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005c4:	2302      	movs	r3, #2
 80005c6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80005ce:	2308      	movs	r3, #8
 80005d0:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 336;
 80005d2:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005d6:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005d8:	2302      	movs	r3, #2
 80005da:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80005dc:	2307      	movs	r3, #7
 80005de:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005e4:	4618      	mov	r0, r3
 80005e6:	f005 fd91 	bl	800610c <HAL_RCC_OscConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0xa4>
	{
		Error_Handler();
 80005f0:	f000 fadd 	bl	8000bae <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80005f4:	230f      	movs	r3, #15
 80005f6:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005f8:	2302      	movs	r3, #2
 80005fa:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005fc:	2300      	movs	r3, #0
 80005fe:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000600:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000604:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800060a:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800060c:	f107 031c 	add.w	r3, r7, #28
 8000610:	2105      	movs	r1, #5
 8000612:	4618      	mov	r0, r3
 8000614:	f005 ffea 	bl	80065ec <HAL_RCC_ClockConfig>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <SystemClock_Config+0xd2>
	{
		Error_Handler();
 800061e:	f000 fac6 	bl	8000bae <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000622:	2301      	movs	r3, #1
 8000624:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000626:	23c0      	movs	r3, #192	; 0xc0
 8000628:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800062a:	2302      	movs	r3, #2
 800062c:	617b      	str	r3, [r7, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	4618      	mov	r0, r3
 8000634:	f006 f9b8 	bl	80069a8 <HAL_RCCEx_PeriphCLKConfig>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <SystemClock_Config+0xf2>
	{
		Error_Handler();
 800063e:	f000 fab6 	bl	8000bae <Error_Handler>
	}
}
 8000642:	bf00      	nop
 8000644:	3760      	adds	r7, #96	; 0x60
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	40023800 	.word	0x40023800
 8000650:	40007000 	.word	0x40007000

08000654 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000658:	4b12      	ldr	r3, [pc, #72]	; (80006a4 <MX_I2C1_Init+0x50>)
 800065a:	4a13      	ldr	r2, [pc, #76]	; (80006a8 <MX_I2C1_Init+0x54>)
 800065c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800065e:	4b11      	ldr	r3, [pc, #68]	; (80006a4 <MX_I2C1_Init+0x50>)
 8000660:	4a12      	ldr	r2, [pc, #72]	; (80006ac <MX_I2C1_Init+0x58>)
 8000662:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000664:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <MX_I2C1_Init+0x50>)
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800066a:	4b0e      	ldr	r3, [pc, #56]	; (80006a4 <MX_I2C1_Init+0x50>)
 800066c:	2200      	movs	r2, #0
 800066e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000670:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <MX_I2C1_Init+0x50>)
 8000672:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000676:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000678:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <MX_I2C1_Init+0x50>)
 800067a:	2200      	movs	r2, #0
 800067c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <MX_I2C1_Init+0x50>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000684:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <MX_I2C1_Init+0x50>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800068a:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <MX_I2C1_Init+0x50>)
 800068c:	2200      	movs	r2, #0
 800068e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000690:	4804      	ldr	r0, [pc, #16]	; (80006a4 <MX_I2C1_Init+0x50>)
 8000692:	f003 ffc1 	bl	8004618 <HAL_I2C_Init>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 800069c:	f000 fa87 	bl	8000bae <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	200001b8 	.word	0x200001b8
 80006a8:	40005400 	.word	0x40005400
 80006ac:	000186a0 	.word	0x000186a0

080006b0 <MX_I2S3_Init>:
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	/* USER CODE END I2S3_Init 0 */

	/* USER CODE BEGIN I2S3_Init 1 */

	/* USER CODE END I2S3_Init 1 */
	hi2s3.Instance = SPI3;
 80006b4:	4b13      	ldr	r3, [pc, #76]	; (8000704 <MX_I2S3_Init+0x54>)
 80006b6:	4a14      	ldr	r2, [pc, #80]	; (8000708 <MX_I2S3_Init+0x58>)
 80006b8:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006ba:	4b12      	ldr	r3, [pc, #72]	; (8000704 <MX_I2S3_Init+0x54>)
 80006bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006c0:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006c2:	4b10      	ldr	r3, [pc, #64]	; (8000704 <MX_I2S3_Init+0x54>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_I2S3_Init+0x54>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006ce:	4b0d      	ldr	r3, [pc, #52]	; (8000704 <MX_I2S3_Init+0x54>)
 80006d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006d4:	611a      	str	r2, [r3, #16]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <MX_I2S3_Init+0x54>)
 80006d8:	4a0c      	ldr	r2, [pc, #48]	; (800070c <MX_I2S3_Init+0x5c>)
 80006da:	615a      	str	r2, [r3, #20]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006dc:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_I2S3_Init+0x54>)
 80006de:	2200      	movs	r2, #0
 80006e0:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006e2:	4b08      	ldr	r3, [pc, #32]	; (8000704 <MX_I2S3_Init+0x54>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	61da      	str	r2, [r3, #28]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_I2S3_Init+0x54>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006ee:	4805      	ldr	r0, [pc, #20]	; (8000704 <MX_I2S3_Init+0x54>)
 80006f0:	f004 ff80 	bl	80055f4 <HAL_I2S_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_I2S3_Init+0x4e>
	{
		Error_Handler();
 80006fa:	f000 fa58 	bl	8000bae <Error_Handler>
	}
	/* USER CODE BEGIN I2S3_Init 2 */

	/* USER CODE END I2S3_Init 2 */

}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	200003e8 	.word	0x200003e8
 8000708:	40003c00 	.word	0x40003c00
 800070c:	00017700 	.word	0x00017700

08000710 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000714:	4b17      	ldr	r3, [pc, #92]	; (8000774 <MX_SPI1_Init+0x64>)
 8000716:	4a18      	ldr	r2, [pc, #96]	; (8000778 <MX_SPI1_Init+0x68>)
 8000718:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800071a:	4b16      	ldr	r3, [pc, #88]	; (8000774 <MX_SPI1_Init+0x64>)
 800071c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000720:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000722:	4b14      	ldr	r3, [pc, #80]	; (8000774 <MX_SPI1_Init+0x64>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000728:	4b12      	ldr	r3, [pc, #72]	; (8000774 <MX_SPI1_Init+0x64>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800072e:	4b11      	ldr	r3, [pc, #68]	; (8000774 <MX_SPI1_Init+0x64>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000734:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <MX_SPI1_Init+0x64>)
 8000736:	2200      	movs	r2, #0
 8000738:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800073a:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <MX_SPI1_Init+0x64>)
 800073c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000740:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000742:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <MX_SPI1_Init+0x64>)
 8000744:	2200      	movs	r2, #0
 8000746:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000748:	4b0a      	ldr	r3, [pc, #40]	; (8000774 <MX_SPI1_Init+0x64>)
 800074a:	2200      	movs	r2, #0
 800074c:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800074e:	4b09      	ldr	r3, [pc, #36]	; (8000774 <MX_SPI1_Init+0x64>)
 8000750:	2200      	movs	r2, #0
 8000752:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000754:	4b07      	ldr	r3, [pc, #28]	; (8000774 <MX_SPI1_Init+0x64>)
 8000756:	2200      	movs	r2, #0
 8000758:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800075a:	4b06      	ldr	r3, [pc, #24]	; (8000774 <MX_SPI1_Init+0x64>)
 800075c:	220a      	movs	r2, #10
 800075e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000760:	4804      	ldr	r0, [pc, #16]	; (8000774 <MX_SPI1_Init+0x64>)
 8000762:	f006 fa8b 	bl	8006c7c <HAL_SPI_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 800076c:	f000 fa1f 	bl	8000bae <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}
 8000774:	20000310 	.word	0x20000310
 8000778:	40013000 	.word	0x40013000

0800077c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b08c      	sub	sp, #48	; 0x30
 8000780:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8000782:	f107 031c 	add.w	r3, r7, #28
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	61bb      	str	r3, [r7, #24]
 8000796:	4b71      	ldr	r3, [pc, #452]	; (800095c <MX_GPIO_Init+0x1e0>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a70      	ldr	r2, [pc, #448]	; (800095c <MX_GPIO_Init+0x1e0>)
 800079c:	f043 0310 	orr.w	r3, r3, #16
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b6e      	ldr	r3, [pc, #440]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0310 	and.w	r3, r3, #16
 80007aa:	61bb      	str	r3, [r7, #24]
 80007ac:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	617b      	str	r3, [r7, #20]
 80007b2:	4b6a      	ldr	r3, [pc, #424]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a69      	ldr	r2, [pc, #420]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007b8:	f043 0304 	orr.w	r3, r3, #4
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b67      	ldr	r3, [pc, #412]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0304 	and.w	r3, r3, #4
 80007c6:	617b      	str	r3, [r7, #20]
 80007c8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	613b      	str	r3, [r7, #16]
 80007ce:	4b63      	ldr	r3, [pc, #396]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a62      	ldr	r2, [pc, #392]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b60      	ldr	r3, [pc, #384]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
 80007ea:	4b5c      	ldr	r3, [pc, #368]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a5b      	ldr	r2, [pc, #364]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b59      	ldr	r3, [pc, #356]	; (800095c <MX_GPIO_Init+0x1e0>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	60bb      	str	r3, [r7, #8]
 8000806:	4b55      	ldr	r3, [pc, #340]	; (800095c <MX_GPIO_Init+0x1e0>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a54      	ldr	r2, [pc, #336]	; (800095c <MX_GPIO_Init+0x1e0>)
 800080c:	f043 0302 	orr.w	r3, r3, #2
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b52      	ldr	r3, [pc, #328]	; (800095c <MX_GPIO_Init+0x1e0>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0302 	and.w	r3, r3, #2
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	4b4e      	ldr	r3, [pc, #312]	; (800095c <MX_GPIO_Init+0x1e0>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a4d      	ldr	r2, [pc, #308]	; (800095c <MX_GPIO_Init+0x1e0>)
 8000828:	f043 0308 	orr.w	r3, r3, #8
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b4b      	ldr	r3, [pc, #300]	; (800095c <MX_GPIO_Init+0x1e0>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0308 	and.w	r3, r3, #8
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2108      	movs	r1, #8
 800083e:	4848      	ldr	r0, [pc, #288]	; (8000960 <MX_GPIO_Init+0x1e4>)
 8000840:	f002 fa4e 	bl	8002ce0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8000844:	2201      	movs	r2, #1
 8000846:	2101      	movs	r1, #1
 8000848:	4846      	ldr	r0, [pc, #280]	; (8000964 <MX_GPIO_Init+0x1e8>)
 800084a:	f002 fa49 	bl	8002ce0 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 800084e:	2200      	movs	r2, #0
 8000850:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000854:	4844      	ldr	r0, [pc, #272]	; (8000968 <MX_GPIO_Init+0x1ec>)
 8000856:	f002 fa43 	bl	8002ce0 <HAL_GPIO_WritePin>
	LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : CS_I2C_SPI_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800085a:	2308      	movs	r3, #8
 800085c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085e:	2301      	movs	r3, #1
 8000860:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000866:	2300      	movs	r3, #0
 8000868:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800086a:	f107 031c 	add.w	r3, r7, #28
 800086e:	4619      	mov	r1, r3
 8000870:	483b      	ldr	r0, [pc, #236]	; (8000960 <MX_GPIO_Init+0x1e4>)
 8000872:	f001 ffa1 	bl	80027b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000876:	2301      	movs	r3, #1
 8000878:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087a:	2301      	movs	r3, #1
 800087c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000886:	f107 031c 	add.w	r3, r7, #28
 800088a:	4619      	mov	r1, r3
 800088c:	4835      	ldr	r0, [pc, #212]	; (8000964 <MX_GPIO_Init+0x1e8>)
 800088e:	f001 ff93 	bl	80027b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000892:	2308      	movs	r3, #8
 8000894:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000896:	2302      	movs	r3, #2
 8000898:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	2300      	movs	r3, #0
 80008a0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008a2:	2305      	movs	r3, #5
 80008a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	4619      	mov	r1, r3
 80008ac:	482d      	ldr	r0, [pc, #180]	; (8000964 <MX_GPIO_Init+0x1e8>)
 80008ae:	f001 ff83 	bl	80027b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80008b2:	2301      	movs	r3, #1
 80008b4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008b6:	4b2d      	ldr	r3, [pc, #180]	; (800096c <MX_GPIO_Init+0x1f0>)
 80008b8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	4619      	mov	r1, r3
 80008c4:	482a      	ldr	r0, [pc, #168]	; (8000970 <MX_GPIO_Init+0x1f4>)
 80008c6:	f001 ff77 	bl	80027b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 80008ca:	2304      	movs	r3, #4
 80008cc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ce:	2300      	movs	r3, #0
 80008d0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	4825      	ldr	r0, [pc, #148]	; (8000974 <MX_GPIO_Init+0x1f8>)
 80008de:	f001 ff6b 	bl	80027b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : CLK_IN_Pin */
	GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008e6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e8:	2302      	movs	r3, #2
 80008ea:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008f4:	2305      	movs	r3, #5
 80008f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	481d      	ldr	r0, [pc, #116]	; (8000974 <MX_GPIO_Init+0x1f8>)
 8000900:	f001 ff5a 	bl	80027b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
	 Audio_RST_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 8000904:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000908:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090a:	2301      	movs	r3, #1
 800090c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4812      	ldr	r0, [pc, #72]	; (8000968 <MX_GPIO_Init+0x1ec>)
 800091e:	f001 ff4b 	bl	80027b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000922:	2320      	movs	r3, #32
 8000924:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000926:	2300      	movs	r3, #0
 8000928:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	4619      	mov	r1, r3
 8000934:	480c      	ldr	r0, [pc, #48]	; (8000968 <MX_GPIO_Init+0x1ec>)
 8000936:	f001 ff3f 	bl	80027b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800093a:	2302      	movs	r3, #2
 800093c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800093e:	4b0b      	ldr	r3, [pc, #44]	; (800096c <MX_GPIO_Init+0x1f0>)
 8000940:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000946:	f107 031c 	add.w	r3, r7, #28
 800094a:	4619      	mov	r1, r3
 800094c:	4804      	ldr	r0, [pc, #16]	; (8000960 <MX_GPIO_Init+0x1e4>)
 800094e:	f001 ff33 	bl	80027b8 <HAL_GPIO_Init>

}
 8000952:	bf00      	nop
 8000954:	3730      	adds	r7, #48	; 0x30
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800
 8000960:	40021000 	.word	0x40021000
 8000964:	40020800 	.word	0x40020800
 8000968:	40020c00 	.word	0x40020c00
 800096c:	10120000 	.word	0x10120000
 8000970:	40020000 	.word	0x40020000
 8000974:	40020400 	.word	0x40020400

08000978 <audioBlock>:

/* USER CODE BEGIN 4 */

void audioBlock(float *input, float *output, int32_t samples)
{
 8000978:	b480      	push	{r7}
 800097a:	b089      	sub	sp, #36	; 0x24
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
	int i;
	float increment1, increment2;
	// 0.0000208333f is 1.0/48000.0
	increment1 = 350.0f * 2.0f * 0.0000208333f;
 8000984:	4b30      	ldr	r3, [pc, #192]	; (8000a48 <audioBlock+0xd0>)
 8000986:	61bb      	str	r3, [r7, #24]
	increment2 = 440.0f * 2.0f * 0.0000208333f;
 8000988:	4b30      	ldr	r3, [pc, #192]	; (8000a4c <audioBlock+0xd4>)
 800098a:	617b      	str	r3, [r7, #20]
	for (i = 0; i < samples; i++)
 800098c:	2300      	movs	r3, #0
 800098e:	61fb      	str	r3, [r7, #28]
 8000990:	e04f      	b.n	8000a32 <audioBlock+0xba>
	{
		saw1 += increment1;
 8000992:	4b2f      	ldr	r3, [pc, #188]	; (8000a50 <audioBlock+0xd8>)
 8000994:	ed93 7a00 	vldr	s14, [r3]
 8000998:	edd7 7a06 	vldr	s15, [r7, #24]
 800099c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009a0:	4b2b      	ldr	r3, [pc, #172]	; (8000a50 <audioBlock+0xd8>)
 80009a2:	edc3 7a00 	vstr	s15, [r3]
		if (saw1 > 1.0f)
 80009a6:	4b2a      	ldr	r3, [pc, #168]	; (8000a50 <audioBlock+0xd8>)
 80009a8:	edd3 7a00 	vldr	s15, [r3]
 80009ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80009b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009b8:	dd09      	ble.n	80009ce <audioBlock+0x56>
			saw1 = saw1 - 2.0f;
 80009ba:	4b25      	ldr	r3, [pc, #148]	; (8000a50 <audioBlock+0xd8>)
 80009bc:	edd3 7a00 	vldr	s15, [r3]
 80009c0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80009c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80009c8:	4b21      	ldr	r3, [pc, #132]	; (8000a50 <audioBlock+0xd8>)
 80009ca:	edc3 7a00 	vstr	s15, [r3]
		saw2 += increment2;
 80009ce:	4b21      	ldr	r3, [pc, #132]	; (8000a54 <audioBlock+0xdc>)
 80009d0:	ed93 7a00 	vldr	s14, [r3]
 80009d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80009d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009dc:	4b1d      	ldr	r3, [pc, #116]	; (8000a54 <audioBlock+0xdc>)
 80009de:	edc3 7a00 	vstr	s15, [r3]
		if (saw2 > 1.0f)
 80009e2:	4b1c      	ldr	r3, [pc, #112]	; (8000a54 <audioBlock+0xdc>)
 80009e4:	edd3 7a00 	vldr	s15, [r3]
 80009e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80009ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009f4:	dd09      	ble.n	8000a0a <audioBlock+0x92>
			saw2 = saw2 - 2.0f;
 80009f6:	4b17      	ldr	r3, [pc, #92]	; (8000a54 <audioBlock+0xdc>)
 80009f8:	edd3 7a00 	vldr	s15, [r3]
 80009fc:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8000a00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000a04:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <audioBlock+0xdc>)
 8000a06:	edc3 7a00 	vstr	s15, [r3]
		output[i << 1] = saw1;
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	005b      	lsls	r3, r3, #1
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	68ba      	ldr	r2, [r7, #8]
 8000a12:	4413      	add	r3, r2
 8000a14:	4a0e      	ldr	r2, [pc, #56]	; (8000a50 <audioBlock+0xd8>)
 8000a16:	6812      	ldr	r2, [r2, #0]
 8000a18:	601a      	str	r2, [r3, #0]
		output[(i << 1) + 1] = saw2;
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	3301      	adds	r3, #1
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	4413      	add	r3, r2
 8000a26:	4a0b      	ldr	r2, [pc, #44]	; (8000a54 <audioBlock+0xdc>)
 8000a28:	6812      	ldr	r2, [r2, #0]
 8000a2a:	601a      	str	r2, [r3, #0]
	for (i = 0; i < samples; i++)
 8000a2c:	69fb      	ldr	r3, [r7, #28]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	61fb      	str	r3, [r7, #28]
 8000a32:	69fa      	ldr	r2, [r7, #28]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	dbab      	blt.n	8000992 <audioBlock+0x1a>
	}
}
 8000a3a:	bf00      	nop
 8000a3c:	3724      	adds	r7, #36	; 0x24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	3c6eeed6 	.word	0x3c6eeed6
 8000a4c:	3c962fba 	.word	0x3c962fba
 8000a50:	200001b4 	.word	0x200001b4
 8000a54:	2000028c 	.word	0x2000028c

08000a58 <DMA1_Stream7_IRQHandler>:

void I2S3_IRQHandler(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(hAudioOutI2s.hdmatx);
 8000a5c:	4b03      	ldr	r3, [pc, #12]	; (8000a6c <DMA1_Stream7_IRQHandler+0x14>)
 8000a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a60:	4618      	mov	r0, r3
 8000a62:	f001 fc41 	bl	80022e8 <HAL_DMA_IRQHandler>
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	200004d4 	.word	0x200004d4

08000a70 <DMA1_Stream3_IRQHandler>:
void I2S2_IRQHandler(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(hAudioInI2s.hdmarx);
 8000a74:	4b03      	ldr	r3, [pc, #12]	; (8000a84 <DMA1_Stream3_IRQHandler+0x14>)
 8000a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f001 fc35 	bl	80022e8 <HAL_DMA_IRQHandler>
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	2000051c 	.word	0x2000051c

08000a88 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
	int i;
	audioBlock(inBuffer, outBuffer, 16);
 8000a8e:	2210      	movs	r2, #16
 8000a90:	491c      	ldr	r1, [pc, #112]	; (8000b04 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x7c>)
 8000a92:	481d      	ldr	r0, [pc, #116]	; (8000b08 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x80>)
 8000a94:	f7ff ff70 	bl	8000978 <audioBlock>
	for (i = 0; i < 32; i += 2)
 8000a98:	2300      	movs	r3, #0
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	e02a      	b.n	8000af4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x6c>
	{
		codecBuffer[i + 0] = (int16_t) ((outBuffer[i]) * 32767.0f);
 8000a9e:	4a19      	ldr	r2, [pc, #100]	; (8000b04 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x7c>)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	4413      	add	r3, r2
 8000aa6:	edd3 7a00 	vldr	s15, [r3]
 8000aaa:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8000b0c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x84>
 8000aae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ab2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ab6:	ee17 3a90 	vmov	r3, s15
 8000aba:	b219      	sxth	r1, r3
 8000abc:	4a14      	ldr	r2, [pc, #80]	; (8000b10 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x88>)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		codecBuffer[i + 1] = (int16_t) ((outBuffer[i + 1]) * 32767.0f);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	4a0e      	ldr	r2, [pc, #56]	; (8000b04 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x7c>)
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	4413      	add	r3, r2
 8000ace:	edd3 7a00 	vldr	s15, [r3]
 8000ad2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8000b0c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x84>
 8000ad6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	3301      	adds	r3, #1
 8000ade:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ae2:	ee17 2a90 	vmov	r2, s15
 8000ae6:	b211      	sxth	r1, r2
 8000ae8:	4a09      	ldr	r2, [pc, #36]	; (8000b10 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x88>)
 8000aea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i = 0; i < 32; i += 2)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	3302      	adds	r3, #2
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b1f      	cmp	r3, #31
 8000af8:	ddd1      	ble.n	8000a9e <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x16>
	}
}
 8000afa:	bf00      	nop
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000290 	.word	0x20000290
 8000b08:	20000368 	.word	0x20000368
 8000b0c:	46fffe00 	.word	0x46fffe00
 8000b10:	2000020c 	.word	0x2000020c

08000b14 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
	int i;
	BSP_AUDIO_OUT_ChangeBuffer((uint16_t*) codecBuffer, 64);
 8000b1a:	2140      	movs	r1, #64	; 0x40
 8000b1c:	481e      	ldr	r0, [pc, #120]	; (8000b98 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8000b1e:	f000 ff1f 	bl	8001960 <BSP_AUDIO_OUT_ChangeBuffer>
	audioBlock(inBuffer, outBuffer, 16);
 8000b22:	2210      	movs	r2, #16
 8000b24:	491d      	ldr	r1, [pc, #116]	; (8000b9c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8000b26:	481e      	ldr	r0, [pc, #120]	; (8000ba0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x8c>)
 8000b28:	f7ff ff26 	bl	8000978 <audioBlock>
	for (i = 0; i < 32; i += 2)
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	e02b      	b.n	8000b8a <BSP_AUDIO_OUT_TransferComplete_CallBack+0x76>
	{
		codecBuffer[i + 32] = (int16_t) ((outBuffer[i]) * 32767.0f);
 8000b32:	4a1a      	ldr	r2, [pc, #104]	; (8000b9c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	4413      	add	r3, r2
 8000b3a:	edd3 7a00 	vldr	s15, [r3]
 8000b3e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000ba4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x90>
 8000b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	3320      	adds	r3, #32
 8000b4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b4e:	ee17 2a90 	vmov	r2, s15
 8000b52:	b211      	sxth	r1, r2
 8000b54:	4a10      	ldr	r2, [pc, #64]	; (8000b98 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8000b56:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		codecBuffer[i + 33] = (int16_t) ((outBuffer[i + 1]) * 32767.0f);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	4a0f      	ldr	r2, [pc, #60]	; (8000b9c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x88>)
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	4413      	add	r3, r2
 8000b64:	edd3 7a00 	vldr	s15, [r3]
 8000b68:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8000ba4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x90>
 8000b6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	3321      	adds	r3, #33	; 0x21
 8000b74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b78:	ee17 2a90 	vmov	r2, s15
 8000b7c:	b211      	sxth	r1, r2
 8000b7e:	4a06      	ldr	r2, [pc, #24]	; (8000b98 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x84>)
 8000b80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i = 0; i < 32; i += 2)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	3302      	adds	r3, #2
 8000b88:	607b      	str	r3, [r7, #4]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2b1f      	cmp	r3, #31
 8000b8e:	ddd0      	ble.n	8000b32 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x1e>
	}
}
 8000b90:	bf00      	nop
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	2000020c 	.word	0x2000020c
 8000b9c:	20000290 	.word	0x20000290
 8000ba0:	20000368 	.word	0x20000368
 8000ba4:	46fffe00 	.word	0x46fffe00

08000ba8 <BSP_AUDIO_OUT_Error_CallBack>:

void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
	/* Stop the program with an infinite loop */
	while (1)
 8000bac:	e7fe      	b.n	8000bac <BSP_AUDIO_OUT_Error_CallBack+0x4>

08000bae <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	607b      	str	r3, [r7, #4]
 8000bc6:	4b10      	ldr	r3, [pc, #64]	; (8000c08 <HAL_MspInit+0x4c>)
 8000bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bca:	4a0f      	ldr	r2, [pc, #60]	; (8000c08 <HAL_MspInit+0x4c>)
 8000bcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000bd2:	4b0d      	ldr	r3, [pc, #52]	; (8000c08 <HAL_MspInit+0x4c>)
 8000bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bda:	607b      	str	r3, [r7, #4]
 8000bdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	603b      	str	r3, [r7, #0]
 8000be2:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <HAL_MspInit+0x4c>)
 8000be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be6:	4a08      	ldr	r2, [pc, #32]	; (8000c08 <HAL_MspInit+0x4c>)
 8000be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bec:	6413      	str	r3, [r2, #64]	; 0x40
 8000bee:	4b06      	ldr	r3, [pc, #24]	; (8000c08 <HAL_MspInit+0x4c>)
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bf6:	603b      	str	r3, [r7, #0]
 8000bf8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000bfa:	2007      	movs	r0, #7
 8000bfc:	f001 f9ce 	bl	8001f9c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40023800 	.word	0x40023800

08000c0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08a      	sub	sp, #40	; 0x28
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c14:	f107 0314 	add.w	r3, r7, #20
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
 8000c22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a19      	ldr	r2, [pc, #100]	; (8000c90 <HAL_I2C_MspInit+0x84>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d12c      	bne.n	8000c88 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	613b      	str	r3, [r7, #16]
 8000c32:	4b18      	ldr	r3, [pc, #96]	; (8000c94 <HAL_I2C_MspInit+0x88>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a17      	ldr	r2, [pc, #92]	; (8000c94 <HAL_I2C_MspInit+0x88>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <HAL_I2C_MspInit+0x88>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	613b      	str	r3, [r7, #16]
 8000c48:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000c4a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c50:	2312      	movs	r3, #18
 8000c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c54:	2301      	movs	r3, #1
 8000c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c5c:	2304      	movs	r3, #4
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c60:	f107 0314 	add.w	r3, r7, #20
 8000c64:	4619      	mov	r1, r3
 8000c66:	480c      	ldr	r0, [pc, #48]	; (8000c98 <HAL_I2C_MspInit+0x8c>)
 8000c68:	f001 fda6 	bl	80027b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <HAL_I2C_MspInit+0x88>)
 8000c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c74:	4a07      	ldr	r2, [pc, #28]	; (8000c94 <HAL_I2C_MspInit+0x88>)
 8000c76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c7a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c7c:	4b05      	ldr	r3, [pc, #20]	; (8000c94 <HAL_I2C_MspInit+0x88>)
 8000c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c88:	bf00      	nop
 8000c8a:	3728      	adds	r7, #40	; 0x28
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40005400 	.word	0x40005400
 8000c94:	40023800 	.word	0x40023800
 8000c98:	40020400 	.word	0x40020400

08000c9c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a08      	ldr	r2, [pc, #32]	; (8000ccc <HAL_I2C_MspDeInit+0x30>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d10a      	bne.n	8000cc4 <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000cae:	4b08      	ldr	r3, [pc, #32]	; (8000cd0 <HAL_I2C_MspDeInit+0x34>)
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb2:	4a07      	ldr	r2, [pc, #28]	; (8000cd0 <HAL_I2C_MspDeInit+0x34>)
 8000cb4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000cb8:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 8000cba:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000cbe:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <HAL_I2C_MspDeInit+0x38>)
 8000cc0:	f001 ff14 	bl	8002aec <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8000cc4:	bf00      	nop
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40005400 	.word	0x40005400
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40020400 	.word	0x40020400

08000cd8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08a      	sub	sp, #40	; 0x28
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	60da      	str	r2, [r3, #12]
 8000cee:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a28      	ldr	r2, [pc, #160]	; (8000d98 <HAL_I2S_MspInit+0xc0>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d14a      	bne.n	8000d90 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	613b      	str	r3, [r7, #16]
 8000cfe:	4b27      	ldr	r3, [pc, #156]	; (8000d9c <HAL_I2S_MspInit+0xc4>)
 8000d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d02:	4a26      	ldr	r2, [pc, #152]	; (8000d9c <HAL_I2S_MspInit+0xc4>)
 8000d04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d08:	6413      	str	r3, [r2, #64]	; 0x40
 8000d0a:	4b24      	ldr	r3, [pc, #144]	; (8000d9c <HAL_I2S_MspInit+0xc4>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	4b20      	ldr	r3, [pc, #128]	; (8000d9c <HAL_I2S_MspInit+0xc4>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4a1f      	ldr	r2, [pc, #124]	; (8000d9c <HAL_I2S_MspInit+0xc4>)
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4b1d      	ldr	r3, [pc, #116]	; (8000d9c <HAL_I2S_MspInit+0xc4>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	4b19      	ldr	r3, [pc, #100]	; (8000d9c <HAL_I2S_MspInit+0xc4>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a18      	ldr	r2, [pc, #96]	; (8000d9c <HAL_I2S_MspInit+0xc4>)
 8000d3c:	f043 0304 	orr.w	r3, r3, #4
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <HAL_I2S_MspInit+0xc4>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f003 0304 	and.w	r3, r3, #4
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d4e:	2310      	movs	r3, #16
 8000d50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d52:	2302      	movs	r3, #2
 8000d54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d5e:	2306      	movs	r3, #6
 8000d60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d62:	f107 0314 	add.w	r3, r7, #20
 8000d66:	4619      	mov	r1, r3
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <HAL_I2S_MspInit+0xc8>)
 8000d6a:	f001 fd25 	bl	80027b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d6e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000d72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d74:	2302      	movs	r3, #2
 8000d76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d80:	2306      	movs	r3, #6
 8000d82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4806      	ldr	r0, [pc, #24]	; (8000da4 <HAL_I2S_MspInit+0xcc>)
 8000d8c:	f001 fd14 	bl	80027b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000d90:	bf00      	nop
 8000d92:	3728      	adds	r7, #40	; 0x28
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40003c00 	.word	0x40003c00
 8000d9c:	40023800 	.word	0x40023800
 8000da0:	40020000 	.word	0x40020000
 8000da4:	40020800 	.word	0x40020800

08000da8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b08a      	sub	sp, #40	; 0x28
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db0:	f107 0314 	add.w	r3, r7, #20
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
 8000dbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a19      	ldr	r2, [pc, #100]	; (8000e2c <HAL_SPI_MspInit+0x84>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d12b      	bne.n	8000e22 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	613b      	str	r3, [r7, #16]
 8000dce:	4b18      	ldr	r3, [pc, #96]	; (8000e30 <HAL_SPI_MspInit+0x88>)
 8000dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dd2:	4a17      	ldr	r2, [pc, #92]	; (8000e30 <HAL_SPI_MspInit+0x88>)
 8000dd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dd8:	6453      	str	r3, [r2, #68]	; 0x44
 8000dda:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <HAL_SPI_MspInit+0x88>)
 8000ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000de2:	613b      	str	r3, [r7, #16]
 8000de4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <HAL_SPI_MspInit+0x88>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	4a10      	ldr	r2, [pc, #64]	; (8000e30 <HAL_SPI_MspInit+0x88>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6313      	str	r3, [r2, #48]	; 0x30
 8000df6:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <HAL_SPI_MspInit+0x88>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000e02:	23e0      	movs	r3, #224	; 0xe0
 8000e04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e06:	2302      	movs	r3, #2
 8000e08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e12:	2305      	movs	r3, #5
 8000e14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e16:	f107 0314 	add.w	r3, r7, #20
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4805      	ldr	r0, [pc, #20]	; (8000e34 <HAL_SPI_MspInit+0x8c>)
 8000e1e:	f001 fccb 	bl	80027b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000e22:	bf00      	nop
 8000e24:	3728      	adds	r7, #40	; 0x28
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40013000 	.word	0x40013000
 8000e30:	40023800 	.word	0x40023800
 8000e34:	40020000 	.word	0x40020000

08000e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr

08000e46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e4a:	e7fe      	b.n	8000e4a <HardFault_Handler+0x4>

08000e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <MemManage_Handler+0x4>

08000e52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e56:	e7fe      	b.n	8000e56 <BusFault_Handler+0x4>

08000e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e5c:	e7fe      	b.n	8000e5c <UsageFault_Handler+0x4>

08000e5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr

08000e7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e7a:	b480      	push	{r7}
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e8c:	f000 ff74 	bl	8001d78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000e98:	4802      	ldr	r0, [pc, #8]	; (8000ea4 <OTG_FS_IRQHandler+0x10>)
 8000e9a:	f002 f9db 	bl	8003254 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	20000934 	.word	0x20000934

08000ea8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <_sbrk+0x50>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d102      	bne.n	8000ebe <_sbrk+0x16>
		heap_end = &end;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	; (8000ef8 <_sbrk+0x50>)
 8000eba:	4a10      	ldr	r2, [pc, #64]	; (8000efc <_sbrk+0x54>)
 8000ebc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <_sbrk+0x50>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <_sbrk+0x50>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4413      	add	r3, r2
 8000ecc:	466a      	mov	r2, sp
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d907      	bls.n	8000ee2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000ed2:	f008 ff55 	bl	8009d80 <__errno>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	230c      	movs	r3, #12
 8000eda:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000edc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ee0:	e006      	b.n	8000ef0 <_sbrk+0x48>
	}

	heap_end += incr;
 8000ee2:	4b05      	ldr	r3, [pc, #20]	; (8000ef8 <_sbrk+0x50>)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	4a03      	ldr	r2, [pc, #12]	; (8000ef8 <_sbrk+0x50>)
 8000eec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000eee:	68fb      	ldr	r3, [r7, #12]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	200000e4 	.word	0x200000e4
 8000efc:	20000c00 	.word	0x20000c00

08000f00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <SystemInit+0x28>)
 8000f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f0a:	4a07      	ldr	r2, [pc, #28]	; (8000f28 <SystemInit+0x28>)
 8000f0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f14:	4b04      	ldr	r3, [pc, #16]	; (8000f28 <SystemInit+0x28>)
 8000f16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f1a:	609a      	str	r2, [r3, #8]
#endif
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f64 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f30:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f32:	e003      	b.n	8000f3c <LoopCopyDataInit>

08000f34 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f36:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f38:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f3a:	3104      	adds	r1, #4

08000f3c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f3c:	480b      	ldr	r0, [pc, #44]	; (8000f6c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f3e:	4b0c      	ldr	r3, [pc, #48]	; (8000f70 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f40:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f42:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f44:	d3f6      	bcc.n	8000f34 <CopyDataInit>
  ldr  r2, =_sbss
 8000f46:	4a0b      	ldr	r2, [pc, #44]	; (8000f74 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f48:	e002      	b.n	8000f50 <LoopFillZerobss>

08000f4a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f4a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f4c:	f842 3b04 	str.w	r3, [r2], #4

08000f50 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f50:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f52:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f54:	d3f9      	bcc.n	8000f4a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f56:	f7ff ffd3 	bl	8000f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f5a:	f008 ff17 	bl	8009d8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f5e:	f7ff fab3 	bl	80004c8 <main>
  bx  lr    
 8000f62:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f64:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000f68:	0800a024 	.word	0x0800a024
  ldr  r0, =_sdata
 8000f6c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000f70:	200000c8 	.word	0x200000c8
  ldr  r2, =_sbss
 8000f74:	200000c8 	.word	0x200000c8
  ldr  r3, = _ebss
 8000f78:	20000bfc 	.word	0x20000bfc

08000f7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f7c:	e7fe      	b.n	8000f7c <ADC_IRQHandler>
	...

08000f80 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	4603      	mov	r3, r0
 8000f8a:	81fb      	strh	r3, [r7, #14]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	81bb      	strh	r3, [r7, #12]
 8000f90:	4613      	mov	r3, r2
 8000f92:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000f98:	f000 fc04 	bl	80017a4 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000f9c:	89fb      	ldrh	r3, [r7, #14]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	2102      	movs	r1, #2
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 fb01 	bl	80015ac <CODEC_IO_Write>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000fb4:	89bb      	ldrh	r3, [r7, #12]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	2b03      	cmp	r3, #3
 8000fba:	d81b      	bhi.n	8000ff4 <cs43l22_Init+0x74>
 8000fbc:	a201      	add	r2, pc, #4	; (adr r2, 8000fc4 <cs43l22_Init+0x44>)
 8000fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc2:	bf00      	nop
 8000fc4:	08000fd5 	.word	0x08000fd5
 8000fc8:	08000fdd 	.word	0x08000fdd
 8000fcc:	08000fe5 	.word	0x08000fe5
 8000fd0:	08000fed 	.word	0x08000fed
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000fd4:	4b5b      	ldr	r3, [pc, #364]	; (8001144 <cs43l22_Init+0x1c4>)
 8000fd6:	22fa      	movs	r2, #250	; 0xfa
 8000fd8:	701a      	strb	r2, [r3, #0]
    break;
 8000fda:	e00f      	b.n	8000ffc <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000fdc:	4b59      	ldr	r3, [pc, #356]	; (8001144 <cs43l22_Init+0x1c4>)
 8000fde:	22af      	movs	r2, #175	; 0xaf
 8000fe0:	701a      	strb	r2, [r3, #0]
    break;
 8000fe2:	e00b      	b.n	8000ffc <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000fe4:	4b57      	ldr	r3, [pc, #348]	; (8001144 <cs43l22_Init+0x1c4>)
 8000fe6:	22aa      	movs	r2, #170	; 0xaa
 8000fe8:	701a      	strb	r2, [r3, #0]
    break;
 8000fea:	e007      	b.n	8000ffc <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000fec:	4b55      	ldr	r3, [pc, #340]	; (8001144 <cs43l22_Init+0x1c4>)
 8000fee:	2205      	movs	r2, #5
 8000ff0:	701a      	strb	r2, [r3, #0]
    break;    
 8000ff2:	e003      	b.n	8000ffc <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000ff4:	4b53      	ldr	r3, [pc, #332]	; (8001144 <cs43l22_Init+0x1c4>)
 8000ff6:	2205      	movs	r2, #5
 8000ff8:	701a      	strb	r2, [r3, #0]
    break;    
 8000ffa:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000ffc:	89fb      	ldrh	r3, [r7, #14]
 8000ffe:	b2d8      	uxtb	r0, r3
 8001000:	4b50      	ldr	r3, [pc, #320]	; (8001144 <cs43l22_Init+0x1c4>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	b2db      	uxtb	r3, r3
 8001006:	461a      	mov	r2, r3
 8001008:	2104      	movs	r1, #4
 800100a:	f000 facf 	bl	80015ac <CODEC_IO_Write>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	4413      	add	r3, r2
 8001016:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001018:	89fb      	ldrh	r3, [r7, #14]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2281      	movs	r2, #129	; 0x81
 800101e:	2105      	movs	r1, #5
 8001020:	4618      	mov	r0, r3
 8001022:	f000 fac3 	bl	80015ac <CODEC_IO_Write>
 8001026:	4603      	mov	r3, r0
 8001028:	461a      	mov	r2, r3
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	4413      	add	r3, r2
 800102e:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8001030:	89fb      	ldrh	r3, [r7, #14]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	2204      	movs	r2, #4
 8001036:	2106      	movs	r1, #6
 8001038:	4618      	mov	r0, r3
 800103a:	f000 fab7 	bl	80015ac <CODEC_IO_Write>
 800103e:	4603      	mov	r3, r0
 8001040:	461a      	mov	r2, r3
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	4413      	add	r3, r2
 8001046:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001048:	7afa      	ldrb	r2, [r7, #11]
 800104a:	89fb      	ldrh	r3, [r7, #14]
 800104c:	4611      	mov	r1, r2
 800104e:	4618      	mov	r0, r3
 8001050:	f000 f964 	bl	800131c <cs43l22_SetVolume>
 8001054:	4602      	mov	r2, r0
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	4413      	add	r3, r2
 800105a:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 800105c:	89bb      	ldrh	r3, [r7, #12]
 800105e:	2b02      	cmp	r3, #2
 8001060:	d023      	beq.n	80010aa <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8001062:	89fb      	ldrh	r3, [r7, #14]
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2206      	movs	r2, #6
 8001068:	210f      	movs	r1, #15
 800106a:	4618      	mov	r0, r3
 800106c:	f000 fa9e 	bl	80015ac <CODEC_IO_Write>
 8001070:	4603      	mov	r3, r0
 8001072:	461a      	mov	r2, r3
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	4413      	add	r3, r2
 8001078:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 800107a:	89fb      	ldrh	r3, [r7, #14]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	2200      	movs	r2, #0
 8001080:	2124      	movs	r1, #36	; 0x24
 8001082:	4618      	mov	r0, r3
 8001084:	f000 fa92 	bl	80015ac <CODEC_IO_Write>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	4413      	add	r3, r2
 8001090:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8001092:	89fb      	ldrh	r3, [r7, #14]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2200      	movs	r2, #0
 8001098:	2125      	movs	r1, #37	; 0x25
 800109a:	4618      	mov	r0, r3
 800109c:	f000 fa86 	bl	80015ac <CODEC_IO_Write>
 80010a0:	4603      	mov	r3, r0
 80010a2:	461a      	mov	r2, r3
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	4413      	add	r3, r2
 80010a8:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80010aa:	89fb      	ldrh	r3, [r7, #14]
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2200      	movs	r2, #0
 80010b0:	210a      	movs	r1, #10
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 fa7a 	bl	80015ac <CODEC_IO_Write>
 80010b8:	4603      	mov	r3, r0
 80010ba:	461a      	mov	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	4413      	add	r3, r2
 80010c0:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80010c2:	89fb      	ldrh	r3, [r7, #14]
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2204      	movs	r2, #4
 80010c8:	210e      	movs	r1, #14
 80010ca:	4618      	mov	r0, r3
 80010cc:	f000 fa6e 	bl	80015ac <CODEC_IO_Write>
 80010d0:	4603      	mov	r3, r0
 80010d2:	461a      	mov	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	4413      	add	r3, r2
 80010d8:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80010da:	89fb      	ldrh	r3, [r7, #14]
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	2200      	movs	r2, #0
 80010e0:	2127      	movs	r1, #39	; 0x27
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 fa62 	bl	80015ac <CODEC_IO_Write>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	4413      	add	r3, r2
 80010f0:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80010f2:	89fb      	ldrh	r3, [r7, #14]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	220f      	movs	r2, #15
 80010f8:	211f      	movs	r1, #31
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 fa56 	bl	80015ac <CODEC_IO_Write>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	4413      	add	r3, r2
 8001108:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 800110a:	89fb      	ldrh	r3, [r7, #14]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	220a      	movs	r2, #10
 8001110:	211a      	movs	r1, #26
 8001112:	4618      	mov	r0, r3
 8001114:	f000 fa4a 	bl	80015ac <CODEC_IO_Write>
 8001118:	4603      	mov	r3, r0
 800111a:	461a      	mov	r2, r3
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	4413      	add	r3, r2
 8001120:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8001122:	89fb      	ldrh	r3, [r7, #14]
 8001124:	b2db      	uxtb	r3, r3
 8001126:	220a      	movs	r2, #10
 8001128:	211b      	movs	r1, #27
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fa3e 	bl	80015ac <CODEC_IO_Write>
 8001130:	4603      	mov	r3, r0
 8001132:	461a      	mov	r2, r3
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	4413      	add	r3, r2
 8001138:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800113a:	697b      	ldr	r3, [r7, #20]
}
 800113c:	4618      	mov	r0, r3
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200000e8 	.word	0x200000e8

08001148 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800114c:	f000 fb62 	bl	8001814 <AUDIO_IO_DeInit>
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}

08001154 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800115e:	f000 fb21 	bl	80017a4 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8001162:	88fb      	ldrh	r3, [r7, #6]
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2101      	movs	r1, #1
 8001168:	4618      	mov	r0, r3
 800116a:	f000 fb6d 	bl	8001848 <AUDIO_IO_Read>
 800116e:	4603      	mov	r3, r0
 8001170:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8001172:	7bfb      	ldrb	r3, [r7, #15]
 8001174:	f023 0307 	bic.w	r3, r3, #7
 8001178:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800117a:	7bfb      	ldrb	r3, [r7, #15]
}
 800117c:	4618      	mov	r0, r3
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	80fb      	strh	r3, [r7, #6]
 8001190:	4613      	mov	r3, r2
 8001192:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001198:	4b16      	ldr	r3, [pc, #88]	; (80011f4 <cs43l22_Play+0x70>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d123      	bne.n	80011e8 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	2206      	movs	r2, #6
 80011a6:	210e      	movs	r1, #14
 80011a8:	4618      	mov	r0, r3
 80011aa:	f000 f9ff 	bl	80015ac <CODEC_IO_Write>
 80011ae:	4603      	mov	r3, r0
 80011b0:	461a      	mov	r2, r3
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	4413      	add	r3, r2
 80011b6:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80011b8:	88fb      	ldrh	r3, [r7, #6]
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f000 f919 	bl	80013f4 <cs43l22_SetMute>
 80011c2:	4602      	mov	r2, r0
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	4413      	add	r3, r2
 80011c8:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	229e      	movs	r2, #158	; 0x9e
 80011d0:	2102      	movs	r1, #2
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 f9ea 	bl	80015ac <CODEC_IO_Write>
 80011d8:	4603      	mov	r3, r0
 80011da:	461a      	mov	r2, r3
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	4413      	add	r3, r2
 80011e0:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80011e2:	4b04      	ldr	r3, [pc, #16]	; (80011f4 <cs43l22_Play+0x70>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80011e8:	68fb      	ldr	r3, [r7, #12]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000034 	.word	0x20000034

080011f8 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	2101      	movs	r1, #1
 800120a:	4618      	mov	r0, r3
 800120c:	f000 f8f2 	bl	80013f4 <cs43l22_SetMute>
 8001210:	4602      	mov	r2, r0
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	4413      	add	r3, r2
 8001216:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001218:	88fb      	ldrh	r3, [r7, #6]
 800121a:	b2db      	uxtb	r3, r3
 800121c:	2201      	movs	r2, #1
 800121e:	2102      	movs	r1, #2
 8001220:	4618      	mov	r0, r3
 8001222:	f000 f9c3 	bl	80015ac <CODEC_IO_Write>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4413      	add	r3, r2
 800122e:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001230:	68fb      	ldr	r3, [r7, #12]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
	...

0800123c <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001246:	2300      	movs	r3, #0
 8001248:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800124a:	2300      	movs	r3, #0
 800124c:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800124e:	88fb      	ldrh	r3, [r7, #6]
 8001250:	2100      	movs	r1, #0
 8001252:	4618      	mov	r0, r3
 8001254:	f000 f8ce 	bl	80013f4 <cs43l22_SetMute>
 8001258:	4602      	mov	r2, r0
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	4413      	add	r3, r2
 800125e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001260:	2300      	movs	r3, #0
 8001262:	60bb      	str	r3, [r7, #8]
 8001264:	e002      	b.n	800126c <cs43l22_Resume+0x30>
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	3301      	adds	r3, #1
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	2bfe      	cmp	r3, #254	; 0xfe
 8001270:	d9f9      	bls.n	8001266 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001272:	88fb      	ldrh	r3, [r7, #6]
 8001274:	b2d8      	uxtb	r0, r3
 8001276:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <cs43l22_Resume+0x74>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	461a      	mov	r2, r3
 800127e:	2104      	movs	r1, #4
 8001280:	f000 f994 	bl	80015ac <CODEC_IO_Write>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	4413      	add	r3, r2
 800128c:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800128e:	88fb      	ldrh	r3, [r7, #6]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	229e      	movs	r2, #158	; 0x9e
 8001294:	2102      	movs	r1, #2
 8001296:	4618      	mov	r0, r3
 8001298:	f000 f988 	bl	80015ac <CODEC_IO_Write>
 800129c:	4603      	mov	r3, r0
 800129e:	461a      	mov	r2, r3
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	4413      	add	r3, r2
 80012a4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80012a6:	68fb      	ldr	r3, [r7, #12]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200000e8 	.word	0x200000e8

080012b4 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	6039      	str	r1, [r7, #0]
 80012be:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80012c4:	88fb      	ldrh	r3, [r7, #6]
 80012c6:	2101      	movs	r1, #1
 80012c8:	4618      	mov	r0, r3
 80012ca:	f000 f893 	bl	80013f4 <cs43l22_SetMute>
 80012ce:	4602      	mov	r2, r0
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	4413      	add	r3, r2
 80012d4:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80012d6:	88fb      	ldrh	r3, [r7, #6]
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2204      	movs	r2, #4
 80012dc:	210e      	movs	r1, #14
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 f964 	bl	80015ac <CODEC_IO_Write>
 80012e4:	4603      	mov	r3, r0
 80012e6:	461a      	mov	r2, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	4413      	add	r3, r2
 80012ec:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	229f      	movs	r2, #159	; 0x9f
 80012f4:	2102      	movs	r1, #2
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 f958 	bl	80015ac <CODEC_IO_Write>
 80012fc:	4603      	mov	r3, r0
 80012fe:	461a      	mov	r2, r3
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	4413      	add	r3, r2
 8001304:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001306:	4b04      	ldr	r3, [pc, #16]	; (8001318 <cs43l22_Stop+0x64>)
 8001308:	2201      	movs	r2, #1
 800130a:	701a      	strb	r2, [r3, #0]
  return counter;    
 800130c:	68fb      	ldr	r3, [r7, #12]
}
 800130e:	4618      	mov	r0, r3
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000034 	.word	0x20000034

0800131c <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	460a      	mov	r2, r1
 8001326:	80fb      	strh	r3, [r7, #6]
 8001328:	4613      	mov	r3, r2
 800132a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001330:	797b      	ldrb	r3, [r7, #5]
 8001332:	2b64      	cmp	r3, #100	; 0x64
 8001334:	d80b      	bhi.n	800134e <cs43l22_SetVolume+0x32>
 8001336:	797a      	ldrb	r2, [r7, #5]
 8001338:	4613      	mov	r3, r2
 800133a:	021b      	lsls	r3, r3, #8
 800133c:	1a9b      	subs	r3, r3, r2
 800133e:	4a25      	ldr	r2, [pc, #148]	; (80013d4 <cs43l22_SetVolume+0xb8>)
 8001340:	fb82 1203 	smull	r1, r2, r2, r3
 8001344:	1152      	asrs	r2, r2, #5
 8001346:	17db      	asrs	r3, r3, #31
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	b2db      	uxtb	r3, r3
 800134c:	e000      	b.n	8001350 <cs43l22_SetVolume+0x34>
 800134e:	23ff      	movs	r3, #255	; 0xff
 8001350:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001352:	7afb      	ldrb	r3, [r7, #11]
 8001354:	2be6      	cmp	r3, #230	; 0xe6
 8001356:	d91c      	bls.n	8001392 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001358:	88fb      	ldrh	r3, [r7, #6]
 800135a:	b2d8      	uxtb	r0, r3
 800135c:	7afb      	ldrb	r3, [r7, #11]
 800135e:	3319      	adds	r3, #25
 8001360:	b2db      	uxtb	r3, r3
 8001362:	461a      	mov	r2, r3
 8001364:	2120      	movs	r1, #32
 8001366:	f000 f921 	bl	80015ac <CODEC_IO_Write>
 800136a:	4603      	mov	r3, r0
 800136c:	461a      	mov	r2, r3
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	4413      	add	r3, r2
 8001372:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001374:	88fb      	ldrh	r3, [r7, #6]
 8001376:	b2d8      	uxtb	r0, r3
 8001378:	7afb      	ldrb	r3, [r7, #11]
 800137a:	3319      	adds	r3, #25
 800137c:	b2db      	uxtb	r3, r3
 800137e:	461a      	mov	r2, r3
 8001380:	2121      	movs	r1, #33	; 0x21
 8001382:	f000 f913 	bl	80015ac <CODEC_IO_Write>
 8001386:	4603      	mov	r3, r0
 8001388:	461a      	mov	r2, r3
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	4413      	add	r3, r2
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	e01b      	b.n	80013ca <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001392:	88fb      	ldrh	r3, [r7, #6]
 8001394:	b2d8      	uxtb	r0, r3
 8001396:	7afb      	ldrb	r3, [r7, #11]
 8001398:	3319      	adds	r3, #25
 800139a:	b2db      	uxtb	r3, r3
 800139c:	461a      	mov	r2, r3
 800139e:	2120      	movs	r1, #32
 80013a0:	f000 f904 	bl	80015ac <CODEC_IO_Write>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	4413      	add	r3, r2
 80013ac:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80013ae:	88fb      	ldrh	r3, [r7, #6]
 80013b0:	b2d8      	uxtb	r0, r3
 80013b2:	7afb      	ldrb	r3, [r7, #11]
 80013b4:	3319      	adds	r3, #25
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	461a      	mov	r2, r3
 80013ba:	2121      	movs	r1, #33	; 0x21
 80013bc:	f000 f8f6 	bl	80015ac <CODEC_IO_Write>
 80013c0:	4603      	mov	r3, r0
 80013c2:	461a      	mov	r2, r3
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	4413      	add	r3, r2
 80013c8:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 80013ca:	68fb      	ldr	r3, [r7, #12]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	51eb851f 	.word	0x51eb851f

080013d8 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	6039      	str	r1, [r7, #0]
 80013e2:	80fb      	strh	r3, [r7, #6]
  return 0;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
	...

080013f4 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	6039      	str	r1, [r7, #0]
 80013fe:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d124      	bne.n	8001454 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	22ff      	movs	r2, #255	; 0xff
 8001410:	2104      	movs	r1, #4
 8001412:	4618      	mov	r0, r3
 8001414:	f000 f8ca 	bl	80015ac <CODEC_IO_Write>
 8001418:	4603      	mov	r3, r0
 800141a:	461a      	mov	r2, r3
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	4413      	add	r3, r2
 8001420:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001422:	88fb      	ldrh	r3, [r7, #6]
 8001424:	b2db      	uxtb	r3, r3
 8001426:	2201      	movs	r2, #1
 8001428:	2122      	movs	r1, #34	; 0x22
 800142a:	4618      	mov	r0, r3
 800142c:	f000 f8be 	bl	80015ac <CODEC_IO_Write>
 8001430:	4603      	mov	r3, r0
 8001432:	461a      	mov	r2, r3
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	4413      	add	r3, r2
 8001438:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2201      	movs	r2, #1
 8001440:	2123      	movs	r1, #35	; 0x23
 8001442:	4618      	mov	r0, r3
 8001444:	f000 f8b2 	bl	80015ac <CODEC_IO_Write>
 8001448:	4603      	mov	r3, r0
 800144a:	461a      	mov	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	4413      	add	r3, r2
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	e025      	b.n	80014a0 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	2200      	movs	r2, #0
 800145a:	2122      	movs	r1, #34	; 0x22
 800145c:	4618      	mov	r0, r3
 800145e:	f000 f8a5 	bl	80015ac <CODEC_IO_Write>
 8001462:	4603      	mov	r3, r0
 8001464:	461a      	mov	r2, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	4413      	add	r3, r2
 800146a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800146c:	88fb      	ldrh	r3, [r7, #6]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	2200      	movs	r2, #0
 8001472:	2123      	movs	r1, #35	; 0x23
 8001474:	4618      	mov	r0, r3
 8001476:	f000 f899 	bl	80015ac <CODEC_IO_Write>
 800147a:	4603      	mov	r3, r0
 800147c:	461a      	mov	r2, r3
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	4413      	add	r3, r2
 8001482:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001484:	88fb      	ldrh	r3, [r7, #6]
 8001486:	b2d8      	uxtb	r0, r3
 8001488:	4b08      	ldr	r3, [pc, #32]	; (80014ac <cs43l22_SetMute+0xb8>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	461a      	mov	r2, r3
 8001490:	2104      	movs	r1, #4
 8001492:	f000 f88b 	bl	80015ac <CODEC_IO_Write>
 8001496:	4603      	mov	r3, r0
 8001498:	461a      	mov	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	4413      	add	r3, r2
 800149e:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80014a0:	68fb      	ldr	r3, [r7, #12]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	200000e8 	.word	0x200000e8

080014b0 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	460a      	mov	r2, r1
 80014ba:	80fb      	strh	r3, [r7, #6]
 80014bc:	4613      	mov	r3, r2
 80014be:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80014c0:	2300      	movs	r3, #0
 80014c2:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80014c4:	797b      	ldrb	r3, [r7, #5]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	2b03      	cmp	r3, #3
 80014ca:	d84b      	bhi.n	8001564 <cs43l22_SetOutputMode+0xb4>
 80014cc:	a201      	add	r2, pc, #4	; (adr r2, 80014d4 <cs43l22_SetOutputMode+0x24>)
 80014ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d2:	bf00      	nop
 80014d4:	080014e5 	.word	0x080014e5
 80014d8:	08001505 	.word	0x08001505
 80014dc:	08001525 	.word	0x08001525
 80014e0:	08001545 	.word	0x08001545
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80014e4:	88fb      	ldrh	r3, [r7, #6]
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	22fa      	movs	r2, #250	; 0xfa
 80014ea:	2104      	movs	r1, #4
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 f85d 	bl	80015ac <CODEC_IO_Write>
 80014f2:	4603      	mov	r3, r0
 80014f4:	461a      	mov	r2, r3
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	4413      	add	r3, r2
 80014fa:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80014fc:	4b24      	ldr	r3, [pc, #144]	; (8001590 <cs43l22_SetOutputMode+0xe0>)
 80014fe:	22fa      	movs	r2, #250	; 0xfa
 8001500:	701a      	strb	r2, [r3, #0]
      break;
 8001502:	e03f      	b.n	8001584 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001504:	88fb      	ldrh	r3, [r7, #6]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	22af      	movs	r2, #175	; 0xaf
 800150a:	2104      	movs	r1, #4
 800150c:	4618      	mov	r0, r3
 800150e:	f000 f84d 	bl	80015ac <CODEC_IO_Write>
 8001512:	4603      	mov	r3, r0
 8001514:	461a      	mov	r2, r3
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	4413      	add	r3, r2
 800151a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 800151c:	4b1c      	ldr	r3, [pc, #112]	; (8001590 <cs43l22_SetOutputMode+0xe0>)
 800151e:	22af      	movs	r2, #175	; 0xaf
 8001520:	701a      	strb	r2, [r3, #0]
      break;
 8001522:	e02f      	b.n	8001584 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001524:	88fb      	ldrh	r3, [r7, #6]
 8001526:	b2db      	uxtb	r3, r3
 8001528:	22aa      	movs	r2, #170	; 0xaa
 800152a:	2104      	movs	r1, #4
 800152c:	4618      	mov	r0, r3
 800152e:	f000 f83d 	bl	80015ac <CODEC_IO_Write>
 8001532:	4603      	mov	r3, r0
 8001534:	461a      	mov	r2, r3
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	4413      	add	r3, r2
 800153a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 800153c:	4b14      	ldr	r3, [pc, #80]	; (8001590 <cs43l22_SetOutputMode+0xe0>)
 800153e:	22aa      	movs	r2, #170	; 0xaa
 8001540:	701a      	strb	r2, [r3, #0]
      break;
 8001542:	e01f      	b.n	8001584 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001544:	88fb      	ldrh	r3, [r7, #6]
 8001546:	b2db      	uxtb	r3, r3
 8001548:	2205      	movs	r2, #5
 800154a:	2104      	movs	r1, #4
 800154c:	4618      	mov	r0, r3
 800154e:	f000 f82d 	bl	80015ac <CODEC_IO_Write>
 8001552:	4603      	mov	r3, r0
 8001554:	461a      	mov	r2, r3
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	4413      	add	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <cs43l22_SetOutputMode+0xe0>)
 800155e:	2205      	movs	r2, #5
 8001560:	701a      	strb	r2, [r3, #0]
      break;    
 8001562:	e00f      	b.n	8001584 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2205      	movs	r2, #5
 800156a:	2104      	movs	r1, #4
 800156c:	4618      	mov	r0, r3
 800156e:	f000 f81d 	bl	80015ac <CODEC_IO_Write>
 8001572:	4603      	mov	r3, r0
 8001574:	461a      	mov	r2, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	4413      	add	r3, r2
 800157a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800157c:	4b04      	ldr	r3, [pc, #16]	; (8001590 <cs43l22_SetOutputMode+0xe0>)
 800157e:	2205      	movs	r2, #5
 8001580:	701a      	strb	r2, [r3, #0]
      break;
 8001582:	bf00      	nop
  }  
  return counter;
 8001584:	68fb      	ldr	r3, [r7, #12]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200000e8 	.word	0x200000e8

08001594 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	80fb      	strh	r3, [r7, #6]
  return 0;
 800159e:	2300      	movs	r3, #0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
 80015b6:	460b      	mov	r3, r1
 80015b8:	71bb      	strb	r3, [r7, #6]
 80015ba:	4613      	mov	r3, r2
 80015bc:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80015c2:	797a      	ldrb	r2, [r7, #5]
 80015c4:	79b9      	ldrb	r1, [r7, #6]
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f000 f92a 	bl	8001822 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	b2db      	uxtb	r3, r3
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80015e0:	480e      	ldr	r0, [pc, #56]	; (800161c <I2Cx_Init+0x40>)
 80015e2:	f003 fca1 	bl	8004f28 <HAL_I2C_GetState>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d114      	bne.n	8001616 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 80015ec:	4b0b      	ldr	r3, [pc, #44]	; (800161c <I2Cx_Init+0x40>)
 80015ee:	4a0c      	ldr	r2, [pc, #48]	; (8001620 <I2Cx_Init+0x44>)
 80015f0:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015f2:	4b0a      	ldr	r3, [pc, #40]	; (800161c <I2Cx_Init+0x40>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <I2Cx_Init+0x40>)
 80015fa:	2233      	movs	r2, #51	; 0x33
 80015fc:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015fe:	4b07      	ldr	r3, [pc, #28]	; (800161c <I2Cx_Init+0x40>)
 8001600:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001604:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8001606:	4b05      	ldr	r3, [pc, #20]	; (800161c <I2Cx_Init+0x40>)
 8001608:	4a06      	ldr	r2, [pc, #24]	; (8001624 <I2Cx_Init+0x48>)
 800160a:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 800160c:	f000 f876 	bl	80016fc <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001610:	4802      	ldr	r0, [pc, #8]	; (800161c <I2Cx_Init+0x40>)
 8001612:	f003 f801 	bl	8004618 <HAL_I2C_Init>
  }
}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200000ec 	.word	0x200000ec
 8001620:	000186a0 	.word	0x000186a0
 8001624:	40005400 	.word	0x40005400

08001628 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b088      	sub	sp, #32
 800162c:	af04      	add	r7, sp, #16
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
 8001632:	460b      	mov	r3, r1
 8001634:	71bb      	strb	r3, [r7, #6]
 8001636:	4613      	mov	r3, r2
 8001638:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800163a:	2300      	movs	r3, #0
 800163c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	b299      	uxth	r1, r3
 8001642:	79bb      	ldrb	r3, [r7, #6]
 8001644:	b29a      	uxth	r2, r3
 8001646:	4b0c      	ldr	r3, [pc, #48]	; (8001678 <I2Cx_WriteData+0x50>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	9302      	str	r3, [sp, #8]
 800164c:	2301      	movs	r3, #1
 800164e:	9301      	str	r3, [sp, #4]
 8001650:	1d7b      	adds	r3, r7, #5
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	2301      	movs	r3, #1
 8001656:	4809      	ldr	r0, [pc, #36]	; (800167c <I2Cx_WriteData+0x54>)
 8001658:	f003 f946 	bl	80048e8 <HAL_I2C_Mem_Write>
 800165c:	4603      	mov	r3, r0
 800165e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001660:	7bfb      	ldrb	r3, [r7, #15]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d003      	beq.n	800166e <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001666:	79fb      	ldrb	r3, [r7, #7]
 8001668:	4618      	mov	r0, r3
 800166a:	f000 f837 	bl	80016dc <I2Cx_Error>
  }
}
 800166e:	bf00      	nop
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000038 	.word	0x20000038
 800167c:	200000ec 	.word	0x200000ec

08001680 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af04      	add	r7, sp, #16
 8001686:	4603      	mov	r3, r0
 8001688:	460a      	mov	r2, r1
 800168a:	71fb      	strb	r3, [r7, #7]
 800168c:	4613      	mov	r3, r2
 800168e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001690:	2300      	movs	r3, #0
 8001692:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	b299      	uxth	r1, r3
 800169c:	79bb      	ldrb	r3, [r7, #6]
 800169e:	b29a      	uxth	r2, r3
 80016a0:	4b0c      	ldr	r3, [pc, #48]	; (80016d4 <I2Cx_ReadData+0x54>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	9302      	str	r3, [sp, #8]
 80016a6:	2301      	movs	r3, #1
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	f107 030e 	add.w	r3, r7, #14
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	2301      	movs	r3, #1
 80016b2:	4809      	ldr	r0, [pc, #36]	; (80016d8 <I2Cx_ReadData+0x58>)
 80016b4:	f003 fa12 	bl	8004adc <HAL_I2C_Mem_Read>
 80016b8:	4603      	mov	r3, r0
 80016ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f000 f809 	bl	80016dc <I2Cx_Error>
  }
  return value;
 80016ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20000038 	.word	0x20000038
 80016d8:	200000ec 	.word	0x200000ec

080016dc <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 80016e6:	4804      	ldr	r0, [pc, #16]	; (80016f8 <I2Cx_Error+0x1c>)
 80016e8:	f003 f8ce 	bl	8004888 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 80016ec:	f7ff ff76 	bl	80015dc <I2Cx_Init>
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	200000ec 	.word	0x200000ec

080016fc <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	4b25      	ldr	r3, [pc, #148]	; (800179c <I2Cx_MspInit+0xa0>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a24      	ldr	r2, [pc, #144]	; (800179c <I2Cx_MspInit+0xa0>)
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b22      	ldr	r3, [pc, #136]	; (800179c <I2Cx_MspInit+0xa0>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 800171e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001722:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001724:	2312      	movs	r3, #18
 8001726:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001728:	2302      	movs	r3, #2
 800172a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001730:	2304      	movs	r3, #4
 8001732:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	4619      	mov	r1, r3
 800173a:	4819      	ldr	r0, [pc, #100]	; (80017a0 <I2Cx_MspInit+0xa4>)
 800173c:	f001 f83c 	bl	80027b8 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001740:	2300      	movs	r3, #0
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	4b15      	ldr	r3, [pc, #84]	; (800179c <I2Cx_MspInit+0xa0>)
 8001746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001748:	4a14      	ldr	r2, [pc, #80]	; (800179c <I2Cx_MspInit+0xa0>)
 800174a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800174e:	6413      	str	r3, [r2, #64]	; 0x40
 8001750:	4b12      	ldr	r3, [pc, #72]	; (800179c <I2Cx_MspInit+0xa0>)
 8001752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800175c:	4b0f      	ldr	r3, [pc, #60]	; (800179c <I2Cx_MspInit+0xa0>)
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	4a0e      	ldr	r2, [pc, #56]	; (800179c <I2Cx_MspInit+0xa0>)
 8001762:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001766:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <I2Cx_MspInit+0xa0>)
 800176a:	6a1b      	ldr	r3, [r3, #32]
 800176c:	4a0b      	ldr	r2, [pc, #44]	; (800179c <I2Cx_MspInit+0xa0>)
 800176e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001772:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001774:	2200      	movs	r2, #0
 8001776:	2100      	movs	r1, #0
 8001778:	201f      	movs	r0, #31
 800177a:	f000 fc1a 	bl	8001fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800177e:	201f      	movs	r0, #31
 8001780:	f000 fc33 	bl	8001fea <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001784:	2200      	movs	r2, #0
 8001786:	2100      	movs	r1, #0
 8001788:	2020      	movs	r0, #32
 800178a:	f000 fc12 	bl	8001fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 800178e:	2020      	movs	r0, #32
 8001790:	f000 fc2b 	bl	8001fea <HAL_NVIC_EnableIRQ>
}
 8001794:	bf00      	nop
 8001796:	3720      	adds	r7, #32
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40023800 	.word	0x40023800
 80017a0:	40020400 	.word	0x40020400

080017a4 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	603b      	str	r3, [r7, #0]
 80017ae:	4b17      	ldr	r3, [pc, #92]	; (800180c <AUDIO_IO_Init+0x68>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	4a16      	ldr	r2, [pc, #88]	; (800180c <AUDIO_IO_Init+0x68>)
 80017b4:	f043 0308 	orr.w	r3, r3, #8
 80017b8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ba:	4b14      	ldr	r3, [pc, #80]	; (800180c <AUDIO_IO_Init+0x68>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	f003 0308 	and.w	r3, r3, #8
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 80017c6:	2310      	movs	r3, #16
 80017c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	2301      	movs	r3, #1
 80017cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80017ce:	2302      	movs	r3, #2
 80017d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	4619      	mov	r1, r3
 80017da:	480d      	ldr	r0, [pc, #52]	; (8001810 <AUDIO_IO_Init+0x6c>)
 80017dc:	f000 ffec 	bl	80027b8 <HAL_GPIO_Init>
  
  I2Cx_Init();
 80017e0:	f7ff fefc 	bl	80015dc <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80017e4:	2200      	movs	r2, #0
 80017e6:	2110      	movs	r1, #16
 80017e8:	4809      	ldr	r0, [pc, #36]	; (8001810 <AUDIO_IO_Init+0x6c>)
 80017ea:	f001 fa79 	bl	8002ce0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80017ee:	2005      	movs	r0, #5
 80017f0:	f000 fae2 	bl	8001db8 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 80017f4:	2201      	movs	r2, #1
 80017f6:	2110      	movs	r1, #16
 80017f8:	4805      	ldr	r0, [pc, #20]	; (8001810 <AUDIO_IO_Init+0x6c>)
 80017fa:	f001 fa71 	bl	8002ce0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80017fe:	2005      	movs	r0, #5
 8001800:	f000 fada 	bl	8001db8 <HAL_Delay>
}
 8001804:	bf00      	nop
 8001806:	3718      	adds	r7, #24
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40023800 	.word	0x40023800
 8001810:	40020c00 	.word	0x40020c00

08001814 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	4603      	mov	r3, r0
 800182a:	71fb      	strb	r3, [r7, #7]
 800182c:	460b      	mov	r3, r1
 800182e:	71bb      	strb	r3, [r7, #6]
 8001830:	4613      	mov	r3, r2
 8001832:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8001834:	797a      	ldrb	r2, [r7, #5]
 8001836:	79b9      	ldrb	r1, [r7, #6]
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fef4 	bl	8001628 <I2Cx_WriteData>
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	460a      	mov	r2, r1
 8001852:	71fb      	strb	r3, [r7, #7]
 8001854:	4613      	mov	r3, r2
 8001856:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8001858:	79ba      	ldrb	r2, [r7, #6]
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	4611      	mov	r1, r2
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff ff0e 	bl	8001680 <I2Cx_ReadData>
 8001864:	4603      	mov	r3, r0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	603a      	str	r2, [r7, #0]
 800187a:	80fb      	strh	r3, [r7, #6]
 800187c:	460b      	mov	r3, r1
 800187e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8001880:	2300      	movs	r3, #0
 8001882:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8001884:	2200      	movs	r2, #0
 8001886:	6839      	ldr	r1, [r7, #0]
 8001888:	481c      	ldr	r0, [pc, #112]	; (80018fc <BSP_AUDIO_OUT_Init+0x8c>)
 800188a:	f000 f89f 	bl	80019cc <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800188e:	4b1b      	ldr	r3, [pc, #108]	; (80018fc <BSP_AUDIO_OUT_Init+0x8c>)
 8001890:	4a1b      	ldr	r2, [pc, #108]	; (8001900 <BSP_AUDIO_OUT_Init+0x90>)
 8001892:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001894:	4819      	ldr	r0, [pc, #100]	; (80018fc <BSP_AUDIO_OUT_Init+0x8c>)
 8001896:	f004 f895 	bl	80059c4 <HAL_I2S_GetState>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d103      	bne.n	80018a8 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 80018a0:	2100      	movs	r1, #0
 80018a2:	4816      	ldr	r0, [pc, #88]	; (80018fc <BSP_AUDIO_OUT_Init+0x8c>)
 80018a4:	f000 f8ec 	bl	8001a80 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80018a8:	6838      	ldr	r0, [r7, #0]
 80018aa:	f000 f9a9 	bl	8001c00 <I2S3_Init>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d10e      	bne.n	80018dc <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80018be:	4b11      	ldr	r3, [pc, #68]	; (8001904 <BSP_AUDIO_OUT_Init+0x94>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	2094      	movs	r0, #148	; 0x94
 80018c4:	4798      	blx	r3
 80018c6:	4603      	mov	r3, r0
 80018c8:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80018cc:	2be0      	cmp	r3, #224	; 0xe0
 80018ce:	d103      	bne.n	80018d8 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80018d0:	4b0d      	ldr	r3, [pc, #52]	; (8001908 <BSP_AUDIO_OUT_Init+0x98>)
 80018d2:	4a0c      	ldr	r2, [pc, #48]	; (8001904 <BSP_AUDIO_OUT_Init+0x94>)
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	e001      	b.n	80018dc <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d107      	bne.n	80018f2 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80018e2:	4b09      	ldr	r3, [pc, #36]	; (8001908 <BSP_AUDIO_OUT_Init+0x98>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681c      	ldr	r4, [r3, #0]
 80018e8:	797a      	ldrb	r2, [r7, #5]
 80018ea:	88f9      	ldrh	r1, [r7, #6]
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	2094      	movs	r0, #148	; 0x94
 80018f0:	47a0      	blx	r4
  }
  
  return ret;
 80018f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd90      	pop	{r4, r7, pc}
 80018fc:	200004d4 	.word	0x200004d4
 8001900:	40003c00 	.word	0x40003c00
 8001904:	20000004 	.word	0x20000004
 8001908:	20000140 	.word	0x20000140

0800190c <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8001916:	4b10      	ldr	r3, [pc, #64]	; (8001958 <BSP_AUDIO_OUT_Play+0x4c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	b292      	uxth	r2, r2
 8001920:	6879      	ldr	r1, [r7, #4]
 8001922:	2094      	movs	r0, #148	; 0x94
 8001924:	4798      	blx	r3
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e00f      	b.n	8001950 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001936:	d203      	bcs.n	8001940 <BSP_AUDIO_OUT_Play+0x34>
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	085b      	lsrs	r3, r3, #1
 800193c:	b29b      	uxth	r3, r3
 800193e:	e001      	b.n	8001944 <BSP_AUDIO_OUT_Play+0x38>
 8001940:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001944:	461a      	mov	r2, r3
 8001946:	6879      	ldr	r1, [r7, #4]
 8001948:	4804      	ldr	r0, [pc, #16]	; (800195c <BSP_AUDIO_OUT_Play+0x50>)
 800194a:	f003 ff93 	bl	8005874 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800194e:	2300      	movs	r3, #0
  }
}
 8001950:	4618      	mov	r0, r3
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000140 	.word	0x20000140
 800195c:	200004d4 	.word	0x200004d4

08001960 <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	460b      	mov	r3, r1
 800196a:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 800196c:	887b      	ldrh	r3, [r7, #2]
 800196e:	461a      	mov	r2, r3
 8001970:	6879      	ldr	r1, [r7, #4]
 8001972:	4803      	ldr	r0, [pc, #12]	; (8001980 <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 8001974:	f003 ff7e 	bl	8005874 <HAL_I2S_Transmit_DMA>
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	200004d4 	.word	0x200004d4

08001984 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a04      	ldr	r2, [pc, #16]	; (80019a4 <HAL_I2S_TxCpltCallback+0x20>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d101      	bne.n	800199a <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8001996:	f7ff f8bd 	bl	8000b14 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40003c00 	.word	0x40003c00

080019a8 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a04      	ldr	r2, [pc, #16]	; (80019c8 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d101      	bne.n	80019be <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80019ba:	f7ff f865 	bl	8000a88 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40003c00 	.word	0x40003c00

080019cc <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08a      	sub	sp, #40	; 0x28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80019d8:	2300      	movs	r3, #0
 80019da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80019de:	23ff      	movs	r3, #255	; 0xff
 80019e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 80019e4:	2300      	movs	r3, #0
 80019e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80019ea:	e010      	b.n	8001a0e <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80019ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019f0:	4a20      	ldr	r2, [pc, #128]	; (8001a74 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 80019f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d103      	bne.n	8001a04 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80019fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8001a04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a08:	3301      	adds	r3, #1
 8001a0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a12:	2b07      	cmp	r3, #7
 8001a14:	d9ea      	bls.n	80019ec <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8001a16:	f107 0314 	add.w	r3, r7, #20
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f005 f8a6 	bl	8006b6c <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8001a20:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001a24:	f003 0307 	and.w	r3, r3, #7
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d113      	bne.n	8001a54 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8001a30:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001a34:	4a10      	ldr	r2, [pc, #64]	; (8001a78 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8001a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8001a3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001a40:	4a0e      	ldr	r2, [pc, #56]	; (8001a7c <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8001a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a46:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f004 ffab 	bl	80069a8 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8001a52:	e00b      	b.n	8001a6c <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001a54:	2301      	movs	r3, #1
 8001a56:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8001a58:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001a5c:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001a62:	f107 0314 	add.w	r3, r7, #20
 8001a66:	4618      	mov	r0, r3
 8001a68:	f004 ff9e 	bl	80069a8 <HAL_RCCEx_PeriphCLKConfig>
}
 8001a6c:	bf00      	nop
 8001a6e:	3728      	adds	r7, #40	; 0x28
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	08009fac 	.word	0x08009fac
 8001a78:	08009fcc 	.word	0x08009fcc
 8001a7c:	08009fec 	.word	0x08009fec

08001a80 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08c      	sub	sp, #48	; 0x30
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61bb      	str	r3, [r7, #24]
 8001a8e:	4b56      	ldr	r3, [pc, #344]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	4a55      	ldr	r2, [pc, #340]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001a94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a98:	6413      	str	r3, [r2, #64]	; 0x40
 8001a9a:	4b53      	ldr	r3, [pc, #332]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001aa2:	61bb      	str	r3, [r7, #24]
 8001aa4:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	4b4f      	ldr	r3, [pc, #316]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	4a4e      	ldr	r2, [pc, #312]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ab0:	f043 0304 	orr.w	r3, r3, #4
 8001ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab6:	4b4c      	ldr	r3, [pc, #304]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	613b      	str	r3, [r7, #16]
 8001ac6:	4b48      	ldr	r3, [pc, #288]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	4a47      	ldr	r2, [pc, #284]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad2:	4b45      	ldr	r3, [pc, #276]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	613b      	str	r3, [r7, #16]
 8001adc:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8001ade:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8001aec:	2302      	movs	r3, #2
 8001aee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8001af0:	2306      	movs	r3, #6
 8001af2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8001af4:	f107 031c 	add.w	r3, r7, #28
 8001af8:	4619      	mov	r1, r3
 8001afa:	483c      	ldr	r0, [pc, #240]	; (8001bec <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001afc:	f000 fe5c 	bl	80027b8 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8001b00:	2310      	movs	r3, #16
 8001b02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8001b04:	f107 031c 	add.w	r3, r7, #28
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4839      	ldr	r0, [pc, #228]	; (8001bf0 <BSP_AUDIO_OUT_MspInit+0x170>)
 8001b0c:	f000 fe54 	bl	80027b8 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	4b34      	ldr	r3, [pc, #208]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b18:	4a33      	ldr	r2, [pc, #204]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b1a:	f043 0304 	orr.w	r3, r3, #4
 8001b1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001b20:	4b31      	ldr	r3, [pc, #196]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b24:	f003 0304 	and.w	r3, r3, #4
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8001b2c:	2380      	movs	r3, #128	; 0x80
 8001b2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8001b30:	f107 031c 	add.w	r3, r7, #28
 8001b34:	4619      	mov	r1, r3
 8001b36:	482d      	ldr	r0, [pc, #180]	; (8001bec <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001b38:	f000 fe3e 	bl	80027b8 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	4b29      	ldr	r3, [pc, #164]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b44:	4a28      	ldr	r2, [pc, #160]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b4a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4c:	4b26      	ldr	r3, [pc, #152]	; (8001be8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a25      	ldr	r2, [pc, #148]	; (8001bf4 <BSP_AUDIO_OUT_MspInit+0x174>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d136      	bne.n	8001bd0 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8001b62:	4b25      	ldr	r3, [pc, #148]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001b68:	4b23      	ldr	r3, [pc, #140]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001b6a:	2240      	movs	r2, #64	; 0x40
 8001b6c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001b6e:	4b22      	ldr	r3, [pc, #136]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8001b74:	4b20      	ldr	r3, [pc, #128]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001b76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b7a:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001b7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b82:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8001b84:	4b1c      	ldr	r3, [pc, #112]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001b86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b8a:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8001b8c:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001b92:	4b19      	ldr	r3, [pc, #100]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001b94:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b98:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8001b9a:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001b9c:	2204      	movs	r2, #4
 8001b9e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001ba0:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001ba2:	2203      	movs	r2, #3
 8001ba4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001ba6:	4b14      	ldr	r3, [pc, #80]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001bac:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8001bb2:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bb4:	4a11      	ldr	r2, [pc, #68]	; (8001bfc <BSP_AUDIO_OUT_MspInit+0x17c>)
 8001bb6:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a0f      	ldr	r2, [pc, #60]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bbc:	639a      	str	r2, [r3, #56]	; 0x38
 8001bbe:	4a0e      	ldr	r2, [pc, #56]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8001bc4:	480c      	ldr	r0, [pc, #48]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bc6:	f000 fad9 	bl	800217c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8001bca:	480b      	ldr	r0, [pc, #44]	; (8001bf8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bcc:	f000 fa28 	bl	8002020 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	210e      	movs	r1, #14
 8001bd4:	202f      	movs	r0, #47	; 0x2f
 8001bd6:	f000 f9ec 	bl	8001fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8001bda:	202f      	movs	r0, #47	; 0x2f
 8001bdc:	f000 fa05 	bl	8001fea <HAL_NVIC_EnableIRQ>
}
 8001be0:	bf00      	nop
 8001be2:	3730      	adds	r7, #48	; 0x30
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40023800 	.word	0x40023800
 8001bec:	40020800 	.word	0x40020800
 8001bf0:	40020000 	.word	0x40020000
 8001bf4:	40003c00 	.word	0x40003c00
 8001bf8:	20000144 	.word	0x20000144
 8001bfc:	400260b8 	.word	0x400260b8

08001c00 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8001c08:	4b17      	ldr	r3, [pc, #92]	; (8001c68 <I2S3_Init+0x68>)
 8001c0a:	4a18      	ldr	r2, [pc, #96]	; (8001c6c <I2S3_Init+0x6c>)
 8001c0c:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8001c0e:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <I2S3_Init+0x68>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	69da      	ldr	r2, [r3, #28]
 8001c14:	4b14      	ldr	r3, [pc, #80]	; (8001c68 <I2S3_Init+0x68>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c1c:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8001c1e:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <I2S3_Init+0x68>)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8001c24:	4b10      	ldr	r3, [pc, #64]	; (8001c68 <I2S3_Init+0x68>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8001c2a:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <I2S3_Init+0x68>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8001c30:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <I2S3_Init+0x68>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8001c36:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <I2S3_Init+0x68>)
 8001c38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c3c:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8001c3e:	4b0a      	ldr	r3, [pc, #40]	; (8001c68 <I2S3_Init+0x68>)
 8001c40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c44:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8001c46:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <I2S3_Init+0x68>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8001c4c:	4806      	ldr	r0, [pc, #24]	; (8001c68 <I2S3_Init+0x68>)
 8001c4e:	f003 fcd1 	bl	80055f4 <HAL_I2S_Init>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e000      	b.n	8001c5e <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8001c5c:	2300      	movs	r3, #0
  }
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	200004d4 	.word	0x200004d4
 8001c6c:	40003c00 	.word	0x40003c00

08001c70 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8001c78:	f000 f804 	bl	8001c84 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a07      	ldr	r2, [pc, #28]	; (8001ccc <HAL_I2S_ErrorCallback+0x2c>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d101      	bne.n	8001cb6 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8001cb2:	f7fe ff79 	bl	8000ba8 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a05      	ldr	r2, [pc, #20]	; (8001cd0 <HAL_I2S_ErrorCallback+0x30>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d101      	bne.n	8001cc4 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8001cc0:	f7ff ffe7 	bl	8001c92 <BSP_AUDIO_IN_Error_Callback>
  }
}
 8001cc4:	bf00      	nop
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40003c00 	.word	0x40003c00
 8001cd0:	40003800 	.word	0x40003800

08001cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cd8:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <HAL_Init+0x40>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a0d      	ldr	r2, [pc, #52]	; (8001d14 <HAL_Init+0x40>)
 8001cde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ce2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ce4:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <HAL_Init+0x40>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a0a      	ldr	r2, [pc, #40]	; (8001d14 <HAL_Init+0x40>)
 8001cea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cf0:	4b08      	ldr	r3, [pc, #32]	; (8001d14 <HAL_Init+0x40>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a07      	ldr	r2, [pc, #28]	; (8001d14 <HAL_Init+0x40>)
 8001cf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cfc:	2003      	movs	r0, #3
 8001cfe:	f000 f94d 	bl	8001f9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d02:	2000      	movs	r0, #0
 8001d04:	f000 f808 	bl	8001d18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d08:	f7fe ff58 	bl	8000bbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40023c00 	.word	0x40023c00

08001d18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d20:	4b12      	ldr	r3, [pc, #72]	; (8001d6c <HAL_InitTick+0x54>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b12      	ldr	r3, [pc, #72]	; (8001d70 <HAL_InitTick+0x58>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d36:	4618      	mov	r0, r3
 8001d38:	f000 f965 	bl	8002006 <HAL_SYSTICK_Config>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e00e      	b.n	8001d64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b0f      	cmp	r3, #15
 8001d4a:	d80a      	bhi.n	8001d62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	6879      	ldr	r1, [r7, #4]
 8001d50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d54:	f000 f92d 	bl	8001fb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d58:	4a06      	ldr	r2, [pc, #24]	; (8001d74 <HAL_InitTick+0x5c>)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	e000      	b.n	8001d64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000000 	.word	0x20000000
 8001d70:	20000040 	.word	0x20000040
 8001d74:	2000003c 	.word	0x2000003c

08001d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <HAL_IncTick+0x20>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	461a      	mov	r2, r3
 8001d82:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <HAL_IncTick+0x24>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4413      	add	r3, r2
 8001d88:	4a04      	ldr	r2, [pc, #16]	; (8001d9c <HAL_IncTick+0x24>)
 8001d8a:	6013      	str	r3, [r2, #0]
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	20000040 	.word	0x20000040
 8001d9c:	20000564 	.word	0x20000564

08001da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return uwTick;
 8001da4:	4b03      	ldr	r3, [pc, #12]	; (8001db4 <HAL_GetTick+0x14>)
 8001da6:	681b      	ldr	r3, [r3, #0]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	20000564 	.word	0x20000564

08001db8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dc0:	f7ff ffee 	bl	8001da0 <HAL_GetTick>
 8001dc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001dd0:	d005      	beq.n	8001dde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dd2:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <HAL_Delay+0x40>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	4413      	add	r3, r2
 8001ddc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dde:	bf00      	nop
 8001de0:	f7ff ffde 	bl	8001da0 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	68fa      	ldr	r2, [r7, #12]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d8f7      	bhi.n	8001de0 <HAL_Delay+0x28>
  {
  }
}
 8001df0:	bf00      	nop
 8001df2:	3710      	adds	r7, #16
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20000040 	.word	0x20000040

08001dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f003 0307 	and.w	r3, r3, #7
 8001e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <__NVIC_SetPriorityGrouping+0x44>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e18:	4013      	ands	r3, r2
 8001e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e2e:	4a04      	ldr	r2, [pc, #16]	; (8001e40 <__NVIC_SetPriorityGrouping+0x44>)
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	60d3      	str	r3, [r2, #12]
}
 8001e34:	bf00      	nop
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e48:	4b04      	ldr	r3, [pc, #16]	; (8001e5c <__NVIC_GetPriorityGrouping+0x18>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	0a1b      	lsrs	r3, r3, #8
 8001e4e:	f003 0307 	and.w	r3, r3, #7
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	db0b      	blt.n	8001e8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	f003 021f 	and.w	r2, r3, #31
 8001e78:	4907      	ldr	r1, [pc, #28]	; (8001e98 <__NVIC_EnableIRQ+0x38>)
 8001e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	2001      	movs	r0, #1
 8001e82:	fa00 f202 	lsl.w	r2, r0, r2
 8001e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000e100 	.word	0xe000e100

08001e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	6039      	str	r1, [r7, #0]
 8001ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	db0a      	blt.n	8001ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	490c      	ldr	r1, [pc, #48]	; (8001ee8 <__NVIC_SetPriority+0x4c>)
 8001eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eba:	0112      	lsls	r2, r2, #4
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ec4:	e00a      	b.n	8001edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	4908      	ldr	r1, [pc, #32]	; (8001eec <__NVIC_SetPriority+0x50>)
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	3b04      	subs	r3, #4
 8001ed4:	0112      	lsls	r2, r2, #4
 8001ed6:	b2d2      	uxtb	r2, r2
 8001ed8:	440b      	add	r3, r1
 8001eda:	761a      	strb	r2, [r3, #24]
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	e000e100 	.word	0xe000e100
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b089      	sub	sp, #36	; 0x24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f003 0307 	and.w	r3, r3, #7
 8001f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f1c3 0307 	rsb	r3, r3, #7
 8001f0a:	2b04      	cmp	r3, #4
 8001f0c:	bf28      	it	cs
 8001f0e:	2304      	movcs	r3, #4
 8001f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	3304      	adds	r3, #4
 8001f16:	2b06      	cmp	r3, #6
 8001f18:	d902      	bls.n	8001f20 <NVIC_EncodePriority+0x30>
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	3b03      	subs	r3, #3
 8001f1e:	e000      	b.n	8001f22 <NVIC_EncodePriority+0x32>
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	43da      	mvns	r2, r3
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	401a      	ands	r2, r3
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f42:	43d9      	mvns	r1, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f48:	4313      	orrs	r3, r2
         );
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3724      	adds	r7, #36	; 0x24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f68:	d301      	bcc.n	8001f6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e00f      	b.n	8001f8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f6e:	4a0a      	ldr	r2, [pc, #40]	; (8001f98 <SysTick_Config+0x40>)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3b01      	subs	r3, #1
 8001f74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f76:	210f      	movs	r1, #15
 8001f78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f7c:	f7ff ff8e 	bl	8001e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f80:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <SysTick_Config+0x40>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f86:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <SysTick_Config+0x40>)
 8001f88:	2207      	movs	r2, #7
 8001f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	e000e010 	.word	0xe000e010

08001f9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7ff ff29 	bl	8001dfc <__NVIC_SetPriorityGrouping>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b086      	sub	sp, #24
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	4603      	mov	r3, r0
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
 8001fbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fc4:	f7ff ff3e 	bl	8001e44 <__NVIC_GetPriorityGrouping>
 8001fc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	6978      	ldr	r0, [r7, #20]
 8001fd0:	f7ff ff8e 	bl	8001ef0 <NVIC_EncodePriority>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fda:	4611      	mov	r1, r2
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff ff5d 	bl	8001e9c <__NVIC_SetPriority>
}
 8001fe2:	bf00      	nop
 8001fe4:	3718      	adds	r7, #24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b082      	sub	sp, #8
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff ff31 	bl	8001e60 <__NVIC_EnableIRQ>
}
 8001ffe:	bf00      	nop
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff ffa2 	bl	8001f58 <SysTick_Config>
 8002014:	4603      	mov	r3, r0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800202c:	f7ff feb8 	bl	8001da0 <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e099      	b.n	8002170 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2202      	movs	r2, #2
 8002048:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f022 0201 	bic.w	r2, r2, #1
 800205a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800205c:	e00f      	b.n	800207e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800205e:	f7ff fe9f 	bl	8001da0 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b05      	cmp	r3, #5
 800206a:	d908      	bls.n	800207e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2220      	movs	r2, #32
 8002070:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2203      	movs	r2, #3
 8002076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e078      	b.n	8002170 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1e8      	bne.n	800205e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	4b38      	ldr	r3, [pc, #224]	; (8002178 <HAL_DMA_Init+0x158>)
 8002098:	4013      	ands	r3, r2
 800209a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685a      	ldr	r2, [r3, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a1b      	ldr	r3, [r3, #32]
 80020c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020ca:	697a      	ldr	r2, [r7, #20]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d4:	2b04      	cmp	r3, #4
 80020d6:	d107      	bne.n	80020e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e0:	4313      	orrs	r3, r2
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	f023 0307 	bic.w	r3, r3, #7
 80020fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002104:	697a      	ldr	r2, [r7, #20]
 8002106:	4313      	orrs	r3, r2
 8002108:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210e:	2b04      	cmp	r3, #4
 8002110:	d117      	bne.n	8002142 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	4313      	orrs	r3, r2
 800211a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002120:	2b00      	cmp	r3, #0
 8002122:	d00e      	beq.n	8002142 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f000 facd 	bl	80026c4 <DMA_CheckFifoParam>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d008      	beq.n	8002142 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2240      	movs	r2, #64	; 0x40
 8002134:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2201      	movs	r2, #1
 800213a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800213e:	2301      	movs	r3, #1
 8002140:	e016      	b.n	8002170 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	697a      	ldr	r2, [r7, #20]
 8002148:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 fa84 	bl	8002658 <DMA_CalcBaseAndBitshift>
 8002150:	4603      	mov	r3, r0
 8002152:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002158:	223f      	movs	r2, #63	; 0x3f
 800215a:	409a      	lsls	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2201      	movs	r2, #1
 800216a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	f010803f 	.word	0xf010803f

0800217c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e050      	b.n	8002230 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d101      	bne.n	800219e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800219a:	2302      	movs	r3, #2
 800219c:	e048      	b.n	8002230 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 0201 	bic.w	r2, r2, #1
 80021ac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2200      	movs	r2, #0
 80021bc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2200      	movs	r2, #0
 80021c4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2200      	movs	r2, #0
 80021cc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2200      	movs	r2, #0
 80021d4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2221      	movs	r2, #33	; 0x21
 80021dc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f000 fa3a 	bl	8002658 <DMA_CalcBaseAndBitshift>
 80021e4:	4603      	mov	r3, r0
 80021e6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002210:	223f      	movs	r2, #63	; 0x3f
 8002212:	409a      	lsls	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
 8002244:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800224e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002256:	2b01      	cmp	r3, #1
 8002258:	d101      	bne.n	800225e <HAL_DMA_Start_IT+0x26>
 800225a:	2302      	movs	r3, #2
 800225c:	e040      	b.n	80022e0 <HAL_DMA_Start_IT+0xa8>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2201      	movs	r2, #1
 8002262:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800226c:	b2db      	uxtb	r3, r3
 800226e:	2b01      	cmp	r3, #1
 8002270:	d12f      	bne.n	80022d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2202      	movs	r2, #2
 8002276:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2200      	movs	r2, #0
 800227e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	68b9      	ldr	r1, [r7, #8]
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	f000 f9b8 	bl	80025fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002290:	223f      	movs	r2, #63	; 0x3f
 8002292:	409a      	lsls	r2, r3
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f042 0216 	orr.w	r2, r2, #22
 80022a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d007      	beq.n	80022c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f042 0208 	orr.w	r2, r2, #8
 80022be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f042 0201 	orr.w	r2, r2, #1
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	e005      	b.n	80022de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80022da:	2302      	movs	r3, #2
 80022dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80022de:	7dfb      	ldrb	r3, [r7, #23]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3718      	adds	r7, #24
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80022f0:	2300      	movs	r3, #0
 80022f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80022f4:	4b92      	ldr	r3, [pc, #584]	; (8002540 <HAL_DMA_IRQHandler+0x258>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a92      	ldr	r2, [pc, #584]	; (8002544 <HAL_DMA_IRQHandler+0x25c>)
 80022fa:	fba2 2303 	umull	r2, r3, r2, r3
 80022fe:	0a9b      	lsrs	r3, r3, #10
 8002300:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002306:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002312:	2208      	movs	r2, #8
 8002314:	409a      	lsls	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	4013      	ands	r3, r2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d01a      	beq.n	8002354 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	2b00      	cmp	r3, #0
 800232a:	d013      	beq.n	8002354 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f022 0204 	bic.w	r2, r2, #4
 800233a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002340:	2208      	movs	r2, #8
 8002342:	409a      	lsls	r2, r3
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800234c:	f043 0201 	orr.w	r2, r3, #1
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002358:	2201      	movs	r2, #1
 800235a:	409a      	lsls	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4013      	ands	r3, r2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d012      	beq.n	800238a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00b      	beq.n	800238a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002376:	2201      	movs	r2, #1
 8002378:	409a      	lsls	r2, r3
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002382:	f043 0202 	orr.w	r2, r3, #2
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800238e:	2204      	movs	r2, #4
 8002390:	409a      	lsls	r2, r3
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	4013      	ands	r3, r2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d012      	beq.n	80023c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d00b      	beq.n	80023c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ac:	2204      	movs	r2, #4
 80023ae:	409a      	lsls	r2, r3
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b8:	f043 0204 	orr.w	r2, r3, #4
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c4:	2210      	movs	r2, #16
 80023c6:	409a      	lsls	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	4013      	ands	r3, r2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d043      	beq.n	8002458 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d03c      	beq.n	8002458 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e2:	2210      	movs	r2, #16
 80023e4:	409a      	lsls	r2, r3
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d018      	beq.n	800242a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d108      	bne.n	8002418 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	2b00      	cmp	r3, #0
 800240c:	d024      	beq.n	8002458 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	4798      	blx	r3
 8002416:	e01f      	b.n	8002458 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800241c:	2b00      	cmp	r3, #0
 800241e:	d01b      	beq.n	8002458 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	4798      	blx	r3
 8002428:	e016      	b.n	8002458 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002434:	2b00      	cmp	r3, #0
 8002436:	d107      	bne.n	8002448 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 0208 	bic.w	r2, r2, #8
 8002446:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800245c:	2220      	movs	r2, #32
 800245e:	409a      	lsls	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4013      	ands	r3, r2
 8002464:	2b00      	cmp	r3, #0
 8002466:	f000 808e 	beq.w	8002586 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0310 	and.w	r3, r3, #16
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 8086 	beq.w	8002586 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800247e:	2220      	movs	r2, #32
 8002480:	409a      	lsls	r2, r3
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800248c:	b2db      	uxtb	r3, r3
 800248e:	2b05      	cmp	r3, #5
 8002490:	d136      	bne.n	8002500 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f022 0216 	bic.w	r2, r2, #22
 80024a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	695a      	ldr	r2, [r3, #20]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d103      	bne.n	80024c2 <HAL_DMA_IRQHandler+0x1da>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d007      	beq.n	80024d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 0208 	bic.w	r2, r2, #8
 80024d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024d6:	223f      	movs	r2, #63	; 0x3f
 80024d8:	409a      	lsls	r2, r3
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d07d      	beq.n	80025f2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	4798      	blx	r3
        }
        return;
 80024fe:	e078      	b.n	80025f2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d01c      	beq.n	8002548 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d108      	bne.n	800252e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002520:	2b00      	cmp	r3, #0
 8002522:	d030      	beq.n	8002586 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	4798      	blx	r3
 800252c:	e02b      	b.n	8002586 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002532:	2b00      	cmp	r3, #0
 8002534:	d027      	beq.n	8002586 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	4798      	blx	r3
 800253e:	e022      	b.n	8002586 <HAL_DMA_IRQHandler+0x29e>
 8002540:	20000000 	.word	0x20000000
 8002544:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10f      	bne.n	8002576 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f022 0210 	bic.w	r2, r2, #16
 8002564:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2201      	movs	r2, #1
 8002572:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800258a:	2b00      	cmp	r3, #0
 800258c:	d032      	beq.n	80025f4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	2b00      	cmp	r3, #0
 8002598:	d022      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2205      	movs	r2, #5
 800259e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 0201 	bic.w	r2, r2, #1
 80025b0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	3301      	adds	r3, #1
 80025b6:	60bb      	str	r3, [r7, #8]
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d307      	bcc.n	80025ce <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1f2      	bne.n	80025b2 <HAL_DMA_IRQHandler+0x2ca>
 80025cc:	e000      	b.n	80025d0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80025ce:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	4798      	blx	r3
 80025f0:	e000      	b.n	80025f4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80025f2:	bf00      	nop
    }
  }
}
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop

080025fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
 8002608:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002618:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	2b40      	cmp	r3, #64	; 0x40
 8002628:	d108      	bne.n	800263c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800263a:	e007      	b.n	800264c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68ba      	ldr	r2, [r7, #8]
 8002642:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	60da      	str	r2, [r3, #12]
}
 800264c:	bf00      	nop
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	b2db      	uxtb	r3, r3
 8002666:	3b10      	subs	r3, #16
 8002668:	4a14      	ldr	r2, [pc, #80]	; (80026bc <DMA_CalcBaseAndBitshift+0x64>)
 800266a:	fba2 2303 	umull	r2, r3, r2, r3
 800266e:	091b      	lsrs	r3, r3, #4
 8002670:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002672:	4a13      	ldr	r2, [pc, #76]	; (80026c0 <DMA_CalcBaseAndBitshift+0x68>)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4413      	add	r3, r2
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	461a      	mov	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2b03      	cmp	r3, #3
 8002684:	d909      	bls.n	800269a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800268e:	f023 0303 	bic.w	r3, r3, #3
 8002692:	1d1a      	adds	r2, r3, #4
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	659a      	str	r2, [r3, #88]	; 0x58
 8002698:	e007      	b.n	80026aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80026a2:	f023 0303 	bic.w	r3, r3, #3
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3714      	adds	r7, #20
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	aaaaaaab 	.word	0xaaaaaaab
 80026c0:	0800a00c 	.word	0x0800a00c

080026c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026cc:	2300      	movs	r3, #0
 80026ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d11f      	bne.n	800271e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	2b03      	cmp	r3, #3
 80026e2:	d855      	bhi.n	8002790 <DMA_CheckFifoParam+0xcc>
 80026e4:	a201      	add	r2, pc, #4	; (adr r2, 80026ec <DMA_CheckFifoParam+0x28>)
 80026e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ea:	bf00      	nop
 80026ec:	080026fd 	.word	0x080026fd
 80026f0:	0800270f 	.word	0x0800270f
 80026f4:	080026fd 	.word	0x080026fd
 80026f8:	08002791 	.word	0x08002791
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002700:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d045      	beq.n	8002794 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800270c:	e042      	b.n	8002794 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002712:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002716:	d13f      	bne.n	8002798 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800271c:	e03c      	b.n	8002798 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002726:	d121      	bne.n	800276c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2b03      	cmp	r3, #3
 800272c:	d836      	bhi.n	800279c <DMA_CheckFifoParam+0xd8>
 800272e:	a201      	add	r2, pc, #4	; (adr r2, 8002734 <DMA_CheckFifoParam+0x70>)
 8002730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002734:	08002745 	.word	0x08002745
 8002738:	0800274b 	.word	0x0800274b
 800273c:	08002745 	.word	0x08002745
 8002740:	0800275d 	.word	0x0800275d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	73fb      	strb	r3, [r7, #15]
      break;
 8002748:	e02f      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800274e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d024      	beq.n	80027a0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800275a:	e021      	b.n	80027a0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002760:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002764:	d11e      	bne.n	80027a4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800276a:	e01b      	b.n	80027a4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d902      	bls.n	8002778 <DMA_CheckFifoParam+0xb4>
 8002772:	2b03      	cmp	r3, #3
 8002774:	d003      	beq.n	800277e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002776:	e018      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
      break;
 800277c:	e015      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002782:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00e      	beq.n	80027a8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	73fb      	strb	r3, [r7, #15]
      break;
 800278e:	e00b      	b.n	80027a8 <DMA_CheckFifoParam+0xe4>
      break;
 8002790:	bf00      	nop
 8002792:	e00a      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
      break;
 8002794:	bf00      	nop
 8002796:	e008      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
      break;
 8002798:	bf00      	nop
 800279a:	e006      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
      break;
 800279c:	bf00      	nop
 800279e:	e004      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
      break;
 80027a0:	bf00      	nop
 80027a2:	e002      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
      break;   
 80027a4:	bf00      	nop
 80027a6:	e000      	b.n	80027aa <DMA_CheckFifoParam+0xe6>
      break;
 80027a8:	bf00      	nop
    }
  } 
  
  return status; 
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3714      	adds	r7, #20
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b089      	sub	sp, #36	; 0x24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
 80027d2:	e16b      	b.n	8002aac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027d4:	2201      	movs	r2, #1
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4013      	ands	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	f040 815a 	bne.w	8002aa6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d00b      	beq.n	8002812 <HAL_GPIO_Init+0x5a>
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d007      	beq.n	8002812 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002806:	2b11      	cmp	r3, #17
 8002808:	d003      	beq.n	8002812 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b12      	cmp	r3, #18
 8002810:	d130      	bne.n	8002874 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	2203      	movs	r2, #3
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	43db      	mvns	r3, r3
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	4013      	ands	r3, r2
 8002828:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	68da      	ldr	r2, [r3, #12]
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	4313      	orrs	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002848:	2201      	movs	r2, #1
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	43db      	mvns	r3, r3
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	4013      	ands	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	091b      	lsrs	r3, r3, #4
 800285e:	f003 0201 	and.w	r2, r3, #1
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	4313      	orrs	r3, r2
 800286c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	2203      	movs	r2, #3
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	43db      	mvns	r3, r3
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	4013      	ands	r3, r2
 800288a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	4313      	orrs	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d003      	beq.n	80028b4 <HAL_GPIO_Init+0xfc>
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2b12      	cmp	r3, #18
 80028b2:	d123      	bne.n	80028fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	08da      	lsrs	r2, r3, #3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3208      	adds	r2, #8
 80028bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	220f      	movs	r2, #15
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	43db      	mvns	r3, r3
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	4013      	ands	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	08da      	lsrs	r2, r3, #3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3208      	adds	r2, #8
 80028f6:	69b9      	ldr	r1, [r7, #24]
 80028f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	2203      	movs	r2, #3
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	4013      	ands	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 0203 	and.w	r2, r3, #3
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4313      	orrs	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002938:	2b00      	cmp	r3, #0
 800293a:	f000 80b4 	beq.w	8002aa6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	4b5f      	ldr	r3, [pc, #380]	; (8002ac0 <HAL_GPIO_Init+0x308>)
 8002944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002946:	4a5e      	ldr	r2, [pc, #376]	; (8002ac0 <HAL_GPIO_Init+0x308>)
 8002948:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800294c:	6453      	str	r3, [r2, #68]	; 0x44
 800294e:	4b5c      	ldr	r3, [pc, #368]	; (8002ac0 <HAL_GPIO_Init+0x308>)
 8002950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002952:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800295a:	4a5a      	ldr	r2, [pc, #360]	; (8002ac4 <HAL_GPIO_Init+0x30c>)
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	089b      	lsrs	r3, r3, #2
 8002960:	3302      	adds	r3, #2
 8002962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002966:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	220f      	movs	r2, #15
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4013      	ands	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a51      	ldr	r2, [pc, #324]	; (8002ac8 <HAL_GPIO_Init+0x310>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d02b      	beq.n	80029de <HAL_GPIO_Init+0x226>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a50      	ldr	r2, [pc, #320]	; (8002acc <HAL_GPIO_Init+0x314>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d025      	beq.n	80029da <HAL_GPIO_Init+0x222>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a4f      	ldr	r2, [pc, #316]	; (8002ad0 <HAL_GPIO_Init+0x318>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d01f      	beq.n	80029d6 <HAL_GPIO_Init+0x21e>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a4e      	ldr	r2, [pc, #312]	; (8002ad4 <HAL_GPIO_Init+0x31c>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d019      	beq.n	80029d2 <HAL_GPIO_Init+0x21a>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a4d      	ldr	r2, [pc, #308]	; (8002ad8 <HAL_GPIO_Init+0x320>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d013      	beq.n	80029ce <HAL_GPIO_Init+0x216>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a4c      	ldr	r2, [pc, #304]	; (8002adc <HAL_GPIO_Init+0x324>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d00d      	beq.n	80029ca <HAL_GPIO_Init+0x212>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a4b      	ldr	r2, [pc, #300]	; (8002ae0 <HAL_GPIO_Init+0x328>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d007      	beq.n	80029c6 <HAL_GPIO_Init+0x20e>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a4a      	ldr	r2, [pc, #296]	; (8002ae4 <HAL_GPIO_Init+0x32c>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d101      	bne.n	80029c2 <HAL_GPIO_Init+0x20a>
 80029be:	2307      	movs	r3, #7
 80029c0:	e00e      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029c2:	2308      	movs	r3, #8
 80029c4:	e00c      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029c6:	2306      	movs	r3, #6
 80029c8:	e00a      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029ca:	2305      	movs	r3, #5
 80029cc:	e008      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029ce:	2304      	movs	r3, #4
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029d2:	2303      	movs	r3, #3
 80029d4:	e004      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e002      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029de:	2300      	movs	r3, #0
 80029e0:	69fa      	ldr	r2, [r7, #28]
 80029e2:	f002 0203 	and.w	r2, r2, #3
 80029e6:	0092      	lsls	r2, r2, #2
 80029e8:	4093      	lsls	r3, r2
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029f0:	4934      	ldr	r1, [pc, #208]	; (8002ac4 <HAL_GPIO_Init+0x30c>)
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	089b      	lsrs	r3, r3, #2
 80029f6:	3302      	adds	r3, #2
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029fe:	4b3a      	ldr	r3, [pc, #232]	; (8002ae8 <HAL_GPIO_Init+0x330>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a22:	4a31      	ldr	r2, [pc, #196]	; (8002ae8 <HAL_GPIO_Init+0x330>)
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a28:	4b2f      	ldr	r3, [pc, #188]	; (8002ae8 <HAL_GPIO_Init+0x330>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a4c:	4a26      	ldr	r2, [pc, #152]	; (8002ae8 <HAL_GPIO_Init+0x330>)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a52:	4b25      	ldr	r3, [pc, #148]	; (8002ae8 <HAL_GPIO_Init+0x330>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a76:	4a1c      	ldr	r2, [pc, #112]	; (8002ae8 <HAL_GPIO_Init+0x330>)
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a7c:	4b1a      	ldr	r3, [pc, #104]	; (8002ae8 <HAL_GPIO_Init+0x330>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	43db      	mvns	r3, r3
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002aa0:	4a11      	ldr	r2, [pc, #68]	; (8002ae8 <HAL_GPIO_Init+0x330>)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	61fb      	str	r3, [r7, #28]
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2b0f      	cmp	r3, #15
 8002ab0:	f67f ae90 	bls.w	80027d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ab4:	bf00      	nop
 8002ab6:	3724      	adds	r7, #36	; 0x24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	40013800 	.word	0x40013800
 8002ac8:	40020000 	.word	0x40020000
 8002acc:	40020400 	.word	0x40020400
 8002ad0:	40020800 	.word	0x40020800
 8002ad4:	40020c00 	.word	0x40020c00
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	40021400 	.word	0x40021400
 8002ae0:	40021800 	.word	0x40021800
 8002ae4:	40021c00 	.word	0x40021c00
 8002ae8:	40013c00 	.word	0x40013c00

08002aec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b087      	sub	sp, #28
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002afe:	2300      	movs	r3, #0
 8002b00:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b02:	2300      	movs	r3, #0
 8002b04:	617b      	str	r3, [r7, #20]
 8002b06:	e0cd      	b.n	8002ca4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b08:	2201      	movs	r2, #1
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	4013      	ands	r3, r2
 8002b18:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002b1a:	68fa      	ldr	r2, [r7, #12]
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	f040 80bd 	bne.w	8002c9e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002b24:	4a64      	ldr	r2, [pc, #400]	; (8002cb8 <HAL_GPIO_DeInit+0x1cc>)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	089b      	lsrs	r3, r3, #2
 8002b2a:	3302      	adds	r3, #2
 8002b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b30:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	f003 0303 	and.w	r3, r3, #3
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	220f      	movs	r2, #15
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	4013      	ands	r3, r2
 8002b44:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a5c      	ldr	r2, [pc, #368]	; (8002cbc <HAL_GPIO_DeInit+0x1d0>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d02b      	beq.n	8002ba6 <HAL_GPIO_DeInit+0xba>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a5b      	ldr	r2, [pc, #364]	; (8002cc0 <HAL_GPIO_DeInit+0x1d4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d025      	beq.n	8002ba2 <HAL_GPIO_DeInit+0xb6>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a5a      	ldr	r2, [pc, #360]	; (8002cc4 <HAL_GPIO_DeInit+0x1d8>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d01f      	beq.n	8002b9e <HAL_GPIO_DeInit+0xb2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a59      	ldr	r2, [pc, #356]	; (8002cc8 <HAL_GPIO_DeInit+0x1dc>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d019      	beq.n	8002b9a <HAL_GPIO_DeInit+0xae>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a58      	ldr	r2, [pc, #352]	; (8002ccc <HAL_GPIO_DeInit+0x1e0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d013      	beq.n	8002b96 <HAL_GPIO_DeInit+0xaa>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a57      	ldr	r2, [pc, #348]	; (8002cd0 <HAL_GPIO_DeInit+0x1e4>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d00d      	beq.n	8002b92 <HAL_GPIO_DeInit+0xa6>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a56      	ldr	r2, [pc, #344]	; (8002cd4 <HAL_GPIO_DeInit+0x1e8>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d007      	beq.n	8002b8e <HAL_GPIO_DeInit+0xa2>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a55      	ldr	r2, [pc, #340]	; (8002cd8 <HAL_GPIO_DeInit+0x1ec>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d101      	bne.n	8002b8a <HAL_GPIO_DeInit+0x9e>
 8002b86:	2307      	movs	r3, #7
 8002b88:	e00e      	b.n	8002ba8 <HAL_GPIO_DeInit+0xbc>
 8002b8a:	2308      	movs	r3, #8
 8002b8c:	e00c      	b.n	8002ba8 <HAL_GPIO_DeInit+0xbc>
 8002b8e:	2306      	movs	r3, #6
 8002b90:	e00a      	b.n	8002ba8 <HAL_GPIO_DeInit+0xbc>
 8002b92:	2305      	movs	r3, #5
 8002b94:	e008      	b.n	8002ba8 <HAL_GPIO_DeInit+0xbc>
 8002b96:	2304      	movs	r3, #4
 8002b98:	e006      	b.n	8002ba8 <HAL_GPIO_DeInit+0xbc>
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e004      	b.n	8002ba8 <HAL_GPIO_DeInit+0xbc>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	e002      	b.n	8002ba8 <HAL_GPIO_DeInit+0xbc>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e000      	b.n	8002ba8 <HAL_GPIO_DeInit+0xbc>
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	f002 0203 	and.w	r2, r2, #3
 8002bae:	0092      	lsls	r2, r2, #2
 8002bb0:	4093      	lsls	r3, r2
 8002bb2:	68ba      	ldr	r2, [r7, #8]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d132      	bne.n	8002c1e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002bb8:	4b48      	ldr	r3, [pc, #288]	; (8002cdc <HAL_GPIO_DeInit+0x1f0>)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	4946      	ldr	r1, [pc, #280]	; (8002cdc <HAL_GPIO_DeInit+0x1f0>)
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002bc6:	4b45      	ldr	r3, [pc, #276]	; (8002cdc <HAL_GPIO_DeInit+0x1f0>)
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	4943      	ldr	r1, [pc, #268]	; (8002cdc <HAL_GPIO_DeInit+0x1f0>)
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002bd4:	4b41      	ldr	r3, [pc, #260]	; (8002cdc <HAL_GPIO_DeInit+0x1f0>)
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	43db      	mvns	r3, r3
 8002bdc:	493f      	ldr	r1, [pc, #252]	; (8002cdc <HAL_GPIO_DeInit+0x1f0>)
 8002bde:	4013      	ands	r3, r2
 8002be0:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002be2:	4b3e      	ldr	r3, [pc, #248]	; (8002cdc <HAL_GPIO_DeInit+0x1f0>)
 8002be4:	68da      	ldr	r2, [r3, #12]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	43db      	mvns	r3, r3
 8002bea:	493c      	ldr	r1, [pc, #240]	; (8002cdc <HAL_GPIO_DeInit+0x1f0>)
 8002bec:	4013      	ands	r3, r2
 8002bee:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	220f      	movs	r2, #15
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002c00:	4a2d      	ldr	r2, [pc, #180]	; (8002cb8 <HAL_GPIO_DeInit+0x1cc>)
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	089b      	lsrs	r3, r3, #2
 8002c06:	3302      	adds	r3, #2
 8002c08:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	43da      	mvns	r2, r3
 8002c10:	4829      	ldr	r0, [pc, #164]	; (8002cb8 <HAL_GPIO_DeInit+0x1cc>)
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	089b      	lsrs	r3, r3, #2
 8002c16:	400a      	ands	r2, r1
 8002c18:	3302      	adds	r3, #2
 8002c1a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	2103      	movs	r1, #3
 8002c28:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2c:	43db      	mvns	r3, r3
 8002c2e:	401a      	ands	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	08da      	lsrs	r2, r3, #3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	3208      	adds	r2, #8
 8002c3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f003 0307 	and.w	r3, r3, #7
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	220f      	movs	r2, #15
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43db      	mvns	r3, r3
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	08d2      	lsrs	r2, r2, #3
 8002c54:	4019      	ands	r1, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3208      	adds	r2, #8
 8002c5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	2103      	movs	r1, #3
 8002c68:	fa01 f303 	lsl.w	r3, r1, r3
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	401a      	ands	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	2101      	movs	r1, #1
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	401a      	ands	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	2103      	movs	r1, #3
 8002c92:	fa01 f303 	lsl.w	r3, r1, r3
 8002c96:	43db      	mvns	r3, r3
 8002c98:	401a      	ands	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	617b      	str	r3, [r7, #20]
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	2b0f      	cmp	r3, #15
 8002ca8:	f67f af2e 	bls.w	8002b08 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002cac:	bf00      	nop
 8002cae:	371c      	adds	r7, #28
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	40013800 	.word	0x40013800
 8002cbc:	40020000 	.word	0x40020000
 8002cc0:	40020400 	.word	0x40020400
 8002cc4:	40020800 	.word	0x40020800
 8002cc8:	40020c00 	.word	0x40020c00
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40021400 	.word	0x40021400
 8002cd4:	40021800 	.word	0x40021800
 8002cd8:	40021c00 	.word	0x40021c00
 8002cdc:	40013c00 	.word	0x40013c00

08002ce0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	460b      	mov	r3, r1
 8002cea:	807b      	strh	r3, [r7, #2]
 8002cec:	4613      	mov	r3, r2
 8002cee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cf0:	787b      	ldrb	r3, [r7, #1]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cf6:	887a      	ldrh	r2, [r7, #2]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002cfc:	e003      	b.n	8002d06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002cfe:	887b      	ldrh	r3, [r7, #2]
 8002d00:	041a      	lsls	r2, r3, #16
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	619a      	str	r2, [r3, #24]
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	695a      	ldr	r2, [r3, #20]
 8002d22:	887b      	ldrh	r3, [r7, #2]
 8002d24:	401a      	ands	r2, r3
 8002d26:	887b      	ldrh	r3, [r7, #2]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d104      	bne.n	8002d36 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002d2c:	887b      	ldrh	r3, [r7, #2]
 8002d2e:	041a      	lsls	r2, r3, #16
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002d34:	e002      	b.n	8002d3c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002d36:	887a      	ldrh	r2, [r7, #2]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	619a      	str	r2, [r3, #24]
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d4a:	b08f      	sub	sp, #60	; 0x3c
 8002d4c:	af0a      	add	r7, sp, #40	; 0x28
 8002d4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e054      	b.n	8002e04 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d106      	bne.n	8002d7a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f006 fd59 	bl	800982c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d102      	bne.n	8002d94 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f004 f845 	bl	8006e28 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	603b      	str	r3, [r7, #0]
 8002da4:	687e      	ldr	r6, [r7, #4]
 8002da6:	466d      	mov	r5, sp
 8002da8:	f106 0410 	add.w	r4, r6, #16
 8002dac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002db0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002db2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002db4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002db8:	e885 0003 	stmia.w	r5, {r0, r1}
 8002dbc:	1d33      	adds	r3, r6, #4
 8002dbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002dc0:	6838      	ldr	r0, [r7, #0]
 8002dc2:	f003 ffbf 	bl	8006d44 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2101      	movs	r1, #1
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f004 f83c 	bl	8006e4a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	603b      	str	r3, [r7, #0]
 8002dd8:	687e      	ldr	r6, [r7, #4]
 8002dda:	466d      	mov	r5, sp
 8002ddc:	f106 0410 	add.w	r4, r6, #16
 8002de0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002de2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002de4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002de6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002de8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002dec:	e885 0003 	stmia.w	r5, {r0, r1}
 8002df0:	1d33      	adds	r3, r6, #4
 8002df2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002df4:	6838      	ldr	r0, [r7, #0]
 8002df6:	f004 f94f 	bl	8007098 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3714      	adds	r7, #20
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e0c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002e0c:	b590      	push	{r4, r7, lr}
 8002e0e:	b089      	sub	sp, #36	; 0x24
 8002e10:	af04      	add	r7, sp, #16
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	4608      	mov	r0, r1
 8002e16:	4611      	mov	r1, r2
 8002e18:	461a      	mov	r2, r3
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	70fb      	strb	r3, [r7, #3]
 8002e1e:	460b      	mov	r3, r1
 8002e20:	70bb      	strb	r3, [r7, #2]
 8002e22:	4613      	mov	r3, r2
 8002e24:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d101      	bne.n	8002e34 <HAL_HCD_HC_Init+0x28>
 8002e30:	2302      	movs	r3, #2
 8002e32:	e07f      	b.n	8002f34 <HAL_HCD_HC_Init+0x128>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002e3c:	78fa      	ldrb	r2, [r7, #3]
 8002e3e:	6879      	ldr	r1, [r7, #4]
 8002e40:	4613      	mov	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4413      	add	r3, r2
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	440b      	add	r3, r1
 8002e4a:	333d      	adds	r3, #61	; 0x3d
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	4613      	mov	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4413      	add	r3, r2
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	440b      	add	r3, r1
 8002e5e:	3338      	adds	r3, #56	; 0x38
 8002e60:	787a      	ldrb	r2, [r7, #1]
 8002e62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	4413      	add	r3, r2
 8002e6e:	00db      	lsls	r3, r3, #3
 8002e70:	440b      	add	r3, r1
 8002e72:	3340      	adds	r3, #64	; 0x40
 8002e74:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002e76:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002e78:	78fa      	ldrb	r2, [r7, #3]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	4413      	add	r3, r2
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	440b      	add	r3, r1
 8002e86:	3339      	adds	r3, #57	; 0x39
 8002e88:	78fa      	ldrb	r2, [r7, #3]
 8002e8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002e8c:	78fa      	ldrb	r2, [r7, #3]
 8002e8e:	6879      	ldr	r1, [r7, #4]
 8002e90:	4613      	mov	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4413      	add	r3, r2
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	440b      	add	r3, r1
 8002e9a:	333f      	adds	r3, #63	; 0x3f
 8002e9c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002ea0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	78bb      	ldrb	r3, [r7, #2]
 8002ea6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002eaa:	b2d8      	uxtb	r0, r3
 8002eac:	6879      	ldr	r1, [r7, #4]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4413      	add	r3, r2
 8002eb4:	00db      	lsls	r3, r3, #3
 8002eb6:	440b      	add	r3, r1
 8002eb8:	333a      	adds	r3, #58	; 0x3a
 8002eba:	4602      	mov	r2, r0
 8002ebc:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002ebe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	da0a      	bge.n	8002edc <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002ec6:	78fa      	ldrb	r2, [r7, #3]
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	4413      	add	r3, r2
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	440b      	add	r3, r1
 8002ed4:	333b      	adds	r3, #59	; 0x3b
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	701a      	strb	r2, [r3, #0]
 8002eda:	e009      	b.n	8002ef0 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002edc:	78fa      	ldrb	r2, [r7, #3]
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	00db      	lsls	r3, r3, #3
 8002ee8:	440b      	add	r3, r1
 8002eea:	333b      	adds	r3, #59	; 0x3b
 8002eec:	2200      	movs	r2, #0
 8002eee:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002ef0:	78fa      	ldrb	r2, [r7, #3]
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	4413      	add	r3, r2
 8002efa:	00db      	lsls	r3, r3, #3
 8002efc:	440b      	add	r3, r1
 8002efe:	333c      	adds	r3, #60	; 0x3c
 8002f00:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002f04:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6818      	ldr	r0, [r3, #0]
 8002f0a:	787c      	ldrb	r4, [r7, #1]
 8002f0c:	78ba      	ldrb	r2, [r7, #2]
 8002f0e:	78f9      	ldrb	r1, [r7, #3]
 8002f10:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002f12:	9302      	str	r3, [sp, #8]
 8002f14:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f18:	9301      	str	r3, [sp, #4]
 8002f1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	4623      	mov	r3, r4
 8002f22:	f004 fa3b 	bl	800739c <USB_HC_Init>
 8002f26:	4603      	mov	r3, r0
 8002f28:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3714      	adds	r7, #20
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd90      	pop	{r4, r7, pc}

08002f3c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d101      	bne.n	8002f5a <HAL_HCD_HC_Halt+0x1e>
 8002f56:	2302      	movs	r3, #2
 8002f58:	e00f      	b.n	8002f7a <HAL_HCD_HC_Halt+0x3e>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	78fa      	ldrb	r2, [r7, #3]
 8002f68:	4611      	mov	r1, r2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f004 fc75 	bl	800785a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
	...

08002f84 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	4608      	mov	r0, r1
 8002f8e:	4611      	mov	r1, r2
 8002f90:	461a      	mov	r2, r3
 8002f92:	4603      	mov	r3, r0
 8002f94:	70fb      	strb	r3, [r7, #3]
 8002f96:	460b      	mov	r3, r1
 8002f98:	70bb      	strb	r3, [r7, #2]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	00db      	lsls	r3, r3, #3
 8002faa:	440b      	add	r3, r1
 8002fac:	333b      	adds	r3, #59	; 0x3b
 8002fae:	78ba      	ldrb	r2, [r7, #2]
 8002fb0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002fb2:	78fa      	ldrb	r2, [r7, #3]
 8002fb4:	6879      	ldr	r1, [r7, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	440b      	add	r3, r1
 8002fc0:	333f      	adds	r3, #63	; 0x3f
 8002fc2:	787a      	ldrb	r2, [r7, #1]
 8002fc4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002fc6:	7c3b      	ldrb	r3, [r7, #16]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d10a      	bne.n	8002fe2 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002fcc:	78fa      	ldrb	r2, [r7, #3]
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	440b      	add	r3, r1
 8002fda:	3342      	adds	r3, #66	; 0x42
 8002fdc:	2203      	movs	r2, #3
 8002fde:	701a      	strb	r2, [r3, #0]
 8002fe0:	e009      	b.n	8002ff6 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fe2:	78fa      	ldrb	r2, [r7, #3]
 8002fe4:	6879      	ldr	r1, [r7, #4]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	4413      	add	r3, r2
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	440b      	add	r3, r1
 8002ff0:	3342      	adds	r3, #66	; 0x42
 8002ff2:	2202      	movs	r2, #2
 8002ff4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002ff6:	787b      	ldrb	r3, [r7, #1]
 8002ff8:	2b03      	cmp	r3, #3
 8002ffa:	f200 80d6 	bhi.w	80031aa <HAL_HCD_HC_SubmitRequest+0x226>
 8002ffe:	a201      	add	r2, pc, #4	; (adr r2, 8003004 <HAL_HCD_HC_SubmitRequest+0x80>)
 8003000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003004:	08003015 	.word	0x08003015
 8003008:	08003195 	.word	0x08003195
 800300c:	08003081 	.word	0x08003081
 8003010:	0800310b 	.word	0x0800310b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8003014:	7c3b      	ldrb	r3, [r7, #16]
 8003016:	2b01      	cmp	r3, #1
 8003018:	f040 80c9 	bne.w	80031ae <HAL_HCD_HC_SubmitRequest+0x22a>
 800301c:	78bb      	ldrb	r3, [r7, #2]
 800301e:	2b00      	cmp	r3, #0
 8003020:	f040 80c5 	bne.w	80031ae <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8003024:	8b3b      	ldrh	r3, [r7, #24]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d109      	bne.n	800303e <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800302a:	78fa      	ldrb	r2, [r7, #3]
 800302c:	6879      	ldr	r1, [r7, #4]
 800302e:	4613      	mov	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	440b      	add	r3, r1
 8003038:	3351      	adds	r3, #81	; 0x51
 800303a:	2201      	movs	r2, #1
 800303c:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800303e:	78fa      	ldrb	r2, [r7, #3]
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	440b      	add	r3, r1
 800304c:	3351      	adds	r3, #81	; 0x51
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10a      	bne.n	800306a <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003054:	78fa      	ldrb	r2, [r7, #3]
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	4413      	add	r3, r2
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	440b      	add	r3, r1
 8003062:	3342      	adds	r3, #66	; 0x42
 8003064:	2200      	movs	r2, #0
 8003066:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003068:	e0a1      	b.n	80031ae <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800306a:	78fa      	ldrb	r2, [r7, #3]
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	4613      	mov	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	440b      	add	r3, r1
 8003078:	3342      	adds	r3, #66	; 0x42
 800307a:	2202      	movs	r2, #2
 800307c:	701a      	strb	r2, [r3, #0]
      break;
 800307e:	e096      	b.n	80031ae <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003080:	78bb      	ldrb	r3, [r7, #2]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d120      	bne.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003086:	78fa      	ldrb	r2, [r7, #3]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	4613      	mov	r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	4413      	add	r3, r2
 8003090:	00db      	lsls	r3, r3, #3
 8003092:	440b      	add	r3, r1
 8003094:	3351      	adds	r3, #81	; 0x51
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d10a      	bne.n	80030b2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800309c:	78fa      	ldrb	r2, [r7, #3]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	4413      	add	r3, r2
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	440b      	add	r3, r1
 80030aa:	3342      	adds	r3, #66	; 0x42
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80030b0:	e07e      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030b2:	78fa      	ldrb	r2, [r7, #3]
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	440b      	add	r3, r1
 80030c0:	3342      	adds	r3, #66	; 0x42
 80030c2:	2202      	movs	r2, #2
 80030c4:	701a      	strb	r2, [r3, #0]
      break;
 80030c6:	e073      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80030c8:	78fa      	ldrb	r2, [r7, #3]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	440b      	add	r3, r1
 80030d6:	3350      	adds	r3, #80	; 0x50
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d10a      	bne.n	80030f4 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030de:	78fa      	ldrb	r2, [r7, #3]
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4413      	add	r3, r2
 80030e8:	00db      	lsls	r3, r3, #3
 80030ea:	440b      	add	r3, r1
 80030ec:	3342      	adds	r3, #66	; 0x42
 80030ee:	2200      	movs	r2, #0
 80030f0:	701a      	strb	r2, [r3, #0]
      break;
 80030f2:	e05d      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030f4:	78fa      	ldrb	r2, [r7, #3]
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	4613      	mov	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	4413      	add	r3, r2
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	440b      	add	r3, r1
 8003102:	3342      	adds	r3, #66	; 0x42
 8003104:	2202      	movs	r2, #2
 8003106:	701a      	strb	r2, [r3, #0]
      break;
 8003108:	e052      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800310a:	78bb      	ldrb	r3, [r7, #2]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d120      	bne.n	8003152 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003110:	78fa      	ldrb	r2, [r7, #3]
 8003112:	6879      	ldr	r1, [r7, #4]
 8003114:	4613      	mov	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	440b      	add	r3, r1
 800311e:	3351      	adds	r3, #81	; 0x51
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d10a      	bne.n	800313c <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003126:	78fa      	ldrb	r2, [r7, #3]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4413      	add	r3, r2
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	440b      	add	r3, r1
 8003134:	3342      	adds	r3, #66	; 0x42
 8003136:	2200      	movs	r2, #0
 8003138:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800313a:	e039      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800313c:	78fa      	ldrb	r2, [r7, #3]
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	4613      	mov	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	440b      	add	r3, r1
 800314a:	3342      	adds	r3, #66	; 0x42
 800314c:	2202      	movs	r2, #2
 800314e:	701a      	strb	r2, [r3, #0]
      break;
 8003150:	e02e      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003152:	78fa      	ldrb	r2, [r7, #3]
 8003154:	6879      	ldr	r1, [r7, #4]
 8003156:	4613      	mov	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	4413      	add	r3, r2
 800315c:	00db      	lsls	r3, r3, #3
 800315e:	440b      	add	r3, r1
 8003160:	3350      	adds	r3, #80	; 0x50
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10a      	bne.n	800317e <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003168:	78fa      	ldrb	r2, [r7, #3]
 800316a:	6879      	ldr	r1, [r7, #4]
 800316c:	4613      	mov	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	440b      	add	r3, r1
 8003176:	3342      	adds	r3, #66	; 0x42
 8003178:	2200      	movs	r2, #0
 800317a:	701a      	strb	r2, [r3, #0]
      break;
 800317c:	e018      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800317e:	78fa      	ldrb	r2, [r7, #3]
 8003180:	6879      	ldr	r1, [r7, #4]
 8003182:	4613      	mov	r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	4413      	add	r3, r2
 8003188:	00db      	lsls	r3, r3, #3
 800318a:	440b      	add	r3, r1
 800318c:	3342      	adds	r3, #66	; 0x42
 800318e:	2202      	movs	r2, #2
 8003190:	701a      	strb	r2, [r3, #0]
      break;
 8003192:	e00d      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003194:	78fa      	ldrb	r2, [r7, #3]
 8003196:	6879      	ldr	r1, [r7, #4]
 8003198:	4613      	mov	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	00db      	lsls	r3, r3, #3
 80031a0:	440b      	add	r3, r1
 80031a2:	3342      	adds	r3, #66	; 0x42
 80031a4:	2200      	movs	r2, #0
 80031a6:	701a      	strb	r2, [r3, #0]
      break;
 80031a8:	e002      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 80031aa:	bf00      	nop
 80031ac:	e000      	b.n	80031b0 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 80031ae:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80031b0:	78fa      	ldrb	r2, [r7, #3]
 80031b2:	6879      	ldr	r1, [r7, #4]
 80031b4:	4613      	mov	r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	440b      	add	r3, r1
 80031be:	3344      	adds	r3, #68	; 0x44
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80031c4:	78fa      	ldrb	r2, [r7, #3]
 80031c6:	8b39      	ldrh	r1, [r7, #24]
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	4613      	mov	r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	4413      	add	r3, r2
 80031d0:	00db      	lsls	r3, r3, #3
 80031d2:	4403      	add	r3, r0
 80031d4:	3348      	adds	r3, #72	; 0x48
 80031d6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80031d8:	78fa      	ldrb	r2, [r7, #3]
 80031da:	6879      	ldr	r1, [r7, #4]
 80031dc:	4613      	mov	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4413      	add	r3, r2
 80031e2:	00db      	lsls	r3, r3, #3
 80031e4:	440b      	add	r3, r1
 80031e6:	335c      	adds	r3, #92	; 0x5c
 80031e8:	2200      	movs	r2, #0
 80031ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80031ec:	78fa      	ldrb	r2, [r7, #3]
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	4613      	mov	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4413      	add	r3, r2
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	440b      	add	r3, r1
 80031fa:	334c      	adds	r3, #76	; 0x4c
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003200:	78fa      	ldrb	r2, [r7, #3]
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	4613      	mov	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	4413      	add	r3, r2
 800320a:	00db      	lsls	r3, r3, #3
 800320c:	440b      	add	r3, r1
 800320e:	3339      	adds	r3, #57	; 0x39
 8003210:	78fa      	ldrb	r2, [r7, #3]
 8003212:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003214:	78fa      	ldrb	r2, [r7, #3]
 8003216:	6879      	ldr	r1, [r7, #4]
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	440b      	add	r3, r1
 8003222:	335d      	adds	r3, #93	; 0x5d
 8003224:	2200      	movs	r2, #0
 8003226:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6818      	ldr	r0, [r3, #0]
 800322c:	78fa      	ldrb	r2, [r7, #3]
 800322e:	4613      	mov	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	4413      	add	r3, r2
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	3338      	adds	r3, #56	; 0x38
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	18d1      	adds	r1, r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	b2db      	uxtb	r3, r3
 8003242:	461a      	mov	r2, r3
 8003244:	f004 f9b4 	bl	80075b0 <USB_HC_StartXfer>
 8003248:	4603      	mov	r3, r0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop

08003254 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f003 fed1 	bl	8007012 <USB_GetMode>
 8003270:	4603      	mov	r3, r0
 8003272:	2b01      	cmp	r3, #1
 8003274:	f040 80f1 	bne.w	800345a <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4618      	mov	r0, r3
 800327e:	f003 feb5 	bl	8006fec <USB_ReadInterrupts>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 80e7 	beq.w	8003458 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f003 feac 	bl	8006fec <USB_ReadInterrupts>
 8003294:	4603      	mov	r3, r0
 8003296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800329a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800329e:	d104      	bne.n	80032aa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80032a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f003 fe9c 	bl	8006fec <USB_ReadInterrupts>
 80032b4:	4603      	mov	r3, r0
 80032b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032be:	d104      	bne.n	80032ca <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80032c8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f003 fe8c 	bl	8006fec <USB_ReadInterrupts>
 80032d4:	4603      	mov	r3, r0
 80032d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032de:	d104      	bne.n	80032ea <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80032e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f003 fe7c 	bl	8006fec <USB_ReadInterrupts>
 80032f4:	4603      	mov	r3, r0
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d103      	bne.n	8003306 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2202      	movs	r2, #2
 8003304:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4618      	mov	r0, r3
 800330c:	f003 fe6e 	bl	8006fec <USB_ReadInterrupts>
 8003310:	4603      	mov	r3, r0
 8003312:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003316:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800331a:	d117      	bne.n	800334c <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800332a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800332e:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f006 faf9 	bl	8009928 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2101      	movs	r1, #1
 800333c:	4618      	mov	r0, r3
 800333e:	f003 ff67 	bl	8007210 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800334a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4618      	mov	r0, r3
 8003352:	f003 fe4b 	bl	8006fec <USB_ReadInterrupts>
 8003356:	4603      	mov	r3, r0
 8003358:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800335c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003360:	d102      	bne.n	8003368 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f001 f8c8 	bl	80044f8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f003 fe3d 	bl	8006fec <USB_ReadInterrupts>
 8003372:	4603      	mov	r3, r0
 8003374:	f003 0308 	and.w	r3, r3, #8
 8003378:	2b08      	cmp	r3, #8
 800337a:	d106      	bne.n	800338a <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f006 fab7 	bl	80098f0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2208      	movs	r2, #8
 8003388:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4618      	mov	r0, r3
 8003390:	f003 fe2c 	bl	8006fec <USB_ReadInterrupts>
 8003394:	4603      	mov	r3, r0
 8003396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800339a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800339e:	d138      	bne.n	8003412 <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f004 fa47 	bl	8007838 <USB_HC_ReadInterrupt>
 80033aa:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
 80033b0:	e025      	b.n	80033fe <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f003 030f 	and.w	r3, r3, #15
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	fa22 f303 	lsr.w	r3, r2, r3
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d018      	beq.n	80033f8 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	015a      	lsls	r2, r3, #5
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	4413      	add	r3, r2
 80033ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033dc:	d106      	bne.n	80033ec <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	4619      	mov	r1, r3
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 f8cf 	bl	8003588 <HCD_HC_IN_IRQHandler>
 80033ea:	e005      	b.n	80033f8 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	4619      	mov	r1, r3
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f000 fc5f 	bl	8003cb6 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	3301      	adds	r3, #1
 80033fc:	617b      	str	r3, [r7, #20]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	429a      	cmp	r2, r3
 8003406:	d3d4      	bcc.n	80033b2 <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003410:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f003 fde8 	bl	8006fec <USB_ReadInterrupts>
 800341c:	4603      	mov	r3, r0
 800341e:	f003 0310 	and.w	r3, r3, #16
 8003422:	2b10      	cmp	r3, #16
 8003424:	d101      	bne.n	800342a <HAL_HCD_IRQHandler+0x1d6>
 8003426:	2301      	movs	r3, #1
 8003428:	e000      	b.n	800342c <HAL_HCD_IRQHandler+0x1d8>
 800342a:	2300      	movs	r3, #0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d014      	beq.n	800345a <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	699a      	ldr	r2, [r3, #24]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0210 	bic.w	r2, r2, #16
 800343e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 ffad 	bl	80043a0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	699a      	ldr	r2, [r3, #24]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f042 0210 	orr.w	r2, r2, #16
 8003454:	619a      	str	r2, [r3, #24]
 8003456:	e000      	b.n	800345a <HAL_HCD_IRQHandler+0x206>
      return;
 8003458:	bf00      	nop
    }
  }
}
 800345a:	3718      	adds	r7, #24
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800346e:	2b01      	cmp	r3, #1
 8003470:	d101      	bne.n	8003476 <HAL_HCD_Start+0x16>
 8003472:	2302      	movs	r3, #2
 8003474:	e013      	b.n	800349e <HAL_HCD_Start+0x3e>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f003 fcbf 	bl	8006e06 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2101      	movs	r1, #1
 800348e:	4618      	mov	r0, r3
 8003490:	f003 ff22 	bl	80072d8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b082      	sub	sp, #8
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <HAL_HCD_Stop+0x16>
 80034b8:	2302      	movs	r3, #2
 80034ba:	e00d      	b.n	80034d8 <HAL_HCD_Stop+0x32>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f004 fb01 	bl	8007ad0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f003 fec9 	bl	8007284 <USB_ResetPort>
 80034f2:	4603      	mov	r3, r0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3708      	adds	r7, #8
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	460b      	mov	r3, r1
 8003506:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003508:	78fa      	ldrb	r2, [r7, #3]
 800350a:	6879      	ldr	r1, [r7, #4]
 800350c:	4613      	mov	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	00db      	lsls	r3, r3, #3
 8003514:	440b      	add	r3, r1
 8003516:	335c      	adds	r3, #92	; 0x5c
 8003518:	781b      	ldrb	r3, [r3, #0]
}
 800351a:	4618      	mov	r0, r3
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr

08003526 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003526:	b480      	push	{r7}
 8003528:	b083      	sub	sp, #12
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
 800352e:	460b      	mov	r3, r1
 8003530:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003532:	78fa      	ldrb	r2, [r7, #3]
 8003534:	6879      	ldr	r1, [r7, #4]
 8003536:	4613      	mov	r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	4413      	add	r3, r2
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	440b      	add	r3, r1
 8003540:	334c      	adds	r3, #76	; 0x4c
 8003542:	681b      	ldr	r3, [r3, #0]
}
 8003544:	4618      	mov	r0, r3
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f003 ff0b 	bl	8007378 <USB_GetCurrentFrame>
 8003562:	4603      	mov	r3, r0
}
 8003564:	4618      	mov	r0, r3
 8003566:	3708      	adds	r7, #8
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4618      	mov	r0, r3
 800357a:	f003 fee6 	bl	800734a <USB_GetHostSpeed>
 800357e:	4603      	mov	r3, r0
}
 8003580:	4618      	mov	r0, r3
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	460b      	mov	r3, r1
 8003592:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800359e:	78fb      	ldrb	r3, [r7, #3]
 80035a0:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	015a      	lsls	r2, r3, #5
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	4413      	add	r3, r2
 80035aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f003 0304 	and.w	r3, r3, #4
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d119      	bne.n	80035ec <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	015a      	lsls	r2, r3, #5
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	4413      	add	r3, r2
 80035c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035c4:	461a      	mov	r2, r3
 80035c6:	2304      	movs	r3, #4
 80035c8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	015a      	lsls	r2, r3, #5
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	4413      	add	r3, r2
 80035d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	0151      	lsls	r1, r2, #5
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	440a      	add	r2, r1
 80035e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035e4:	f043 0302 	orr.w	r3, r3, #2
 80035e8:	60d3      	str	r3, [r2, #12]
 80035ea:	e095      	b.n	8003718 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	015a      	lsls	r2, r3, #5
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	4413      	add	r3, r2
 80035f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 0320 	and.w	r3, r3, #32
 80035fe:	2b20      	cmp	r3, #32
 8003600:	d109      	bne.n	8003616 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	015a      	lsls	r2, r3, #5
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	4413      	add	r3, r2
 800360a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800360e:	461a      	mov	r2, r3
 8003610:	2320      	movs	r3, #32
 8003612:	6093      	str	r3, [r2, #8]
 8003614:	e080      	b.n	8003718 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	015a      	lsls	r2, r3, #5
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	4413      	add	r3, r2
 800361e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f003 0308 	and.w	r3, r3, #8
 8003628:	2b08      	cmp	r3, #8
 800362a:	d134      	bne.n	8003696 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	015a      	lsls	r2, r3, #5
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	4413      	add	r3, r2
 8003634:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	0151      	lsls	r1, r2, #5
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	440a      	add	r2, r1
 8003642:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003646:	f043 0302 	orr.w	r3, r3, #2
 800364a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800364c:	6879      	ldr	r1, [r7, #4]
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	440b      	add	r3, r1
 800365a:	335d      	adds	r3, #93	; 0x5d
 800365c:	2205      	movs	r2, #5
 800365e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	015a      	lsls	r2, r3, #5
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	4413      	add	r3, r2
 8003668:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800366c:	461a      	mov	r2, r3
 800366e:	2310      	movs	r3, #16
 8003670:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	015a      	lsls	r2, r3, #5
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	4413      	add	r3, r2
 800367a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800367e:	461a      	mov	r2, r3
 8003680:	2308      	movs	r3, #8
 8003682:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	b2d2      	uxtb	r2, r2
 800368c:	4611      	mov	r1, r2
 800368e:	4618      	mov	r0, r3
 8003690:	f004 f8e3 	bl	800785a <USB_HC_Halt>
 8003694:	e040      	b.n	8003718 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	015a      	lsls	r2, r3, #5
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	4413      	add	r3, r2
 800369e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ac:	d134      	bne.n	8003718 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	015a      	lsls	r2, r3, #5
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	4413      	add	r3, r2
 80036b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	0151      	lsls	r1, r2, #5
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	440a      	add	r2, r1
 80036c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80036c8:	f043 0302 	orr.w	r3, r3, #2
 80036cc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	4611      	mov	r1, r2
 80036d8:	4618      	mov	r0, r3
 80036da:	f004 f8be 	bl	800785a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	015a      	lsls	r2, r3, #5
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	4413      	add	r3, r2
 80036e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ea:	461a      	mov	r2, r3
 80036ec:	2310      	movs	r3, #16
 80036ee:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80036f0:	6879      	ldr	r1, [r7, #4]
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	4613      	mov	r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	4413      	add	r3, r2
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	440b      	add	r3, r1
 80036fe:	335d      	adds	r3, #93	; 0x5d
 8003700:	2208      	movs	r2, #8
 8003702:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	015a      	lsls	r2, r3, #5
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4413      	add	r3, r2
 800370c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003710:	461a      	mov	r2, r3
 8003712:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003716:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	015a      	lsls	r2, r3, #5
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4413      	add	r3, r2
 8003720:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800372a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800372e:	d122      	bne.n	8003776 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	015a      	lsls	r2, r3, #5
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	4413      	add	r3, r2
 8003738:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	0151      	lsls	r1, r2, #5
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	440a      	add	r2, r1
 8003746:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800374a:	f043 0302 	orr.w	r3, r3, #2
 800374e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	4611      	mov	r1, r2
 800375a:	4618      	mov	r0, r3
 800375c:	f004 f87d 	bl	800785a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	015a      	lsls	r2, r3, #5
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	4413      	add	r3, r2
 8003768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800376c:	461a      	mov	r2, r3
 800376e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003772:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003774:	e29b      	b.n	8003cae <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	015a      	lsls	r2, r3, #5
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	4413      	add	r3, r2
 800377e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f003 0301 	and.w	r3, r3, #1
 8003788:	2b01      	cmp	r3, #1
 800378a:	f040 80c1 	bne.w	8003910 <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d01b      	beq.n	80037ce <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8003796:	6879      	ldr	r1, [r7, #4]
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	4613      	mov	r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	4413      	add	r3, r2
 80037a0:	00db      	lsls	r3, r3, #3
 80037a2:	440b      	add	r3, r1
 80037a4:	3348      	adds	r3, #72	; 0x48
 80037a6:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	0159      	lsls	r1, r3, #5
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	440b      	add	r3, r1
 80037b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80037ba:	1ad1      	subs	r1, r2, r3
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	4613      	mov	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	4413      	add	r3, r2
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	4403      	add	r3, r0
 80037ca:	334c      	adds	r3, #76	; 0x4c
 80037cc:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80037ce:	6879      	ldr	r1, [r7, #4]
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	4613      	mov	r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	4413      	add	r3, r2
 80037d8:	00db      	lsls	r3, r3, #3
 80037da:	440b      	add	r3, r1
 80037dc:	335d      	adds	r3, #93	; 0x5d
 80037de:	2201      	movs	r2, #1
 80037e0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80037e2:	6879      	ldr	r1, [r7, #4]
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	4613      	mov	r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	4413      	add	r3, r2
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	440b      	add	r3, r1
 80037f0:	3358      	adds	r3, #88	; 0x58
 80037f2:	2200      	movs	r2, #0
 80037f4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	015a      	lsls	r2, r3, #5
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	4413      	add	r3, r2
 80037fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003802:	461a      	mov	r2, r3
 8003804:	2301      	movs	r3, #1
 8003806:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003808:	6879      	ldr	r1, [r7, #4]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	4613      	mov	r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	4413      	add	r3, r2
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	440b      	add	r3, r1
 8003816:	333f      	adds	r3, #63	; 0x3f
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d00a      	beq.n	8003834 <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800381e:	6879      	ldr	r1, [r7, #4]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	4613      	mov	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4413      	add	r3, r2
 8003828:	00db      	lsls	r3, r3, #3
 800382a:	440b      	add	r3, r1
 800382c:	333f      	adds	r3, #63	; 0x3f
 800382e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003830:	2b02      	cmp	r3, #2
 8003832:	d121      	bne.n	8003878 <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	015a      	lsls	r2, r3, #5
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	4413      	add	r3, r2
 800383c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	0151      	lsls	r1, r2, #5
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	440a      	add	r2, r1
 800384a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800384e:	f043 0302 	orr.w	r3, r3, #2
 8003852:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68fa      	ldr	r2, [r7, #12]
 800385a:	b2d2      	uxtb	r2, r2
 800385c:	4611      	mov	r1, r2
 800385e:	4618      	mov	r0, r3
 8003860:	f003 fffb 	bl	800785a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	015a      	lsls	r2, r3, #5
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4413      	add	r3, r2
 800386c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003870:	461a      	mov	r2, r3
 8003872:	2310      	movs	r3, #16
 8003874:	6093      	str	r3, [r2, #8]
 8003876:	e034      	b.n	80038e2 <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	4613      	mov	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	4413      	add	r3, r2
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	440b      	add	r3, r1
 8003886:	333f      	adds	r3, #63	; 0x3f
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	2b03      	cmp	r3, #3
 800388c:	d129      	bne.n	80038e2 <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	015a      	lsls	r2, r3, #5
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	4413      	add	r3, r2
 8003896:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	0151      	lsls	r1, r2, #5
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	440a      	add	r2, r1
 80038a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038a8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80038ac:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80038ae:	6879      	ldr	r1, [r7, #4]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	4613      	mov	r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	440b      	add	r3, r1
 80038bc:	335c      	adds	r3, #92	; 0x5c
 80038be:	2201      	movs	r2, #1
 80038c0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	b2d8      	uxtb	r0, r3
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	4613      	mov	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	00db      	lsls	r3, r3, #3
 80038d2:	440b      	add	r3, r1
 80038d4:	335c      	adds	r3, #92	; 0x5c
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	461a      	mov	r2, r3
 80038da:	4601      	mov	r1, r0
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f006 f831 	bl	8009944 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	4613      	mov	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4413      	add	r3, r2
 80038ec:	00db      	lsls	r3, r3, #3
 80038ee:	440b      	add	r3, r1
 80038f0:	3350      	adds	r3, #80	; 0x50
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	f083 0301 	eor.w	r3, r3, #1
 80038f8:	b2d8      	uxtb	r0, r3
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	4613      	mov	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4413      	add	r3, r2
 8003904:	00db      	lsls	r3, r3, #3
 8003906:	440b      	add	r3, r1
 8003908:	3350      	adds	r3, #80	; 0x50
 800390a:	4602      	mov	r2, r0
 800390c:	701a      	strb	r2, [r3, #0]
}
 800390e:	e1ce      	b.n	8003cae <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	015a      	lsls	r2, r3, #5
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	4413      	add	r3, r2
 8003918:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b02      	cmp	r3, #2
 8003924:	f040 80f1 	bne.w	8003b0a <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	4413      	add	r3, r2
 8003930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	0151      	lsls	r1, r2, #5
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	440a      	add	r2, r1
 800393e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003942:	f023 0302 	bic.w	r3, r3, #2
 8003946:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003948:	6879      	ldr	r1, [r7, #4]
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	4613      	mov	r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	440b      	add	r3, r1
 8003956:	335d      	adds	r3, #93	; 0x5d
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d10a      	bne.n	8003974 <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4613      	mov	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	440b      	add	r3, r1
 800396c:	335c      	adds	r3, #92	; 0x5c
 800396e:	2201      	movs	r2, #1
 8003970:	701a      	strb	r2, [r3, #0]
 8003972:	e0b0      	b.n	8003ad6 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	440b      	add	r3, r1
 8003982:	335d      	adds	r3, #93	; 0x5d
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2b05      	cmp	r3, #5
 8003988:	d10a      	bne.n	80039a0 <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	4613      	mov	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	4413      	add	r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	440b      	add	r3, r1
 8003998:	335c      	adds	r3, #92	; 0x5c
 800399a:	2205      	movs	r2, #5
 800399c:	701a      	strb	r2, [r3, #0]
 800399e:	e09a      	b.n	8003ad6 <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	68fa      	ldr	r2, [r7, #12]
 80039a4:	4613      	mov	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	440b      	add	r3, r1
 80039ae:	335d      	adds	r3, #93	; 0x5d
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	2b06      	cmp	r3, #6
 80039b4:	d00a      	beq.n	80039cc <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	440b      	add	r3, r1
 80039c4:	335d      	adds	r3, #93	; 0x5d
 80039c6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80039c8:	2b08      	cmp	r3, #8
 80039ca:	d156      	bne.n	8003a7a <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	4613      	mov	r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4413      	add	r3, r2
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	440b      	add	r3, r1
 80039da:	3358      	adds	r3, #88	; 0x58
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	1c59      	adds	r1, r3, #1
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	4613      	mov	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	4413      	add	r3, r2
 80039ea:	00db      	lsls	r3, r3, #3
 80039ec:	4403      	add	r3, r0
 80039ee:	3358      	adds	r3, #88	; 0x58
 80039f0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80039f2:	6879      	ldr	r1, [r7, #4]
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	4613      	mov	r3, r2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	4413      	add	r3, r2
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	440b      	add	r3, r1
 8003a00:	3358      	adds	r3, #88	; 0x58
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2b03      	cmp	r3, #3
 8003a06:	d914      	bls.n	8003a32 <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	440b      	add	r3, r1
 8003a16:	3358      	adds	r3, #88	; 0x58
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	440b      	add	r3, r1
 8003a2a:	335c      	adds	r3, #92	; 0x5c
 8003a2c:	2204      	movs	r2, #4
 8003a2e:	701a      	strb	r2, [r3, #0]
 8003a30:	e009      	b.n	8003a46 <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	4613      	mov	r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	4413      	add	r3, r2
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	440b      	add	r3, r1
 8003a40:	335c      	adds	r3, #92	; 0x5c
 8003a42:	2202      	movs	r2, #2
 8003a44:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	015a      	lsls	r2, r3, #5
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003a5c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a64:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	015a      	lsls	r2, r3, #5
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a72:	461a      	mov	r2, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	6013      	str	r3, [r2, #0]
 8003a78:	e02d      	b.n	8003ad6 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	4413      	add	r3, r2
 8003a84:	00db      	lsls	r3, r3, #3
 8003a86:	440b      	add	r3, r1
 8003a88:	335d      	adds	r3, #93	; 0x5d
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b03      	cmp	r3, #3
 8003a8e:	d122      	bne.n	8003ad6 <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	4613      	mov	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4413      	add	r3, r2
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	440b      	add	r3, r1
 8003a9e:	335c      	adds	r3, #92	; 0x5c
 8003aa0:	2202      	movs	r2, #2
 8003aa2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	015a      	lsls	r2, r3, #5
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	4413      	add	r3, r2
 8003aac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003aba:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003ac2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	015a      	lsls	r2, r3, #5
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	4413      	add	r3, r2
 8003acc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	015a      	lsls	r2, r3, #5
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	4413      	add	r3, r2
 8003ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	b2d8      	uxtb	r0, r3
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	335c      	adds	r3, #92	; 0x5c
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	461a      	mov	r2, r3
 8003b00:	4601      	mov	r1, r0
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f005 ff1e 	bl	8009944 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003b08:	e0d1      	b.n	8003cae <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	015a      	lsls	r2, r3, #5
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	4413      	add	r3, r2
 8003b12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b1c:	2b80      	cmp	r3, #128	; 0x80
 8003b1e:	d13e      	bne.n	8003b9e <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	015a      	lsls	r2, r3, #5
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	4413      	add	r3, r2
 8003b28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	0151      	lsls	r1, r2, #5
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	440a      	add	r2, r1
 8003b36:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b3a:	f043 0302 	orr.w	r3, r3, #2
 8003b3e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8003b40:	6879      	ldr	r1, [r7, #4]
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	4613      	mov	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	440b      	add	r3, r1
 8003b4e:	3358      	adds	r3, #88	; 0x58
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	1c59      	adds	r1, r3, #1
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	4413      	add	r3, r2
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	4403      	add	r3, r0
 8003b62:	3358      	adds	r3, #88	; 0x58
 8003b64:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	4413      	add	r3, r2
 8003b70:	00db      	lsls	r3, r3, #3
 8003b72:	440b      	add	r3, r1
 8003b74:	335d      	adds	r3, #93	; 0x5d
 8003b76:	2206      	movs	r2, #6
 8003b78:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	b2d2      	uxtb	r2, r2
 8003b82:	4611      	mov	r1, r2
 8003b84:	4618      	mov	r0, r3
 8003b86:	f003 fe68 	bl	800785a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	015a      	lsls	r2, r3, #5
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	4413      	add	r3, r2
 8003b92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b96:	461a      	mov	r2, r3
 8003b98:	2380      	movs	r3, #128	; 0x80
 8003b9a:	6093      	str	r3, [r2, #8]
}
 8003b9c:	e087      	b.n	8003cae <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	015a      	lsls	r2, r3, #5
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 0310 	and.w	r3, r3, #16
 8003bb0:	2b10      	cmp	r3, #16
 8003bb2:	d17c      	bne.n	8003cae <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4413      	add	r3, r2
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	440b      	add	r3, r1
 8003bc2:	333f      	adds	r3, #63	; 0x3f
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	2b03      	cmp	r3, #3
 8003bc8:	d122      	bne.n	8003c10 <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003bca:	6879      	ldr	r1, [r7, #4]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4413      	add	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	440b      	add	r3, r1
 8003bd8:	3358      	adds	r3, #88	; 0x58
 8003bda:	2200      	movs	r2, #0
 8003bdc:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	015a      	lsls	r2, r3, #5
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	4413      	add	r3, r2
 8003be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	0151      	lsls	r1, r2, #5
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	440a      	add	r2, r1
 8003bf4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003bf8:	f043 0302 	orr.w	r3, r3, #2
 8003bfc:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	b2d2      	uxtb	r2, r2
 8003c06:	4611      	mov	r1, r2
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f003 fe26 	bl	800785a <USB_HC_Halt>
 8003c0e:	e045      	b.n	8003c9c <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003c10:	6879      	ldr	r1, [r7, #4]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	4613      	mov	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	440b      	add	r3, r1
 8003c1e:	333f      	adds	r3, #63	; 0x3f
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00a      	beq.n	8003c3c <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	4413      	add	r3, r2
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	440b      	add	r3, r1
 8003c34:	333f      	adds	r3, #63	; 0x3f
 8003c36:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d12f      	bne.n	8003c9c <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003c3c:	6879      	ldr	r1, [r7, #4]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	4613      	mov	r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	4413      	add	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	440b      	add	r3, r1
 8003c4a:	3358      	adds	r3, #88	; 0x58
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d121      	bne.n	8003c9c <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 8003c58:	6879      	ldr	r1, [r7, #4]
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	4413      	add	r3, r2
 8003c62:	00db      	lsls	r3, r3, #3
 8003c64:	440b      	add	r3, r1
 8003c66:	335d      	adds	r3, #93	; 0x5d
 8003c68:	2203      	movs	r2, #3
 8003c6a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	015a      	lsls	r2, r3, #5
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	4413      	add	r3, r2
 8003c74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	0151      	lsls	r1, r2, #5
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	440a      	add	r2, r1
 8003c82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c86:	f043 0302 	orr.w	r3, r3, #2
 8003c8a:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	b2d2      	uxtb	r2, r2
 8003c94:	4611      	mov	r1, r2
 8003c96:	4618      	mov	r0, r3
 8003c98:	f003 fddf 	bl	800785a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	015a      	lsls	r2, r3, #5
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ca8:	461a      	mov	r2, r3
 8003caa:	2310      	movs	r3, #16
 8003cac:	6093      	str	r3, [r2, #8]
}
 8003cae:	bf00      	nop
 8003cb0:	3718      	adds	r7, #24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b086      	sub	sp, #24
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003ccc:	78fb      	ldrb	r3, [r7, #3]
 8003cce:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	015a      	lsls	r2, r3, #5
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 0304 	and.w	r3, r3, #4
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d119      	bne.n	8003d1a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	015a      	lsls	r2, r3, #5
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	4413      	add	r3, r2
 8003cee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	2304      	movs	r3, #4
 8003cf6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	015a      	lsls	r2, r3, #5
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	4413      	add	r3, r2
 8003d00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	0151      	lsls	r1, r2, #5
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	440a      	add	r2, r1
 8003d0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d12:	f043 0302 	orr.w	r3, r3, #2
 8003d16:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003d18:	e33e      	b.n	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	015a      	lsls	r2, r3, #5
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	4413      	add	r3, r2
 8003d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 0320 	and.w	r3, r3, #32
 8003d2c:	2b20      	cmp	r3, #32
 8003d2e:	d141      	bne.n	8003db4 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	015a      	lsls	r2, r3, #5
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	4413      	add	r3, r2
 8003d38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	2320      	movs	r3, #32
 8003d40:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003d42:	6879      	ldr	r1, [r7, #4]
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	4613      	mov	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	440b      	add	r3, r1
 8003d50:	333d      	adds	r3, #61	; 0x3d
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	f040 831f 	bne.w	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003d5a:	6879      	ldr	r1, [r7, #4]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	4413      	add	r3, r2
 8003d64:	00db      	lsls	r3, r3, #3
 8003d66:	440b      	add	r3, r1
 8003d68:	333d      	adds	r3, #61	; 0x3d
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	4613      	mov	r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	4413      	add	r3, r2
 8003d78:	00db      	lsls	r3, r3, #3
 8003d7a:	440b      	add	r3, r1
 8003d7c:	335c      	adds	r3, #92	; 0x5c
 8003d7e:	2202      	movs	r2, #2
 8003d80:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	015a      	lsls	r2, r3, #5
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	4413      	add	r3, r2
 8003d8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	0151      	lsls	r1, r2, #5
 8003d94:	693a      	ldr	r2, [r7, #16]
 8003d96:	440a      	add	r2, r1
 8003d98:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d9c:	f043 0302 	orr.w	r3, r3, #2
 8003da0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	b2d2      	uxtb	r2, r2
 8003daa:	4611      	mov	r1, r2
 8003dac:	4618      	mov	r0, r3
 8003dae:	f003 fd54 	bl	800785a <USB_HC_Halt>
}
 8003db2:	e2f1      	b.n	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	015a      	lsls	r2, r3, #5
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	4413      	add	r3, r2
 8003dbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dc6:	2b40      	cmp	r3, #64	; 0x40
 8003dc8:	d13f      	bne.n	8003e4a <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8003dca:	6879      	ldr	r1, [r7, #4]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	00db      	lsls	r3, r3, #3
 8003dd6:	440b      	add	r3, r1
 8003dd8:	335d      	adds	r3, #93	; 0x5d
 8003dda:	2204      	movs	r2, #4
 8003ddc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003dde:	6879      	ldr	r1, [r7, #4]
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	4613      	mov	r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	4413      	add	r3, r2
 8003de8:	00db      	lsls	r3, r3, #3
 8003dea:	440b      	add	r3, r1
 8003dec:	333d      	adds	r3, #61	; 0x3d
 8003dee:	2201      	movs	r2, #1
 8003df0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	4613      	mov	r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	4413      	add	r3, r2
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	440b      	add	r3, r1
 8003e00:	3358      	adds	r3, #88	; 0x58
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	015a      	lsls	r2, r3, #5
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	4413      	add	r3, r2
 8003e0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	0151      	lsls	r1, r2, #5
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	440a      	add	r2, r1
 8003e1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e20:	f043 0302 	orr.w	r3, r3, #2
 8003e24:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	b2d2      	uxtb	r2, r2
 8003e2e:	4611      	mov	r1, r2
 8003e30:	4618      	mov	r0, r3
 8003e32:	f003 fd12 	bl	800785a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	015a      	lsls	r2, r3, #5
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e42:	461a      	mov	r2, r3
 8003e44:	2340      	movs	r3, #64	; 0x40
 8003e46:	6093      	str	r3, [r2, #8]
}
 8003e48:	e2a6      	b.n	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	015a      	lsls	r2, r3, #5
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	4413      	add	r3, r2
 8003e52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e60:	d122      	bne.n	8003ea8 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	015a      	lsls	r2, r3, #5
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	4413      	add	r3, r2
 8003e6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	0151      	lsls	r1, r2, #5
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	440a      	add	r2, r1
 8003e78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e7c:	f043 0302 	orr.w	r3, r3, #2
 8003e80:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	4611      	mov	r1, r2
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f003 fce4 	bl	800785a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	015a      	lsls	r2, r3, #5
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	4413      	add	r3, r2
 8003e9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ea4:	6093      	str	r3, [r2, #8]
}
 8003ea6:	e277      	b.n	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	015a      	lsls	r2, r3, #5
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	4413      	add	r3, r2
 8003eb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d135      	bne.n	8003f2a <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	4413      	add	r3, r2
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	440b      	add	r3, r1
 8003ecc:	3358      	adds	r3, #88	; 0x58
 8003ece:	2200      	movs	r2, #0
 8003ed0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	015a      	lsls	r2, r3, #5
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	4413      	add	r3, r2
 8003eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	0151      	lsls	r1, r2, #5
 8003ee4:	693a      	ldr	r2, [r7, #16]
 8003ee6:	440a      	add	r2, r1
 8003ee8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003eec:	f043 0302 	orr.w	r3, r3, #2
 8003ef0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	b2d2      	uxtb	r2, r2
 8003efa:	4611      	mov	r1, r2
 8003efc:	4618      	mov	r0, r3
 8003efe:	f003 fcac 	bl	800785a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	015a      	lsls	r2, r3, #5
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	4413      	add	r3, r2
 8003f0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f0e:	461a      	mov	r2, r3
 8003f10:	2301      	movs	r3, #1
 8003f12:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	4413      	add	r3, r2
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	440b      	add	r3, r1
 8003f22:	335d      	adds	r3, #93	; 0x5d
 8003f24:	2201      	movs	r2, #1
 8003f26:	701a      	strb	r2, [r3, #0]
}
 8003f28:	e236      	b.n	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	015a      	lsls	r2, r3, #5
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	4413      	add	r3, r2
 8003f32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f003 0308 	and.w	r3, r3, #8
 8003f3c:	2b08      	cmp	r3, #8
 8003f3e:	d12b      	bne.n	8003f98 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	015a      	lsls	r2, r3, #5
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	4413      	add	r3, r2
 8003f48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	2308      	movs	r3, #8
 8003f50:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	015a      	lsls	r2, r3, #5
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	4413      	add	r3, r2
 8003f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	68fa      	ldr	r2, [r7, #12]
 8003f62:	0151      	lsls	r1, r2, #5
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	440a      	add	r2, r1
 8003f68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f6c:	f043 0302 	orr.w	r3, r3, #2
 8003f70:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	b2d2      	uxtb	r2, r2
 8003f7a:	4611      	mov	r1, r2
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f003 fc6c 	bl	800785a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4613      	mov	r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	4413      	add	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	440b      	add	r3, r1
 8003f90:	335d      	adds	r3, #93	; 0x5d
 8003f92:	2205      	movs	r2, #5
 8003f94:	701a      	strb	r2, [r3, #0]
}
 8003f96:	e1ff      	b.n	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	015a      	lsls	r2, r3, #5
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	4413      	add	r3, r2
 8003fa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f003 0310 	and.w	r3, r3, #16
 8003faa:	2b10      	cmp	r3, #16
 8003fac:	d155      	bne.n	800405a <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	4413      	add	r3, r2
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	440b      	add	r3, r1
 8003fbc:	3358      	adds	r3, #88	; 0x58
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003fc2:	6879      	ldr	r1, [r7, #4]
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4413      	add	r3, r2
 8003fcc:	00db      	lsls	r3, r3, #3
 8003fce:	440b      	add	r3, r1
 8003fd0:	335d      	adds	r3, #93	; 0x5d
 8003fd2:	2203      	movs	r2, #3
 8003fd4:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	4413      	add	r3, r2
 8003fe0:	00db      	lsls	r3, r3, #3
 8003fe2:	440b      	add	r3, r1
 8003fe4:	333d      	adds	r3, #61	; 0x3d
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d114      	bne.n	8004016 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8003fec:	6879      	ldr	r1, [r7, #4]
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	4413      	add	r3, r2
 8003ff6:	00db      	lsls	r3, r3, #3
 8003ff8:	440b      	add	r3, r1
 8003ffa:	333c      	adds	r3, #60	; 0x3c
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d109      	bne.n	8004016 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8004002:	6879      	ldr	r1, [r7, #4]
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	4613      	mov	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	4413      	add	r3, r2
 800400c:	00db      	lsls	r3, r3, #3
 800400e:	440b      	add	r3, r1
 8004010:	333d      	adds	r3, #61	; 0x3d
 8004012:	2201      	movs	r2, #1
 8004014:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	015a      	lsls	r2, r3, #5
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	4413      	add	r3, r2
 800401e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	0151      	lsls	r1, r2, #5
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	440a      	add	r2, r1
 800402c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004030:	f043 0302 	orr.w	r3, r3, #2
 8004034:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	b2d2      	uxtb	r2, r2
 800403e:	4611      	mov	r1, r2
 8004040:	4618      	mov	r0, r3
 8004042:	f003 fc0a 	bl	800785a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	015a      	lsls	r2, r3, #5
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	4413      	add	r3, r2
 800404e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004052:	461a      	mov	r2, r3
 8004054:	2310      	movs	r3, #16
 8004056:	6093      	str	r3, [r2, #8]
}
 8004058:	e19e      	b.n	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	015a      	lsls	r2, r3, #5
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	4413      	add	r3, r2
 8004062:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800406c:	2b80      	cmp	r3, #128	; 0x80
 800406e:	d12b      	bne.n	80040c8 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	015a      	lsls	r2, r3, #5
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	4413      	add	r3, r2
 8004078:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	0151      	lsls	r1, r2, #5
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	440a      	add	r2, r1
 8004086:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800408a:	f043 0302 	orr.w	r3, r3, #2
 800408e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	4611      	mov	r1, r2
 800409a:	4618      	mov	r0, r3
 800409c:	f003 fbdd 	bl	800785a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80040a0:	6879      	ldr	r1, [r7, #4]
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	4613      	mov	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4413      	add	r3, r2
 80040aa:	00db      	lsls	r3, r3, #3
 80040ac:	440b      	add	r3, r1
 80040ae:	335d      	adds	r3, #93	; 0x5d
 80040b0:	2206      	movs	r2, #6
 80040b2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	015a      	lsls	r2, r3, #5
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4413      	add	r3, r2
 80040bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040c0:	461a      	mov	r2, r3
 80040c2:	2380      	movs	r3, #128	; 0x80
 80040c4:	6093      	str	r3, [r2, #8]
}
 80040c6:	e167      	b.n	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	015a      	lsls	r2, r3, #5
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	4413      	add	r3, r2
 80040d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040de:	d135      	bne.n	800414c <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	015a      	lsls	r2, r3, #5
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	4413      	add	r3, r2
 80040e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	0151      	lsls	r1, r2, #5
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	440a      	add	r2, r1
 80040f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80040fa:	f043 0302 	orr.w	r3, r3, #2
 80040fe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	4611      	mov	r1, r2
 800410a:	4618      	mov	r0, r3
 800410c:	f003 fba5 	bl	800785a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	015a      	lsls	r2, r3, #5
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	4413      	add	r3, r2
 8004118:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800411c:	461a      	mov	r2, r3
 800411e:	2310      	movs	r3, #16
 8004120:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	015a      	lsls	r2, r3, #5
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	4413      	add	r3, r2
 800412a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800412e:	461a      	mov	r2, r3
 8004130:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004134:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	68fa      	ldr	r2, [r7, #12]
 800413a:	4613      	mov	r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	4413      	add	r3, r2
 8004140:	00db      	lsls	r3, r3, #3
 8004142:	440b      	add	r3, r1
 8004144:	335d      	adds	r3, #93	; 0x5d
 8004146:	2208      	movs	r2, #8
 8004148:	701a      	strb	r2, [r3, #0]
}
 800414a:	e125      	b.n	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	015a      	lsls	r2, r3, #5
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	4413      	add	r3, r2
 8004154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b02      	cmp	r3, #2
 8004160:	f040 811a 	bne.w	8004398 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	015a      	lsls	r2, r3, #5
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	4413      	add	r3, r2
 800416c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	0151      	lsls	r1, r2, #5
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	440a      	add	r2, r1
 800417a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800417e:	f023 0302 	bic.w	r3, r3, #2
 8004182:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004184:	6879      	ldr	r1, [r7, #4]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	4613      	mov	r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	4413      	add	r3, r2
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	440b      	add	r3, r1
 8004192:	335d      	adds	r3, #93	; 0x5d
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d137      	bne.n	800420a <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	4613      	mov	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4413      	add	r3, r2
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	440b      	add	r3, r1
 80041a8:	335c      	adds	r3, #92	; 0x5c
 80041aa:	2201      	movs	r2, #1
 80041ac:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	4613      	mov	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4413      	add	r3, r2
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	440b      	add	r3, r1
 80041bc:	333f      	adds	r3, #63	; 0x3f
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d00b      	beq.n	80041dc <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	4613      	mov	r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	4413      	add	r3, r2
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	440b      	add	r3, r1
 80041d2:	333f      	adds	r3, #63	; 0x3f
 80041d4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	f040 80c5 	bne.w	8004366 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	4613      	mov	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	440b      	add	r3, r1
 80041ea:	3351      	adds	r3, #81	; 0x51
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	f083 0301 	eor.w	r3, r3, #1
 80041f2:	b2d8      	uxtb	r0, r3
 80041f4:	6879      	ldr	r1, [r7, #4]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	4613      	mov	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	440b      	add	r3, r1
 8004202:	3351      	adds	r3, #81	; 0x51
 8004204:	4602      	mov	r2, r0
 8004206:	701a      	strb	r2, [r3, #0]
 8004208:	e0ad      	b.n	8004366 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800420a:	6879      	ldr	r1, [r7, #4]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	4613      	mov	r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	4413      	add	r3, r2
 8004214:	00db      	lsls	r3, r3, #3
 8004216:	440b      	add	r3, r1
 8004218:	335d      	adds	r3, #93	; 0x5d
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	2b03      	cmp	r3, #3
 800421e:	d10a      	bne.n	8004236 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	4613      	mov	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	4413      	add	r3, r2
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	440b      	add	r3, r1
 800422e:	335c      	adds	r3, #92	; 0x5c
 8004230:	2202      	movs	r2, #2
 8004232:	701a      	strb	r2, [r3, #0]
 8004234:	e097      	b.n	8004366 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	4613      	mov	r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	4413      	add	r3, r2
 8004240:	00db      	lsls	r3, r3, #3
 8004242:	440b      	add	r3, r1
 8004244:	335d      	adds	r3, #93	; 0x5d
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b04      	cmp	r3, #4
 800424a:	d10a      	bne.n	8004262 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800424c:	6879      	ldr	r1, [r7, #4]
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	4613      	mov	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	440b      	add	r3, r1
 800425a:	335c      	adds	r3, #92	; 0x5c
 800425c:	2202      	movs	r2, #2
 800425e:	701a      	strb	r2, [r3, #0]
 8004260:	e081      	b.n	8004366 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004262:	6879      	ldr	r1, [r7, #4]
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	4613      	mov	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4413      	add	r3, r2
 800426c:	00db      	lsls	r3, r3, #3
 800426e:	440b      	add	r3, r1
 8004270:	335d      	adds	r3, #93	; 0x5d
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	2b05      	cmp	r3, #5
 8004276:	d10a      	bne.n	800428e <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004278:	6879      	ldr	r1, [r7, #4]
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	4613      	mov	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4413      	add	r3, r2
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	440b      	add	r3, r1
 8004286:	335c      	adds	r3, #92	; 0x5c
 8004288:	2205      	movs	r2, #5
 800428a:	701a      	strb	r2, [r3, #0]
 800428c:	e06b      	b.n	8004366 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800428e:	6879      	ldr	r1, [r7, #4]
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	4613      	mov	r3, r2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	4413      	add	r3, r2
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	440b      	add	r3, r1
 800429c:	335d      	adds	r3, #93	; 0x5d
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b06      	cmp	r3, #6
 80042a2:	d00a      	beq.n	80042ba <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80042a4:	6879      	ldr	r1, [r7, #4]
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	4613      	mov	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	4413      	add	r3, r2
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	440b      	add	r3, r1
 80042b2:	335d      	adds	r3, #93	; 0x5d
 80042b4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042b6:	2b08      	cmp	r3, #8
 80042b8:	d155      	bne.n	8004366 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 80042ba:	6879      	ldr	r1, [r7, #4]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	4613      	mov	r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	4413      	add	r3, r2
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	440b      	add	r3, r1
 80042c8:	3358      	adds	r3, #88	; 0x58
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	1c59      	adds	r1, r3, #1
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	4613      	mov	r3, r2
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	4413      	add	r3, r2
 80042d8:	00db      	lsls	r3, r3, #3
 80042da:	4403      	add	r3, r0
 80042dc:	3358      	adds	r3, #88	; 0x58
 80042de:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	4613      	mov	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4413      	add	r3, r2
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	440b      	add	r3, r1
 80042ee:	3358      	adds	r3, #88	; 0x58
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2b03      	cmp	r3, #3
 80042f4:	d914      	bls.n	8004320 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	4613      	mov	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4413      	add	r3, r2
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	440b      	add	r3, r1
 8004304:	3358      	adds	r3, #88	; 0x58
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	440b      	add	r3, r1
 8004318:	335c      	adds	r3, #92	; 0x5c
 800431a:	2204      	movs	r2, #4
 800431c:	701a      	strb	r2, [r3, #0]
 800431e:	e009      	b.n	8004334 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	4613      	mov	r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	4413      	add	r3, r2
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	440b      	add	r3, r1
 800432e:	335c      	adds	r3, #92	; 0x5c
 8004330:	2202      	movs	r2, #2
 8004332:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	015a      	lsls	r2, r3, #5
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	4413      	add	r3, r2
 800433c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800434a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004352:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	015a      	lsls	r2, r3, #5
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	4413      	add	r3, r2
 800435c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004360:	461a      	mov	r2, r3
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	015a      	lsls	r2, r3, #5
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	4413      	add	r3, r2
 800436e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004372:	461a      	mov	r2, r3
 8004374:	2302      	movs	r3, #2
 8004376:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	b2d8      	uxtb	r0, r3
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	4613      	mov	r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	4413      	add	r3, r2
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	440b      	add	r3, r1
 800438a:	335c      	adds	r3, #92	; 0x5c
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	461a      	mov	r2, r3
 8004390:	4601      	mov	r1, r0
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f005 fad6 	bl	8009944 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004398:	bf00      	nop
 800439a:	3718      	adds	r7, #24
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b08a      	sub	sp, #40	; 0x28
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b0:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	f003 030f 	and.w	r3, r3, #15
 80043c0:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	0c5b      	lsrs	r3, r3, #17
 80043c6:	f003 030f 	and.w	r3, r3, #15
 80043ca:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	091b      	lsrs	r3, r3, #4
 80043d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043d4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d003      	beq.n	80043e4 <HCD_RXQLVL_IRQHandler+0x44>
 80043dc:	2b05      	cmp	r3, #5
 80043de:	f000 8082 	beq.w	80044e6 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80043e2:	e083      	b.n	80044ec <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d07f      	beq.n	80044ea <HCD_RXQLVL_IRQHandler+0x14a>
 80043ea:	6879      	ldr	r1, [r7, #4]
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	4613      	mov	r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	4413      	add	r3, r2
 80043f4:	00db      	lsls	r3, r3, #3
 80043f6:	440b      	add	r3, r1
 80043f8:	3344      	adds	r3, #68	; 0x44
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d074      	beq.n	80044ea <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6818      	ldr	r0, [r3, #0]
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	69ba      	ldr	r2, [r7, #24]
 8004408:	4613      	mov	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	00db      	lsls	r3, r3, #3
 8004410:	440b      	add	r3, r1
 8004412:	3344      	adds	r3, #68	; 0x44
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	b292      	uxth	r2, r2
 800441a:	4619      	mov	r1, r3
 800441c:	f002 fdbd 	bl	8006f9a <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004420:	6879      	ldr	r1, [r7, #4]
 8004422:	69ba      	ldr	r2, [r7, #24]
 8004424:	4613      	mov	r3, r2
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	440b      	add	r3, r1
 800442e:	3344      	adds	r3, #68	; 0x44
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	18d1      	adds	r1, r2, r3
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	69ba      	ldr	r2, [r7, #24]
 800443a:	4613      	mov	r3, r2
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	4413      	add	r3, r2
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	4403      	add	r3, r0
 8004444:	3344      	adds	r3, #68	; 0x44
 8004446:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8004448:	6879      	ldr	r1, [r7, #4]
 800444a:	69ba      	ldr	r2, [r7, #24]
 800444c:	4613      	mov	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	4413      	add	r3, r2
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	440b      	add	r3, r1
 8004456:	334c      	adds	r3, #76	; 0x4c
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	18d1      	adds	r1, r2, r3
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	4613      	mov	r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	4413      	add	r3, r2
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	4403      	add	r3, r0
 800446c:	334c      	adds	r3, #76	; 0x4c
 800446e:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	015a      	lsls	r2, r3, #5
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	4413      	add	r3, r2
 8004478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800447c:	691a      	ldr	r2, [r3, #16]
 800447e:	4b1d      	ldr	r3, [pc, #116]	; (80044f4 <HCD_RXQLVL_IRQHandler+0x154>)
 8004480:	4013      	ands	r3, r2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d031      	beq.n	80044ea <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	015a      	lsls	r2, r3, #5
 800448a:	6a3b      	ldr	r3, [r7, #32]
 800448c:	4413      	add	r3, r2
 800448e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800449c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80044a4:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	015a      	lsls	r2, r3, #5
 80044aa:	6a3b      	ldr	r3, [r7, #32]
 80044ac:	4413      	add	r3, r2
 80044ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044b2:	461a      	mov	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80044b8:	6879      	ldr	r1, [r7, #4]
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	4613      	mov	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	00db      	lsls	r3, r3, #3
 80044c4:	440b      	add	r3, r1
 80044c6:	3350      	adds	r3, #80	; 0x50
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	f083 0301 	eor.w	r3, r3, #1
 80044ce:	b2d8      	uxtb	r0, r3
 80044d0:	6879      	ldr	r1, [r7, #4]
 80044d2:	69ba      	ldr	r2, [r7, #24]
 80044d4:	4613      	mov	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	4413      	add	r3, r2
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	440b      	add	r3, r1
 80044de:	3350      	adds	r3, #80	; 0x50
 80044e0:	4602      	mov	r2, r0
 80044e2:	701a      	strb	r2, [r3, #0]
      break;
 80044e4:	e001      	b.n	80044ea <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80044e6:	bf00      	nop
 80044e8:	e000      	b.n	80044ec <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80044ea:	bf00      	nop
  }
}
 80044ec:	bf00      	nop
 80044ee:	3728      	adds	r7, #40	; 0x28
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	1ff80000 	.word	0x1ff80000

080044f8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b086      	sub	sp, #24
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004524:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b02      	cmp	r3, #2
 800452e:	d113      	bne.n	8004558 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	2b01      	cmp	r3, #1
 8004538:	d10a      	bne.n	8004550 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	699a      	ldr	r2, [r3, #24]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004548:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f005 f9de 	bl	800990c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f043 0302 	orr.w	r3, r3, #2
 8004556:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f003 0308 	and.w	r3, r3, #8
 800455e:	2b08      	cmp	r3, #8
 8004560:	d147      	bne.n	80045f2 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	f043 0308 	orr.w	r3, r3, #8
 8004568:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b04      	cmp	r3, #4
 8004572:	d129      	bne.n	80045c8 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	2b02      	cmp	r3, #2
 800457a:	d113      	bne.n	80045a4 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004582:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004586:	d106      	bne.n	8004596 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2102      	movs	r1, #2
 800458e:	4618      	mov	r0, r3
 8004590:	f002 fe3e 	bl	8007210 <USB_InitFSLSPClkSel>
 8004594:	e011      	b.n	80045ba <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2101      	movs	r1, #1
 800459c:	4618      	mov	r0, r3
 800459e:	f002 fe37 	bl	8007210 <USB_InitFSLSPClkSel>
 80045a2:	e00a      	b.n	80045ba <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d106      	bne.n	80045ba <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045b2:	461a      	mov	r2, r3
 80045b4:	f64e 2360 	movw	r3, #60000	; 0xea60
 80045b8:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f005 f9d0 	bl	8009960 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f005 f9a3 	bl	800990c <HAL_HCD_Connect_Callback>
 80045c6:	e014      	b.n	80045f2 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f005 f9d7 	bl	800997c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80045dc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80045e0:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	699a      	ldr	r2, [r3, #24]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80045f0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f003 0320 	and.w	r3, r3, #32
 80045f8:	2b20      	cmp	r3, #32
 80045fa:	d103      	bne.n	8004604 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	f043 0320 	orr.w	r3, r3, #32
 8004602:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800460a:	461a      	mov	r2, r3
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	6013      	str	r3, [r2, #0]
}
 8004610:	bf00      	nop
 8004612:	3718      	adds	r7, #24
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e11f      	b.n	800486a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004630:	b2db      	uxtb	r3, r3
 8004632:	2b00      	cmp	r3, #0
 8004634:	d106      	bne.n	8004644 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fc fae4 	bl	8000c0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2224      	movs	r2, #36	; 0x24
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0201 	bic.w	r2, r2, #1
 800465a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800466a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800467a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800467c:	f002 f980 	bl	8006980 <HAL_RCC_GetPCLK1Freq>
 8004680:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	4a7b      	ldr	r2, [pc, #492]	; (8004874 <HAL_I2C_Init+0x25c>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d807      	bhi.n	800469c <HAL_I2C_Init+0x84>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4a7a      	ldr	r2, [pc, #488]	; (8004878 <HAL_I2C_Init+0x260>)
 8004690:	4293      	cmp	r3, r2
 8004692:	bf94      	ite	ls
 8004694:	2301      	movls	r3, #1
 8004696:	2300      	movhi	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	e006      	b.n	80046aa <HAL_I2C_Init+0x92>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4a77      	ldr	r2, [pc, #476]	; (800487c <HAL_I2C_Init+0x264>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	bf94      	ite	ls
 80046a4:	2301      	movls	r3, #1
 80046a6:	2300      	movhi	r3, #0
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e0db      	b.n	800486a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	4a72      	ldr	r2, [pc, #456]	; (8004880 <HAL_I2C_Init+0x268>)
 80046b6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ba:	0c9b      	lsrs	r3, r3, #18
 80046bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	430a      	orrs	r2, r1
 80046d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	6a1b      	ldr	r3, [r3, #32]
 80046d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	4a64      	ldr	r2, [pc, #400]	; (8004874 <HAL_I2C_Init+0x25c>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d802      	bhi.n	80046ec <HAL_I2C_Init+0xd4>
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	3301      	adds	r3, #1
 80046ea:	e009      	b.n	8004700 <HAL_I2C_Init+0xe8>
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80046f2:	fb02 f303 	mul.w	r3, r2, r3
 80046f6:	4a63      	ldr	r2, [pc, #396]	; (8004884 <HAL_I2C_Init+0x26c>)
 80046f8:	fba2 2303 	umull	r2, r3, r2, r3
 80046fc:	099b      	lsrs	r3, r3, #6
 80046fe:	3301      	adds	r3, #1
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	6812      	ldr	r2, [r2, #0]
 8004704:	430b      	orrs	r3, r1
 8004706:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	69db      	ldr	r3, [r3, #28]
 800470e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004712:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	4956      	ldr	r1, [pc, #344]	; (8004874 <HAL_I2C_Init+0x25c>)
 800471c:	428b      	cmp	r3, r1
 800471e:	d80d      	bhi.n	800473c <HAL_I2C_Init+0x124>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	1e59      	subs	r1, r3, #1
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	005b      	lsls	r3, r3, #1
 800472a:	fbb1 f3f3 	udiv	r3, r1, r3
 800472e:	3301      	adds	r3, #1
 8004730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004734:	2b04      	cmp	r3, #4
 8004736:	bf38      	it	cc
 8004738:	2304      	movcc	r3, #4
 800473a:	e04f      	b.n	80047dc <HAL_I2C_Init+0x1c4>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d111      	bne.n	8004768 <HAL_I2C_Init+0x150>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	1e58      	subs	r0, r3, #1
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6859      	ldr	r1, [r3, #4]
 800474c:	460b      	mov	r3, r1
 800474e:	005b      	lsls	r3, r3, #1
 8004750:	440b      	add	r3, r1
 8004752:	fbb0 f3f3 	udiv	r3, r0, r3
 8004756:	3301      	adds	r3, #1
 8004758:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800475c:	2b00      	cmp	r3, #0
 800475e:	bf0c      	ite	eq
 8004760:	2301      	moveq	r3, #1
 8004762:	2300      	movne	r3, #0
 8004764:	b2db      	uxtb	r3, r3
 8004766:	e012      	b.n	800478e <HAL_I2C_Init+0x176>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	1e58      	subs	r0, r3, #1
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6859      	ldr	r1, [r3, #4]
 8004770:	460b      	mov	r3, r1
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	440b      	add	r3, r1
 8004776:	0099      	lsls	r1, r3, #2
 8004778:	440b      	add	r3, r1
 800477a:	fbb0 f3f3 	udiv	r3, r0, r3
 800477e:	3301      	adds	r3, #1
 8004780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004784:	2b00      	cmp	r3, #0
 8004786:	bf0c      	ite	eq
 8004788:	2301      	moveq	r3, #1
 800478a:	2300      	movne	r3, #0
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d001      	beq.n	8004796 <HAL_I2C_Init+0x17e>
 8004792:	2301      	movs	r3, #1
 8004794:	e022      	b.n	80047dc <HAL_I2C_Init+0x1c4>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d10e      	bne.n	80047bc <HAL_I2C_Init+0x1a4>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	1e58      	subs	r0, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6859      	ldr	r1, [r3, #4]
 80047a6:	460b      	mov	r3, r1
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	440b      	add	r3, r1
 80047ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80047b0:	3301      	adds	r3, #1
 80047b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047ba:	e00f      	b.n	80047dc <HAL_I2C_Init+0x1c4>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	1e58      	subs	r0, r3, #1
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6859      	ldr	r1, [r3, #4]
 80047c4:	460b      	mov	r3, r1
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	440b      	add	r3, r1
 80047ca:	0099      	lsls	r1, r3, #2
 80047cc:	440b      	add	r3, r1
 80047ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80047d2:	3301      	adds	r3, #1
 80047d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047dc:	6879      	ldr	r1, [r7, #4]
 80047de:	6809      	ldr	r1, [r1, #0]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	69da      	ldr	r2, [r3, #28]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	431a      	orrs	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	430a      	orrs	r2, r1
 80047fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800480a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	6911      	ldr	r1, [r2, #16]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	68d2      	ldr	r2, [r2, #12]
 8004816:	4311      	orrs	r1, r2
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	6812      	ldr	r2, [r2, #0]
 800481c:	430b      	orrs	r3, r1
 800481e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	695a      	ldr	r2, [r3, #20]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	431a      	orrs	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	430a      	orrs	r2, r1
 800483a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f042 0201 	orr.w	r2, r2, #1
 800484a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2220      	movs	r2, #32
 8004856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	000186a0 	.word	0x000186a0
 8004878:	001e847f 	.word	0x001e847f
 800487c:	003d08ff 	.word	0x003d08ff
 8004880:	431bde83 	.word	0x431bde83
 8004884:	10624dd3 	.word	0x10624dd3

08004888 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e021      	b.n	80048de <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2224      	movs	r2, #36	; 0x24
 800489e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0201 	bic.w	r2, r2, #1
 80048b0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7fc f9f2 	bl	8000c9c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3708      	adds	r7, #8
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
	...

080048e8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af02      	add	r7, sp, #8
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	4608      	mov	r0, r1
 80048f2:	4611      	mov	r1, r2
 80048f4:	461a      	mov	r2, r3
 80048f6:	4603      	mov	r3, r0
 80048f8:	817b      	strh	r3, [r7, #10]
 80048fa:	460b      	mov	r3, r1
 80048fc:	813b      	strh	r3, [r7, #8]
 80048fe:	4613      	mov	r3, r2
 8004900:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004902:	f7fd fa4d 	bl	8001da0 <HAL_GetTick>
 8004906:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b20      	cmp	r3, #32
 8004912:	f040 80d9 	bne.w	8004ac8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	9300      	str	r3, [sp, #0]
 800491a:	2319      	movs	r3, #25
 800491c:	2201      	movs	r2, #1
 800491e:	496d      	ldr	r1, [pc, #436]	; (8004ad4 <HAL_I2C_Mem_Write+0x1ec>)
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f000 fc89 	bl	8005238 <I2C_WaitOnFlagUntilTimeout>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800492c:	2302      	movs	r3, #2
 800492e:	e0cc      	b.n	8004aca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004936:	2b01      	cmp	r3, #1
 8004938:	d101      	bne.n	800493e <HAL_I2C_Mem_Write+0x56>
 800493a:	2302      	movs	r3, #2
 800493c:	e0c5      	b.n	8004aca <HAL_I2C_Mem_Write+0x1e2>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0301 	and.w	r3, r3, #1
 8004950:	2b01      	cmp	r3, #1
 8004952:	d007      	beq.n	8004964 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f042 0201 	orr.w	r2, r2, #1
 8004962:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004972:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2221      	movs	r2, #33	; 0x21
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2240      	movs	r2, #64	; 0x40
 8004980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a3a      	ldr	r2, [r7, #32]
 800498e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004994:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800499a:	b29a      	uxth	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	4a4d      	ldr	r2, [pc, #308]	; (8004ad8 <HAL_I2C_Mem_Write+0x1f0>)
 80049a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049a6:	88f8      	ldrh	r0, [r7, #6]
 80049a8:	893a      	ldrh	r2, [r7, #8]
 80049aa:	8979      	ldrh	r1, [r7, #10]
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	9301      	str	r3, [sp, #4]
 80049b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b2:	9300      	str	r3, [sp, #0]
 80049b4:	4603      	mov	r3, r0
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 fac4 	bl	8004f44 <I2C_RequestMemoryWrite>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d052      	beq.n	8004a68 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e081      	b.n	8004aca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049ca:	68f8      	ldr	r0, [r7, #12]
 80049cc:	f000 fd0a 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d00d      	beq.n	80049f2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049da:	2b04      	cmp	r3, #4
 80049dc:	d107      	bne.n	80049ee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e06b      	b.n	8004aca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f6:	781a      	ldrb	r2, [r3, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a02:	1c5a      	adds	r2, r3, #1
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	b29a      	uxth	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	f003 0304 	and.w	r3, r3, #4
 8004a2c:	2b04      	cmp	r3, #4
 8004a2e:	d11b      	bne.n	8004a68 <HAL_I2C_Mem_Write+0x180>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d017      	beq.n	8004a68 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3c:	781a      	ldrb	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	1c5a      	adds	r2, r3, #1
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a52:	3b01      	subs	r3, #1
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1aa      	bne.n	80049c6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a70:	697a      	ldr	r2, [r7, #20]
 8004a72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a74:	68f8      	ldr	r0, [r7, #12]
 8004a76:	f000 fcf6 	bl	8005466 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00d      	beq.n	8004a9c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a84:	2b04      	cmp	r3, #4
 8004a86:	d107      	bne.n	8004a98 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a96:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e016      	b.n	8004aca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aaa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	e000      	b.n	8004aca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004ac8:	2302      	movs	r3, #2
  }
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3718      	adds	r7, #24
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	00100002 	.word	0x00100002
 8004ad8:	ffff0000 	.word	0xffff0000

08004adc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b08c      	sub	sp, #48	; 0x30
 8004ae0:	af02      	add	r7, sp, #8
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	4608      	mov	r0, r1
 8004ae6:	4611      	mov	r1, r2
 8004ae8:	461a      	mov	r2, r3
 8004aea:	4603      	mov	r3, r0
 8004aec:	817b      	strh	r3, [r7, #10]
 8004aee:	460b      	mov	r3, r1
 8004af0:	813b      	strh	r3, [r7, #8]
 8004af2:	4613      	mov	r3, r2
 8004af4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004af6:	f7fd f953 	bl	8001da0 <HAL_GetTick>
 8004afa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	2b20      	cmp	r3, #32
 8004b06:	f040 8208 	bne.w	8004f1a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	2319      	movs	r3, #25
 8004b10:	2201      	movs	r2, #1
 8004b12:	497b      	ldr	r1, [pc, #492]	; (8004d00 <HAL_I2C_Mem_Read+0x224>)
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f000 fb8f 	bl	8005238 <I2C_WaitOnFlagUntilTimeout>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004b20:	2302      	movs	r3, #2
 8004b22:	e1fb      	b.n	8004f1c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d101      	bne.n	8004b32 <HAL_I2C_Mem_Read+0x56>
 8004b2e:	2302      	movs	r3, #2
 8004b30:	e1f4      	b.n	8004f1c <HAL_I2C_Mem_Read+0x440>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d007      	beq.n	8004b58 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f042 0201 	orr.w	r2, r2, #1
 8004b56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2222      	movs	r2, #34	; 0x22
 8004b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2240      	movs	r2, #64	; 0x40
 8004b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004b88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b8e:	b29a      	uxth	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	4a5b      	ldr	r2, [pc, #364]	; (8004d04 <HAL_I2C_Mem_Read+0x228>)
 8004b98:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b9a:	88f8      	ldrh	r0, [r7, #6]
 8004b9c:	893a      	ldrh	r2, [r7, #8]
 8004b9e:	8979      	ldrh	r1, [r7, #10]
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba2:	9301      	str	r3, [sp, #4]
 8004ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	4603      	mov	r3, r0
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f000 fa5e 	bl	800506c <I2C_RequestMemoryRead>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d001      	beq.n	8004bba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e1b0      	b.n	8004f1c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d113      	bne.n	8004bea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	623b      	str	r3, [r7, #32]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	623b      	str	r3, [r7, #32]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	623b      	str	r3, [r7, #32]
 8004bd6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	e184      	b.n	8004ef4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d11b      	bne.n	8004c2a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c02:	2300      	movs	r3, #0
 8004c04:	61fb      	str	r3, [r7, #28]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	61fb      	str	r3, [r7, #28]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	61fb      	str	r3, [r7, #28]
 8004c16:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	e164      	b.n	8004ef4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d11b      	bne.n	8004c6a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c40:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c52:	2300      	movs	r3, #0
 8004c54:	61bb      	str	r3, [r7, #24]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	61bb      	str	r3, [r7, #24]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	e144      	b.n	8004ef4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	617b      	str	r3, [r7, #20]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	695b      	ldr	r3, [r3, #20]
 8004c74:	617b      	str	r3, [r7, #20]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	699b      	ldr	r3, [r3, #24]
 8004c7c:	617b      	str	r3, [r7, #20]
 8004c7e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c80:	e138      	b.n	8004ef4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c86:	2b03      	cmp	r3, #3
 8004c88:	f200 80f1 	bhi.w	8004e6e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d123      	bne.n	8004cdc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004c98:	68f8      	ldr	r0, [r7, #12]
 8004c9a:	f000 fc25 	bl	80054e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d001      	beq.n	8004ca8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e139      	b.n	8004f1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	691a      	ldr	r2, [r3, #16]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb2:	b2d2      	uxtb	r2, r2
 8004cb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cba:	1c5a      	adds	r2, r3, #1
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004cda:	e10b      	b.n	8004ef4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d14e      	bne.n	8004d82 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	9300      	str	r3, [sp, #0]
 8004ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cea:	2200      	movs	r2, #0
 8004cec:	4906      	ldr	r1, [pc, #24]	; (8004d08 <HAL_I2C_Mem_Read+0x22c>)
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 faa2 	bl	8005238 <I2C_WaitOnFlagUntilTimeout>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d008      	beq.n	8004d0c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e10e      	b.n	8004f1c <HAL_I2C_Mem_Read+0x440>
 8004cfe:	bf00      	nop
 8004d00:	00100002 	.word	0x00100002
 8004d04:	ffff0000 	.word	0xffff0000
 8004d08:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	691a      	ldr	r2, [r3, #16]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d26:	b2d2      	uxtb	r2, r2
 8004d28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	3b01      	subs	r3, #1
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	691a      	ldr	r2, [r3, #16]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d58:	b2d2      	uxtb	r2, r2
 8004d5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	1c5a      	adds	r2, r3, #1
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	b29a      	uxth	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d80:	e0b8      	b.n	8004ef4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d88:	2200      	movs	r2, #0
 8004d8a:	4966      	ldr	r1, [pc, #408]	; (8004f24 <HAL_I2C_Mem_Read+0x448>)
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f000 fa53 	bl	8005238 <I2C_WaitOnFlagUntilTimeout>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e0bf      	b.n	8004f1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004daa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	691a      	ldr	r2, [r3, #16]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db6:	b2d2      	uxtb	r2, r2
 8004db8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbe:	1c5a      	adds	r2, r3, #1
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de0:	9300      	str	r3, [sp, #0]
 8004de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de4:	2200      	movs	r2, #0
 8004de6:	494f      	ldr	r1, [pc, #316]	; (8004f24 <HAL_I2C_Mem_Read+0x448>)
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 fa25 	bl	8005238 <I2C_WaitOnFlagUntilTimeout>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e091      	b.n	8004f1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	691a      	ldr	r2, [r3, #16]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	b2d2      	uxtb	r2, r2
 8004e14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1a:	1c5a      	adds	r2, r3, #1
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e24:	3b01      	subs	r3, #1
 8004e26:	b29a      	uxth	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	691a      	ldr	r2, [r3, #16]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e44:	b2d2      	uxtb	r2, r2
 8004e46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4c:	1c5a      	adds	r2, r3, #1
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e56:	3b01      	subs	r3, #1
 8004e58:	b29a      	uxth	r2, r3
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	3b01      	subs	r3, #1
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e6c:	e042      	b.n	8004ef4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e70:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f000 fb38 	bl	80054e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d001      	beq.n	8004e82 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e04c      	b.n	8004f1c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	691a      	ldr	r2, [r3, #16]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8c:	b2d2      	uxtb	r2, r2
 8004e8e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e94:	1c5a      	adds	r2, r3, #1
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	f003 0304 	and.w	r3, r3, #4
 8004ebe:	2b04      	cmp	r3, #4
 8004ec0:	d118      	bne.n	8004ef4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	691a      	ldr	r2, [r3, #16]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ecc:	b2d2      	uxtb	r2, r2
 8004ece:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed4:	1c5a      	adds	r2, r3, #1
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	b29a      	uxth	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	3b01      	subs	r3, #1
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f47f aec2 	bne.w	8004c82 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2220      	movs	r2, #32
 8004f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f16:	2300      	movs	r3, #0
 8004f18:	e000      	b.n	8004f1c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004f1a:	2302      	movs	r3, #2
  }
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3728      	adds	r7, #40	; 0x28
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	00010004 	.word	0x00010004

08004f28 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f36:	b2db      	uxtb	r3, r3
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b088      	sub	sp, #32
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	4608      	mov	r0, r1
 8004f4e:	4611      	mov	r1, r2
 8004f50:	461a      	mov	r2, r3
 8004f52:	4603      	mov	r3, r0
 8004f54:	817b      	strh	r3, [r7, #10]
 8004f56:	460b      	mov	r3, r1
 8004f58:	813b      	strh	r3, [r7, #8]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f70:	9300      	str	r3, [sp, #0]
 8004f72:	6a3b      	ldr	r3, [r7, #32]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f7a:	68f8      	ldr	r0, [r7, #12]
 8004f7c:	f000 f95c 	bl	8005238 <I2C_WaitOnFlagUntilTimeout>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00c      	beq.n	8004fa0 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d003      	beq.n	8004f9c <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e05f      	b.n	8005060 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fa0:	897b      	ldrh	r3, [r7, #10]
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004fae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb2:	6a3a      	ldr	r2, [r7, #32]
 8004fb4:	492c      	ldr	r1, [pc, #176]	; (8005068 <I2C_RequestMemoryWrite+0x124>)
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 f995 	bl	80052e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e04c      	b.n	8005060 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	617b      	str	r3, [r7, #20]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	617b      	str	r3, [r7, #20]
 8004fda:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fde:	6a39      	ldr	r1, [r7, #32]
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 f9ff 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00d      	beq.n	8005008 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff0:	2b04      	cmp	r3, #4
 8004ff2:	d107      	bne.n	8005004 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005002:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e02b      	b.n	8005060 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005008:	88fb      	ldrh	r3, [r7, #6]
 800500a:	2b01      	cmp	r3, #1
 800500c:	d105      	bne.n	800501a <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800500e:	893b      	ldrh	r3, [r7, #8]
 8005010:	b2da      	uxtb	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	611a      	str	r2, [r3, #16]
 8005018:	e021      	b.n	800505e <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800501a:	893b      	ldrh	r3, [r7, #8]
 800501c:	0a1b      	lsrs	r3, r3, #8
 800501e:	b29b      	uxth	r3, r3
 8005020:	b2da      	uxtb	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800502a:	6a39      	ldr	r1, [r7, #32]
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f000 f9d9 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00d      	beq.n	8005054 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503c:	2b04      	cmp	r3, #4
 800503e:	d107      	bne.n	8005050 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800504e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e005      	b.n	8005060 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005054:	893b      	ldrh	r3, [r7, #8]
 8005056:	b2da      	uxtb	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800505e:	2300      	movs	r3, #0
}
 8005060:	4618      	mov	r0, r3
 8005062:	3718      	adds	r7, #24
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	00010002 	.word	0x00010002

0800506c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af02      	add	r7, sp, #8
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	4608      	mov	r0, r1
 8005076:	4611      	mov	r1, r2
 8005078:	461a      	mov	r2, r3
 800507a:	4603      	mov	r3, r0
 800507c:	817b      	strh	r3, [r7, #10]
 800507e:	460b      	mov	r3, r1
 8005080:	813b      	strh	r3, [r7, #8]
 8005082:	4613      	mov	r3, r2
 8005084:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005094:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	6a3b      	ldr	r3, [r7, #32]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f000 f8c0 	bl	8005238 <I2C_WaitOnFlagUntilTimeout>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00c      	beq.n	80050d8 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d003      	beq.n	80050d4 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050d2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e0a9      	b.n	800522c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050d8:	897b      	ldrh	r3, [r7, #10]
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	461a      	mov	r2, r3
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050e6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ea:	6a3a      	ldr	r2, [r7, #32]
 80050ec:	4951      	ldr	r1, [pc, #324]	; (8005234 <I2C_RequestMemoryRead+0x1c8>)
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 f8f9 	bl	80052e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e096      	b.n	800522c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050fe:	2300      	movs	r3, #0
 8005100:	617b      	str	r3, [r7, #20]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	617b      	str	r3, [r7, #20]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	617b      	str	r3, [r7, #20]
 8005112:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005116:	6a39      	ldr	r1, [r7, #32]
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f000 f963 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00d      	beq.n	8005140 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005128:	2b04      	cmp	r3, #4
 800512a:	d107      	bne.n	800513c <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800513a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e075      	b.n	800522c <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005140:	88fb      	ldrh	r3, [r7, #6]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d105      	bne.n	8005152 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005146:	893b      	ldrh	r3, [r7, #8]
 8005148:	b2da      	uxtb	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	611a      	str	r2, [r3, #16]
 8005150:	e021      	b.n	8005196 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005152:	893b      	ldrh	r3, [r7, #8]
 8005154:	0a1b      	lsrs	r3, r3, #8
 8005156:	b29b      	uxth	r3, r3
 8005158:	b2da      	uxtb	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005160:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005162:	6a39      	ldr	r1, [r7, #32]
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 f93d 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00d      	beq.n	800518c <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005174:	2b04      	cmp	r3, #4
 8005176:	d107      	bne.n	8005188 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005186:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e04f      	b.n	800522c <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800518c:	893b      	ldrh	r3, [r7, #8]
 800518e:	b2da      	uxtb	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005196:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005198:	6a39      	ldr	r1, [r7, #32]
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f000 f922 	bl	80053e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00d      	beq.n	80051c2 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051aa:	2b04      	cmp	r3, #4
 80051ac:	d107      	bne.n	80051be <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e034      	b.n	800522c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d4:	9300      	str	r3, [sp, #0]
 80051d6:	6a3b      	ldr	r3, [r7, #32]
 80051d8:	2200      	movs	r2, #0
 80051da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051de:	68f8      	ldr	r0, [r7, #12]
 80051e0:	f000 f82a 	bl	8005238 <I2C_WaitOnFlagUntilTimeout>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00c      	beq.n	8005204 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d003      	beq.n	8005200 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e013      	b.n	800522c <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005204:	897b      	ldrh	r3, [r7, #10]
 8005206:	b2db      	uxtb	r3, r3
 8005208:	f043 0301 	orr.w	r3, r3, #1
 800520c:	b2da      	uxtb	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005216:	6a3a      	ldr	r2, [r7, #32]
 8005218:	4906      	ldr	r1, [pc, #24]	; (8005234 <I2C_RequestMemoryRead+0x1c8>)
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f000 f863 	bl	80052e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e000      	b.n	800522c <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3718      	adds	r7, #24
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	00010002 	.word	0x00010002

08005238 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	603b      	str	r3, [r7, #0]
 8005244:	4613      	mov	r3, r2
 8005246:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005248:	e025      	b.n	8005296 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005250:	d021      	beq.n	8005296 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005252:	f7fc fda5 	bl	8001da0 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	429a      	cmp	r2, r3
 8005260:	d302      	bcc.n	8005268 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d116      	bne.n	8005296 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2220      	movs	r2, #32
 8005272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005282:	f043 0220 	orr.w	r2, r3, #32
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e023      	b.n	80052de <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	0c1b      	lsrs	r3, r3, #16
 800529a:	b2db      	uxtb	r3, r3
 800529c:	2b01      	cmp	r3, #1
 800529e:	d10d      	bne.n	80052bc <I2C_WaitOnFlagUntilTimeout+0x84>
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	43da      	mvns	r2, r3
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	4013      	ands	r3, r2
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	bf0c      	ite	eq
 80052b2:	2301      	moveq	r3, #1
 80052b4:	2300      	movne	r3, #0
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	461a      	mov	r2, r3
 80052ba:	e00c      	b.n	80052d6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	43da      	mvns	r2, r3
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	4013      	ands	r3, r2
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	bf0c      	ite	eq
 80052ce:	2301      	moveq	r3, #1
 80052d0:	2300      	movne	r3, #0
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	461a      	mov	r2, r3
 80052d6:	79fb      	ldrb	r3, [r7, #7]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d0b6      	beq.n	800524a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3710      	adds	r7, #16
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b084      	sub	sp, #16
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	60f8      	str	r0, [r7, #12]
 80052ee:	60b9      	str	r1, [r7, #8]
 80052f0:	607a      	str	r2, [r7, #4]
 80052f2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052f4:	e051      	b.n	800539a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005300:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005304:	d123      	bne.n	800534e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005314:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800531e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2220      	movs	r2, #32
 800532a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533a:	f043 0204 	orr.w	r2, r3, #4
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e046      	b.n	80053dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005354:	d021      	beq.n	800539a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005356:	f7fc fd23 	bl	8001da0 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	429a      	cmp	r2, r3
 8005364:	d302      	bcc.n	800536c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d116      	bne.n	800539a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2200      	movs	r2, #0
 8005370:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005386:	f043 0220 	orr.w	r2, r3, #32
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e020      	b.n	80053dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	0c1b      	lsrs	r3, r3, #16
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d10c      	bne.n	80053be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	43da      	mvns	r2, r3
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	4013      	ands	r3, r2
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	bf14      	ite	ne
 80053b6:	2301      	movne	r3, #1
 80053b8:	2300      	moveq	r3, #0
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	e00b      	b.n	80053d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	43da      	mvns	r2, r3
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	4013      	ands	r3, r2
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	bf14      	ite	ne
 80053d0:	2301      	movne	r3, #1
 80053d2:	2300      	moveq	r3, #0
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d18d      	bne.n	80052f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3710      	adds	r7, #16
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053f0:	e02d      	b.n	800544e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f000 f8ce 	bl	8005594 <I2C_IsAcknowledgeFailed>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d001      	beq.n	8005402 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e02d      	b.n	800545e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005408:	d021      	beq.n	800544e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800540a:	f7fc fcc9 	bl	8001da0 <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	429a      	cmp	r2, r3
 8005418:	d302      	bcc.n	8005420 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d116      	bne.n	800544e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2220      	movs	r2, #32
 800542a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543a:	f043 0220 	orr.w	r2, r3, #32
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e007      	b.n	800545e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	695b      	ldr	r3, [r3, #20]
 8005454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005458:	2b80      	cmp	r3, #128	; 0x80
 800545a:	d1ca      	bne.n	80053f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3710      	adds	r7, #16
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}

08005466 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005466:	b580      	push	{r7, lr}
 8005468:	b084      	sub	sp, #16
 800546a:	af00      	add	r7, sp, #0
 800546c:	60f8      	str	r0, [r7, #12]
 800546e:	60b9      	str	r1, [r7, #8]
 8005470:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005472:	e02d      	b.n	80054d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005474:	68f8      	ldr	r0, [r7, #12]
 8005476:	f000 f88d 	bl	8005594 <I2C_IsAcknowledgeFailed>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d001      	beq.n	8005484 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e02d      	b.n	80054e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800548a:	d021      	beq.n	80054d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800548c:	f7fc fc88 	bl	8001da0 <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	68ba      	ldr	r2, [r7, #8]
 8005498:	429a      	cmp	r2, r3
 800549a:	d302      	bcc.n	80054a2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d116      	bne.n	80054d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2220      	movs	r2, #32
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054bc:	f043 0220 	orr.w	r2, r3, #32
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e007      	b.n	80054e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	f003 0304 	and.w	r3, r3, #4
 80054da:	2b04      	cmp	r3, #4
 80054dc:	d1ca      	bne.n	8005474 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054f4:	e042      	b.n	800557c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	f003 0310 	and.w	r3, r3, #16
 8005500:	2b10      	cmp	r3, #16
 8005502:	d119      	bne.n	8005538 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f06f 0210 	mvn.w	r2, #16
 800550c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2220      	movs	r2, #32
 8005518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e029      	b.n	800558c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005538:	f7fc fc32 	bl	8001da0 <HAL_GetTick>
 800553c:	4602      	mov	r2, r0
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	68ba      	ldr	r2, [r7, #8]
 8005544:	429a      	cmp	r2, r3
 8005546:	d302      	bcc.n	800554e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d116      	bne.n	800557c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2220      	movs	r2, #32
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005568:	f043 0220 	orr.w	r2, r3, #32
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e007      	b.n	800558c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005586:	2b40      	cmp	r3, #64	; 0x40
 8005588:	d1b5      	bne.n	80054f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055aa:	d11b      	bne.n	80055e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2220      	movs	r2, #32
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d0:	f043 0204 	orr.w	r2, r3, #4
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	e000      	b.n	80055e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	370c      	adds	r7, #12
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
	...

080055f4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e128      	b.n	8005858 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b00      	cmp	r3, #0
 8005610:	d109      	bne.n	8005626 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a90      	ldr	r2, [pc, #576]	; (8005860 <HAL_I2S_Init+0x26c>)
 800561e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f7fb fb59 	bl	8000cd8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2202      	movs	r2, #2
 800562a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	69db      	ldr	r3, [r3, #28]
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	6812      	ldr	r2, [r2, #0]
 8005638:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800563c:	f023 030f 	bic.w	r3, r3, #15
 8005640:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2202      	movs	r2, #2
 8005648:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	2b02      	cmp	r3, #2
 8005650:	d060      	beq.n	8005714 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d102      	bne.n	8005660 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800565a:	2310      	movs	r3, #16
 800565c:	617b      	str	r3, [r7, #20]
 800565e:	e001      	b.n	8005664 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005660:	2320      	movs	r3, #32
 8005662:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	2b20      	cmp	r3, #32
 800566a:	d802      	bhi.n	8005672 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	005b      	lsls	r3, r3, #1
 8005670:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005672:	2001      	movs	r0, #1
 8005674:	f001 faa6 	bl	8006bc4 <HAL_RCCEx_GetPeriphCLKFreq>
 8005678:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	691b      	ldr	r3, [r3, #16]
 800567e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005682:	d125      	bne.n	80056d0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d010      	beq.n	80056ae <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	fbb2 f2f3 	udiv	r2, r2, r3
 8005696:	4613      	mov	r3, r2
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	4413      	add	r3, r2
 800569c:	005b      	lsls	r3, r3, #1
 800569e:	461a      	mov	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	695b      	ldr	r3, [r3, #20]
 80056a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a8:	3305      	adds	r3, #5
 80056aa:	613b      	str	r3, [r7, #16]
 80056ac:	e01f      	b.n	80056ee <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	00db      	lsls	r3, r3, #3
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80056b8:	4613      	mov	r3, r2
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	4413      	add	r3, r2
 80056be:	005b      	lsls	r3, r3, #1
 80056c0:	461a      	mov	r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	695b      	ldr	r3, [r3, #20]
 80056c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ca:	3305      	adds	r3, #5
 80056cc:	613b      	str	r3, [r7, #16]
 80056ce:	e00e      	b.n	80056ee <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80056d8:	4613      	mov	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4413      	add	r3, r2
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	461a      	mov	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ea:	3305      	adds	r3, #5
 80056ec:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	4a5c      	ldr	r2, [pc, #368]	; (8005864 <HAL_I2S_Init+0x270>)
 80056f2:	fba2 2303 	umull	r2, r3, r2, r3
 80056f6:	08db      	lsrs	r3, r3, #3
 80056f8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	085b      	lsrs	r3, r3, #1
 800570a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	021b      	lsls	r3, r3, #8
 8005710:	61bb      	str	r3, [r7, #24]
 8005712:	e003      	b.n	800571c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005714:	2302      	movs	r3, #2
 8005716:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	2b01      	cmp	r3, #1
 8005720:	d902      	bls.n	8005728 <HAL_I2S_Init+0x134>
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	2bff      	cmp	r3, #255	; 0xff
 8005726:	d907      	bls.n	8005738 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800572c:	f043 0210 	orr.w	r2, r3, #16
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e08f      	b.n	8005858 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	691a      	ldr	r2, [r3, #16]
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	ea42 0103 	orr.w	r1, r2, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	69fa      	ldr	r2, [r7, #28]
 8005748:	430a      	orrs	r2, r1
 800574a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	69db      	ldr	r3, [r3, #28]
 8005752:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005756:	f023 030f 	bic.w	r3, r3, #15
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	6851      	ldr	r1, [r2, #4]
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	6892      	ldr	r2, [r2, #8]
 8005762:	4311      	orrs	r1, r2
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	68d2      	ldr	r2, [r2, #12]
 8005768:	4311      	orrs	r1, r2
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	6992      	ldr	r2, [r2, #24]
 800576e:	430a      	orrs	r2, r1
 8005770:	431a      	orrs	r2, r3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800577a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d161      	bne.n	8005848 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a38      	ldr	r2, [pc, #224]	; (8005868 <HAL_I2S_Init+0x274>)
 8005788:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a37      	ldr	r2, [pc, #220]	; (800586c <HAL_I2S_Init+0x278>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d101      	bne.n	8005798 <HAL_I2S_Init+0x1a4>
 8005794:	4b36      	ldr	r3, [pc, #216]	; (8005870 <HAL_I2S_Init+0x27c>)
 8005796:	e001      	b.n	800579c <HAL_I2S_Init+0x1a8>
 8005798:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800579c:	69db      	ldr	r3, [r3, #28]
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	6812      	ldr	r2, [r2, #0]
 80057a2:	4932      	ldr	r1, [pc, #200]	; (800586c <HAL_I2S_Init+0x278>)
 80057a4:	428a      	cmp	r2, r1
 80057a6:	d101      	bne.n	80057ac <HAL_I2S_Init+0x1b8>
 80057a8:	4a31      	ldr	r2, [pc, #196]	; (8005870 <HAL_I2S_Init+0x27c>)
 80057aa:	e001      	b.n	80057b0 <HAL_I2S_Init+0x1bc>
 80057ac:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80057b0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80057b4:	f023 030f 	bic.w	r3, r3, #15
 80057b8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a2b      	ldr	r2, [pc, #172]	; (800586c <HAL_I2S_Init+0x278>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d101      	bne.n	80057c8 <HAL_I2S_Init+0x1d4>
 80057c4:	4b2a      	ldr	r3, [pc, #168]	; (8005870 <HAL_I2S_Init+0x27c>)
 80057c6:	e001      	b.n	80057cc <HAL_I2S_Init+0x1d8>
 80057c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80057cc:	2202      	movs	r2, #2
 80057ce:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a25      	ldr	r2, [pc, #148]	; (800586c <HAL_I2S_Init+0x278>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d101      	bne.n	80057de <HAL_I2S_Init+0x1ea>
 80057da:	4b25      	ldr	r3, [pc, #148]	; (8005870 <HAL_I2S_Init+0x27c>)
 80057dc:	e001      	b.n	80057e2 <HAL_I2S_Init+0x1ee>
 80057de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80057e2:	69db      	ldr	r3, [r3, #28]
 80057e4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057ee:	d003      	beq.n	80057f8 <HAL_I2S_Init+0x204>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d103      	bne.n	8005800 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80057f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80057fc:	613b      	str	r3, [r7, #16]
 80057fe:	e001      	b.n	8005804 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005800:	2300      	movs	r3, #0
 8005802:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	b299      	uxth	r1, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800581a:	4303      	orrs	r3, r0
 800581c:	b29b      	uxth	r3, r3
 800581e:	430b      	orrs	r3, r1
 8005820:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8005822:	4313      	orrs	r3, r2
 8005824:	b29a      	uxth	r2, r3
 8005826:	897b      	ldrh	r3, [r7, #10]
 8005828:	4313      	orrs	r3, r2
 800582a:	b29b      	uxth	r3, r3
 800582c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005830:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a0d      	ldr	r2, [pc, #52]	; (800586c <HAL_I2S_Init+0x278>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d101      	bne.n	8005840 <HAL_I2S_Init+0x24c>
 800583c:	4b0c      	ldr	r3, [pc, #48]	; (8005870 <HAL_I2S_Init+0x27c>)
 800583e:	e001      	b.n	8005844 <HAL_I2S_Init+0x250>
 8005840:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005844:	897a      	ldrh	r2, [r7, #10]
 8005846:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005856:	2300      	movs	r3, #0
}
 8005858:	4618      	mov	r0, r3
 800585a:	3720      	adds	r7, #32
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	08005b45 	.word	0x08005b45
 8005864:	cccccccd 	.word	0xcccccccd
 8005868:	08005c59 	.word	0x08005c59
 800586c:	40003800 	.word	0x40003800
 8005870:	40003400 	.word	0x40003400

08005874 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	4613      	mov	r3, r2
 8005880:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d002      	beq.n	800588e <HAL_I2S_Transmit_DMA+0x1a>
 8005888:	88fb      	ldrh	r3, [r7, #6]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e08e      	b.n	80059b0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005898:	b2db      	uxtb	r3, r3
 800589a:	2b01      	cmp	r3, #1
 800589c:	d101      	bne.n	80058a2 <HAL_I2S_Transmit_DMA+0x2e>
 800589e:	2302      	movs	r3, #2
 80058a0:	e086      	b.n	80059b0 <HAL_I2S_Transmit_DMA+0x13c>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d005      	beq.n	80058c2 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80058be:	2302      	movs	r3, #2
 80058c0:	e076      	b.n	80059b0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2203      	movs	r2, #3
 80058c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2b03      	cmp	r3, #3
 80058e6:	d002      	beq.n	80058ee <HAL_I2S_Transmit_DMA+0x7a>
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	2b05      	cmp	r3, #5
 80058ec:	d10a      	bne.n	8005904 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 80058ee:	88fb      	ldrh	r3, [r7, #6]
 80058f0:	005b      	lsls	r3, r3, #1
 80058f2:	b29a      	uxth	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80058f8:	88fb      	ldrh	r3, [r7, #6]
 80058fa:	005b      	lsls	r3, r3, #1
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005902:	e005      	b.n	8005910 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	88fa      	ldrh	r2, [r7, #6]
 8005908:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	88fa      	ldrh	r2, [r7, #6]
 800590e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005914:	4a28      	ldr	r2, [pc, #160]	; (80059b8 <HAL_I2S_Transmit_DMA+0x144>)
 8005916:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591c:	4a27      	ldr	r2, [pc, #156]	; (80059bc <HAL_I2S_Transmit_DMA+0x148>)
 800591e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005924:	4a26      	ldr	r2, [pc, #152]	; (80059c0 <HAL_I2S_Transmit_DMA+0x14c>)
 8005926:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005930:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005938:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800593e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005940:	f7fc fc7a 	bl	8002238 <HAL_DMA_Start_IT>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00f      	beq.n	800596a <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800594e:	f043 0208 	orr.w	r2, r3, #8
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e022      	b.n	80059b0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69db      	ldr	r3, [r3, #28]
 8005970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005974:	2b00      	cmp	r3, #0
 8005976:	d107      	bne.n	8005988 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	69da      	ldr	r2, [r3, #28]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005986:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d107      	bne.n	80059a6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f042 0202 	orr.w	r2, r2, #2
 80059a4:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3718      	adds	r7, #24
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	08005a23 	.word	0x08005a23
 80059bc:	080059e1 	.word	0x080059e1
 80059c0:	08005a3f 	.word	0x08005a3f

080059c4 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059d2:	b2db      	uxtb	r3, r3
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	370c      	adds	r7, #12
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ec:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d10e      	bne.n	8005a14 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	685a      	ldr	r2, [r3, #4]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 0202 	bic.w	r2, r2, #2
 8005a04:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005a14:	68f8      	ldr	r0, [r7, #12]
 8005a16:	f7fb ffb5 	bl	8001984 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005a1a:	bf00      	nop
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b084      	sub	sp, #16
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005a30:	68f8      	ldr	r0, [r7, #12]
 8005a32:	f7fb ffb9 	bl	80019a8 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005a36:	bf00      	nop
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b084      	sub	sp, #16
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a4a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	685a      	ldr	r2, [r3, #4]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f022 0203 	bic.w	r2, r2, #3
 8005a5a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a74:	f043 0208 	orr.w	r2, r3, #8
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f7fc f90f 	bl	8001ca0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005a82:	bf00      	nop
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}

08005a8a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005a8a:	b580      	push	{r7, lr}
 8005a8c:	b082      	sub	sp, #8
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a96:	881a      	ldrh	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa2:	1c9a      	adds	r2, r3, #2
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10e      	bne.n	8005ade <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	685a      	ldr	r2, [r3, #4]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005ace:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f7fb ff53 	bl	8001984 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005ade:	bf00      	nop
 8005ae0:	3708      	adds	r7, #8
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b082      	sub	sp, #8
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68da      	ldr	r2, [r3, #12]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af8:	b292      	uxth	r2, r2
 8005afa:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b00:	1c9a      	adds	r2, r3, #2
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10e      	bne.n	8005b3c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	685a      	ldr	r2, [r3, #4]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005b2c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2201      	movs	r2, #1
 8005b32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f7fc f89a 	bl	8001c70 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005b3c:	bf00      	nop
 8005b3e:	3708      	adds	r7, #8
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	2b04      	cmp	r3, #4
 8005b5e:	d13a      	bne.n	8005bd6 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d109      	bne.n	8005b7e <I2S_IRQHandler+0x3a>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b74:	2b40      	cmp	r3, #64	; 0x40
 8005b76:	d102      	bne.n	8005b7e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f7ff ffb4 	bl	8005ae6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b84:	2b40      	cmp	r3, #64	; 0x40
 8005b86:	d126      	bne.n	8005bd6 <I2S_IRQHandler+0x92>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f003 0320 	and.w	r3, r3, #32
 8005b92:	2b20      	cmp	r3, #32
 8005b94:	d11f      	bne.n	8005bd6 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005ba4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	613b      	str	r3, [r7, #16]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	613b      	str	r3, [r7, #16]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	613b      	str	r3, [r7, #16]
 8005bba:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bc8:	f043 0202 	orr.w	r2, r3, #2
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f7fc f865 	bl	8001ca0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b03      	cmp	r3, #3
 8005be0:	d136      	bne.n	8005c50 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d109      	bne.n	8005c00 <I2S_IRQHandler+0xbc>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bf6:	2b80      	cmp	r3, #128	; 0x80
 8005bf8:	d102      	bne.n	8005c00 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f7ff ff45 	bl	8005a8a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f003 0308 	and.w	r3, r3, #8
 8005c06:	2b08      	cmp	r3, #8
 8005c08:	d122      	bne.n	8005c50 <I2S_IRQHandler+0x10c>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f003 0320 	and.w	r3, r3, #32
 8005c14:	2b20      	cmp	r3, #32
 8005c16:	d11b      	bne.n	8005c50 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005c26:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005c28:	2300      	movs	r3, #0
 8005c2a:	60fb      	str	r3, [r7, #12]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	60fb      	str	r3, [r7, #12]
 8005c34:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c42:	f043 0204 	orr.w	r2, r3, #4
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f7fc f828 	bl	8001ca0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005c50:	bf00      	nop
 8005c52:	3718      	adds	r7, #24
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b088      	sub	sp, #32
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4aa2      	ldr	r2, [pc, #648]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d101      	bne.n	8005c76 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005c72:	4ba2      	ldr	r3, [pc, #648]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005c74:	e001      	b.n	8005c7a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005c76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a9b      	ldr	r2, [pc, #620]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d101      	bne.n	8005c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005c90:	4b9a      	ldr	r3, [pc, #616]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005c92:	e001      	b.n	8005c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005c94:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ca4:	d004      	beq.n	8005cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f040 8099 	bne.w	8005de2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	f003 0302 	and.w	r3, r3, #2
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d107      	bne.n	8005cca <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d002      	beq.n	8005cca <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 f925 	bl	8005f14 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005cca:	69bb      	ldr	r3, [r7, #24]
 8005ccc:	f003 0301 	and.w	r3, r3, #1
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d107      	bne.n	8005ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d002      	beq.n	8005ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 f9c8 	bl	8006074 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cea:	2b40      	cmp	r3, #64	; 0x40
 8005cec:	d13a      	bne.n	8005d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	f003 0320 	and.w	r3, r3, #32
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d035      	beq.n	8005d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a7e      	ldr	r2, [pc, #504]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d101      	bne.n	8005d06 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005d02:	4b7e      	ldr	r3, [pc, #504]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005d04:	e001      	b.n	8005d0a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005d06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d0a:	685a      	ldr	r2, [r3, #4]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4979      	ldr	r1, [pc, #484]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005d12:	428b      	cmp	r3, r1
 8005d14:	d101      	bne.n	8005d1a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005d16:	4b79      	ldr	r3, [pc, #484]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005d18:	e001      	b.n	8005d1e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005d1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d1e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005d22:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685a      	ldr	r2, [r3, #4]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d32:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005d34:	2300      	movs	r3, #0
 8005d36:	60fb      	str	r3, [r7, #12]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68db      	ldr	r3, [r3, #12]
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	60fb      	str	r3, [r7, #12]
 8005d48:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d56:	f043 0202 	orr.w	r2, r3, #2
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7fb ff9e 	bl	8001ca0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	f003 0308 	and.w	r3, r3, #8
 8005d6a:	2b08      	cmp	r3, #8
 8005d6c:	f040 80be 	bne.w	8005eec <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	f003 0320 	and.w	r3, r3, #32
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	f000 80b8 	beq.w	8005eec <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d8a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a59      	ldr	r2, [pc, #356]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d101      	bne.n	8005d9a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005d96:	4b59      	ldr	r3, [pc, #356]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005d98:	e001      	b.n	8005d9e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005d9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4954      	ldr	r1, [pc, #336]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005da6:	428b      	cmp	r3, r1
 8005da8:	d101      	bne.n	8005dae <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005daa:	4b54      	ldr	r3, [pc, #336]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005dac:	e001      	b.n	8005db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005dae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005db2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005db6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005db8:	2300      	movs	r3, #0
 8005dba:	60bb      	str	r3, [r7, #8]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	60bb      	str	r3, [r7, #8]
 8005dc4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd2:	f043 0204 	orr.w	r2, r3, #4
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f7fb ff60 	bl	8001ca0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005de0:	e084      	b.n	8005eec <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	f003 0302 	and.w	r3, r3, #2
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d107      	bne.n	8005dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d002      	beq.n	8005dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 f8be 	bl	8005f78 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d107      	bne.n	8005e16 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d002      	beq.n	8005e16 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 f8fd 	bl	8006010 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e1c:	2b40      	cmp	r3, #64	; 0x40
 8005e1e:	d12f      	bne.n	8005e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f003 0320 	and.w	r3, r3, #32
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d02a      	beq.n	8005e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	685a      	ldr	r2, [r3, #4]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005e38:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a2e      	ldr	r2, [pc, #184]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d101      	bne.n	8005e48 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005e44:	4b2d      	ldr	r3, [pc, #180]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005e46:	e001      	b.n	8005e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005e48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005e4c:	685a      	ldr	r2, [r3, #4]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4929      	ldr	r1, [pc, #164]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005e54:	428b      	cmp	r3, r1
 8005e56:	d101      	bne.n	8005e5c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005e58:	4b28      	ldr	r3, [pc, #160]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005e5a:	e001      	b.n	8005e60 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005e5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005e60:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005e64:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e72:	f043 0202 	orr.w	r2, r3, #2
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f7fb ff10 	bl	8001ca0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	f003 0308 	and.w	r3, r3, #8
 8005e86:	2b08      	cmp	r3, #8
 8005e88:	d131      	bne.n	8005eee <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	f003 0320 	and.w	r3, r3, #32
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d02c      	beq.n	8005eee <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a17      	ldr	r2, [pc, #92]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d101      	bne.n	8005ea2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005e9e:	4b17      	ldr	r3, [pc, #92]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005ea0:	e001      	b.n	8005ea6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005ea2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ea6:	685a      	ldr	r2, [r3, #4]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4912      	ldr	r1, [pc, #72]	; (8005ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005eae:	428b      	cmp	r3, r1
 8005eb0:	d101      	bne.n	8005eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8005eb2:	4b12      	ldr	r3, [pc, #72]	; (8005efc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005eb4:	e001      	b.n	8005eba <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8005eb6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005eba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005ebe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005ece:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005edc:	f043 0204 	orr.w	r2, r3, #4
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f7fb fedb 	bl	8001ca0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005eea:	e000      	b.n	8005eee <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005eec:	bf00      	nop
}
 8005eee:	bf00      	nop
 8005ef0:	3720      	adds	r7, #32
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	40003800 	.word	0x40003800
 8005efc:	40003400 	.word	0x40003400

08005f00 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f20:	1c99      	adds	r1, r3, #2
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	6251      	str	r1, [r2, #36]	; 0x24
 8005f26:	881a      	ldrh	r2, [r3, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	3b01      	subs	r3, #1
 8005f36:	b29a      	uxth	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d113      	bne.n	8005f6e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005f54:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d106      	bne.n	8005f6e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f7ff ffc9 	bl	8005f00 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005f6e:	bf00      	nop
 8005f70:	3708      	adds	r7, #8
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
	...

08005f78 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f84:	1c99      	adds	r1, r3, #2
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	6251      	str	r1, [r2, #36]	; 0x24
 8005f8a:	8819      	ldrh	r1, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a1d      	ldr	r2, [pc, #116]	; (8006008 <I2SEx_TxISR_I2SExt+0x90>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d101      	bne.n	8005f9a <I2SEx_TxISR_I2SExt+0x22>
 8005f96:	4b1d      	ldr	r3, [pc, #116]	; (800600c <I2SEx_TxISR_I2SExt+0x94>)
 8005f98:	e001      	b.n	8005f9e <I2SEx_TxISR_I2SExt+0x26>
 8005f9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f9e:	460a      	mov	r2, r1
 8005fa0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d121      	bne.n	8005ffe <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a12      	ldr	r2, [pc, #72]	; (8006008 <I2SEx_TxISR_I2SExt+0x90>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d101      	bne.n	8005fc8 <I2SEx_TxISR_I2SExt+0x50>
 8005fc4:	4b11      	ldr	r3, [pc, #68]	; (800600c <I2SEx_TxISR_I2SExt+0x94>)
 8005fc6:	e001      	b.n	8005fcc <I2SEx_TxISR_I2SExt+0x54>
 8005fc8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005fcc:	685a      	ldr	r2, [r3, #4]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	490d      	ldr	r1, [pc, #52]	; (8006008 <I2SEx_TxISR_I2SExt+0x90>)
 8005fd4:	428b      	cmp	r3, r1
 8005fd6:	d101      	bne.n	8005fdc <I2SEx_TxISR_I2SExt+0x64>
 8005fd8:	4b0c      	ldr	r3, [pc, #48]	; (800600c <I2SEx_TxISR_I2SExt+0x94>)
 8005fda:	e001      	b.n	8005fe0 <I2SEx_TxISR_I2SExt+0x68>
 8005fdc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005fe0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005fe4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d106      	bne.n	8005ffe <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f7ff ff81 	bl	8005f00 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ffe:	bf00      	nop
 8006000:	3708      	adds	r7, #8
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	40003800 	.word	0x40003800
 800600c:	40003400 	.word	0x40003400

08006010 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68d8      	ldr	r0, [r3, #12]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006022:	1c99      	adds	r1, r3, #2
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006028:	b282      	uxth	r2, r0
 800602a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006030:	b29b      	uxth	r3, r3
 8006032:	3b01      	subs	r3, #1
 8006034:	b29a      	uxth	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800603e:	b29b      	uxth	r3, r3
 8006040:	2b00      	cmp	r3, #0
 8006042:	d113      	bne.n	800606c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	685a      	ldr	r2, [r3, #4]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006052:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006058:	b29b      	uxth	r3, r3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d106      	bne.n	800606c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f7ff ff4a 	bl	8005f00 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800606c:	bf00      	nop
 800606e:	3708      	adds	r7, #8
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b082      	sub	sp, #8
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a20      	ldr	r2, [pc, #128]	; (8006104 <I2SEx_RxISR_I2SExt+0x90>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d101      	bne.n	800608a <I2SEx_RxISR_I2SExt+0x16>
 8006086:	4b20      	ldr	r3, [pc, #128]	; (8006108 <I2SEx_RxISR_I2SExt+0x94>)
 8006088:	e001      	b.n	800608e <I2SEx_RxISR_I2SExt+0x1a>
 800608a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800608e:	68d8      	ldr	r0, [r3, #12]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006094:	1c99      	adds	r1, r3, #2
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	62d1      	str	r1, [r2, #44]	; 0x2c
 800609a:	b282      	uxth	r2, r0
 800609c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	3b01      	subs	r3, #1
 80060a6:	b29a      	uxth	r2, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d121      	bne.n	80060fa <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a12      	ldr	r2, [pc, #72]	; (8006104 <I2SEx_RxISR_I2SExt+0x90>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d101      	bne.n	80060c4 <I2SEx_RxISR_I2SExt+0x50>
 80060c0:	4b11      	ldr	r3, [pc, #68]	; (8006108 <I2SEx_RxISR_I2SExt+0x94>)
 80060c2:	e001      	b.n	80060c8 <I2SEx_RxISR_I2SExt+0x54>
 80060c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060c8:	685a      	ldr	r2, [r3, #4]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	490d      	ldr	r1, [pc, #52]	; (8006104 <I2SEx_RxISR_I2SExt+0x90>)
 80060d0:	428b      	cmp	r3, r1
 80060d2:	d101      	bne.n	80060d8 <I2SEx_RxISR_I2SExt+0x64>
 80060d4:	4b0c      	ldr	r3, [pc, #48]	; (8006108 <I2SEx_RxISR_I2SExt+0x94>)
 80060d6:	e001      	b.n	80060dc <I2SEx_RxISR_I2SExt+0x68>
 80060d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060dc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80060e0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d106      	bne.n	80060fa <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f7ff ff03 	bl	8005f00 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80060fa:	bf00      	nop
 80060fc:	3708      	adds	r7, #8
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	40003800 	.word	0x40003800
 8006108:	40003400 	.word	0x40003400

0800610c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b086      	sub	sp, #24
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d101      	bne.n	800611e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e25b      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	2b00      	cmp	r3, #0
 8006128:	d075      	beq.n	8006216 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800612a:	4ba3      	ldr	r3, [pc, #652]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	f003 030c 	and.w	r3, r3, #12
 8006132:	2b04      	cmp	r3, #4
 8006134:	d00c      	beq.n	8006150 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006136:	4ba0      	ldr	r3, [pc, #640]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800613e:	2b08      	cmp	r3, #8
 8006140:	d112      	bne.n	8006168 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006142:	4b9d      	ldr	r3, [pc, #628]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800614a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800614e:	d10b      	bne.n	8006168 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006150:	4b99      	ldr	r3, [pc, #612]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d05b      	beq.n	8006214 <HAL_RCC_OscConfig+0x108>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d157      	bne.n	8006214 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	e236      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006170:	d106      	bne.n	8006180 <HAL_RCC_OscConfig+0x74>
 8006172:	4b91      	ldr	r3, [pc, #580]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a90      	ldr	r2, [pc, #576]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006178:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800617c:	6013      	str	r3, [r2, #0]
 800617e:	e01d      	b.n	80061bc <HAL_RCC_OscConfig+0xb0>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006188:	d10c      	bne.n	80061a4 <HAL_RCC_OscConfig+0x98>
 800618a:	4b8b      	ldr	r3, [pc, #556]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a8a      	ldr	r2, [pc, #552]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006190:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006194:	6013      	str	r3, [r2, #0]
 8006196:	4b88      	ldr	r3, [pc, #544]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a87      	ldr	r2, [pc, #540]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 800619c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061a0:	6013      	str	r3, [r2, #0]
 80061a2:	e00b      	b.n	80061bc <HAL_RCC_OscConfig+0xb0>
 80061a4:	4b84      	ldr	r3, [pc, #528]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a83      	ldr	r2, [pc, #524]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 80061aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061ae:	6013      	str	r3, [r2, #0]
 80061b0:	4b81      	ldr	r3, [pc, #516]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a80      	ldr	r2, [pc, #512]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 80061b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d013      	beq.n	80061ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c4:	f7fb fdec 	bl	8001da0 <HAL_GetTick>
 80061c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061ca:	e008      	b.n	80061de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061cc:	f7fb fde8 	bl	8001da0 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	2b64      	cmp	r3, #100	; 0x64
 80061d8:	d901      	bls.n	80061de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e1fb      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061de:	4b76      	ldr	r3, [pc, #472]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d0f0      	beq.n	80061cc <HAL_RCC_OscConfig+0xc0>
 80061ea:	e014      	b.n	8006216 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ec:	f7fb fdd8 	bl	8001da0 <HAL_GetTick>
 80061f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061f2:	e008      	b.n	8006206 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061f4:	f7fb fdd4 	bl	8001da0 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b64      	cmp	r3, #100	; 0x64
 8006200:	d901      	bls.n	8006206 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e1e7      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006206:	4b6c      	ldr	r3, [pc, #432]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1f0      	bne.n	80061f4 <HAL_RCC_OscConfig+0xe8>
 8006212:	e000      	b.n	8006216 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006214:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	2b00      	cmp	r3, #0
 8006220:	d063      	beq.n	80062ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006222:	4b65      	ldr	r3, [pc, #404]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f003 030c 	and.w	r3, r3, #12
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00b      	beq.n	8006246 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800622e:	4b62      	ldr	r3, [pc, #392]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006236:	2b08      	cmp	r3, #8
 8006238:	d11c      	bne.n	8006274 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800623a:	4b5f      	ldr	r3, [pc, #380]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d116      	bne.n	8006274 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006246:	4b5c      	ldr	r3, [pc, #368]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	2b00      	cmp	r3, #0
 8006250:	d005      	beq.n	800625e <HAL_RCC_OscConfig+0x152>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	2b01      	cmp	r3, #1
 8006258:	d001      	beq.n	800625e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e1bb      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800625e:	4b56      	ldr	r3, [pc, #344]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	00db      	lsls	r3, r3, #3
 800626c:	4952      	ldr	r1, [pc, #328]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 800626e:	4313      	orrs	r3, r2
 8006270:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006272:	e03a      	b.n	80062ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d020      	beq.n	80062be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800627c:	4b4f      	ldr	r3, [pc, #316]	; (80063bc <HAL_RCC_OscConfig+0x2b0>)
 800627e:	2201      	movs	r2, #1
 8006280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006282:	f7fb fd8d 	bl	8001da0 <HAL_GetTick>
 8006286:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006288:	e008      	b.n	800629c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800628a:	f7fb fd89 	bl	8001da0 <HAL_GetTick>
 800628e:	4602      	mov	r2, r0
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	1ad3      	subs	r3, r2, r3
 8006294:	2b02      	cmp	r3, #2
 8006296:	d901      	bls.n	800629c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	e19c      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800629c:	4b46      	ldr	r3, [pc, #280]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0302 	and.w	r3, r3, #2
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d0f0      	beq.n	800628a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062a8:	4b43      	ldr	r3, [pc, #268]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	00db      	lsls	r3, r3, #3
 80062b6:	4940      	ldr	r1, [pc, #256]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 80062b8:	4313      	orrs	r3, r2
 80062ba:	600b      	str	r3, [r1, #0]
 80062bc:	e015      	b.n	80062ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062be:	4b3f      	ldr	r3, [pc, #252]	; (80063bc <HAL_RCC_OscConfig+0x2b0>)
 80062c0:	2200      	movs	r2, #0
 80062c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c4:	f7fb fd6c 	bl	8001da0 <HAL_GetTick>
 80062c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062ca:	e008      	b.n	80062de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062cc:	f7fb fd68 	bl	8001da0 <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d901      	bls.n	80062de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e17b      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062de:	4b36      	ldr	r3, [pc, #216]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1f0      	bne.n	80062cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0308 	and.w	r3, r3, #8
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d030      	beq.n	8006358 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d016      	beq.n	800632c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062fe:	4b30      	ldr	r3, [pc, #192]	; (80063c0 <HAL_RCC_OscConfig+0x2b4>)
 8006300:	2201      	movs	r2, #1
 8006302:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006304:	f7fb fd4c 	bl	8001da0 <HAL_GetTick>
 8006308:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800630a:	e008      	b.n	800631e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800630c:	f7fb fd48 	bl	8001da0 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	2b02      	cmp	r3, #2
 8006318:	d901      	bls.n	800631e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e15b      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800631e:	4b26      	ldr	r3, [pc, #152]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006322:	f003 0302 	and.w	r3, r3, #2
 8006326:	2b00      	cmp	r3, #0
 8006328:	d0f0      	beq.n	800630c <HAL_RCC_OscConfig+0x200>
 800632a:	e015      	b.n	8006358 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800632c:	4b24      	ldr	r3, [pc, #144]	; (80063c0 <HAL_RCC_OscConfig+0x2b4>)
 800632e:	2200      	movs	r2, #0
 8006330:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006332:	f7fb fd35 	bl	8001da0 <HAL_GetTick>
 8006336:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006338:	e008      	b.n	800634c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800633a:	f7fb fd31 	bl	8001da0 <HAL_GetTick>
 800633e:	4602      	mov	r2, r0
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	1ad3      	subs	r3, r2, r3
 8006344:	2b02      	cmp	r3, #2
 8006346:	d901      	bls.n	800634c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006348:	2303      	movs	r3, #3
 800634a:	e144      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800634c:	4b1a      	ldr	r3, [pc, #104]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 800634e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006350:	f003 0302 	and.w	r3, r3, #2
 8006354:	2b00      	cmp	r3, #0
 8006356:	d1f0      	bne.n	800633a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 0304 	and.w	r3, r3, #4
 8006360:	2b00      	cmp	r3, #0
 8006362:	f000 80a0 	beq.w	80064a6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006366:	2300      	movs	r3, #0
 8006368:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800636a:	4b13      	ldr	r3, [pc, #76]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 800636c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d10f      	bne.n	8006396 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006376:	2300      	movs	r3, #0
 8006378:	60bb      	str	r3, [r7, #8]
 800637a:	4b0f      	ldr	r3, [pc, #60]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 800637c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637e:	4a0e      	ldr	r2, [pc, #56]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006384:	6413      	str	r3, [r2, #64]	; 0x40
 8006386:	4b0c      	ldr	r3, [pc, #48]	; (80063b8 <HAL_RCC_OscConfig+0x2ac>)
 8006388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800638e:	60bb      	str	r3, [r7, #8]
 8006390:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006392:	2301      	movs	r3, #1
 8006394:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006396:	4b0b      	ldr	r3, [pc, #44]	; (80063c4 <HAL_RCC_OscConfig+0x2b8>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d121      	bne.n	80063e6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063a2:	4b08      	ldr	r3, [pc, #32]	; (80063c4 <HAL_RCC_OscConfig+0x2b8>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a07      	ldr	r2, [pc, #28]	; (80063c4 <HAL_RCC_OscConfig+0x2b8>)
 80063a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063ae:	f7fb fcf7 	bl	8001da0 <HAL_GetTick>
 80063b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063b4:	e011      	b.n	80063da <HAL_RCC_OscConfig+0x2ce>
 80063b6:	bf00      	nop
 80063b8:	40023800 	.word	0x40023800
 80063bc:	42470000 	.word	0x42470000
 80063c0:	42470e80 	.word	0x42470e80
 80063c4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063c8:	f7fb fcea 	bl	8001da0 <HAL_GetTick>
 80063cc:	4602      	mov	r2, r0
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d901      	bls.n	80063da <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e0fd      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063da:	4b81      	ldr	r3, [pc, #516]	; (80065e0 <HAL_RCC_OscConfig+0x4d4>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d0f0      	beq.n	80063c8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d106      	bne.n	80063fc <HAL_RCC_OscConfig+0x2f0>
 80063ee:	4b7d      	ldr	r3, [pc, #500]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 80063f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f2:	4a7c      	ldr	r2, [pc, #496]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 80063f4:	f043 0301 	orr.w	r3, r3, #1
 80063f8:	6713      	str	r3, [r2, #112]	; 0x70
 80063fa:	e01c      	b.n	8006436 <HAL_RCC_OscConfig+0x32a>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	2b05      	cmp	r3, #5
 8006402:	d10c      	bne.n	800641e <HAL_RCC_OscConfig+0x312>
 8006404:	4b77      	ldr	r3, [pc, #476]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 8006406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006408:	4a76      	ldr	r2, [pc, #472]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 800640a:	f043 0304 	orr.w	r3, r3, #4
 800640e:	6713      	str	r3, [r2, #112]	; 0x70
 8006410:	4b74      	ldr	r3, [pc, #464]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 8006412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006414:	4a73      	ldr	r2, [pc, #460]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 8006416:	f043 0301 	orr.w	r3, r3, #1
 800641a:	6713      	str	r3, [r2, #112]	; 0x70
 800641c:	e00b      	b.n	8006436 <HAL_RCC_OscConfig+0x32a>
 800641e:	4b71      	ldr	r3, [pc, #452]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 8006420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006422:	4a70      	ldr	r2, [pc, #448]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 8006424:	f023 0301 	bic.w	r3, r3, #1
 8006428:	6713      	str	r3, [r2, #112]	; 0x70
 800642a:	4b6e      	ldr	r3, [pc, #440]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 800642c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800642e:	4a6d      	ldr	r2, [pc, #436]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 8006430:	f023 0304 	bic.w	r3, r3, #4
 8006434:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d015      	beq.n	800646a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800643e:	f7fb fcaf 	bl	8001da0 <HAL_GetTick>
 8006442:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006444:	e00a      	b.n	800645c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006446:	f7fb fcab 	bl	8001da0 <HAL_GetTick>
 800644a:	4602      	mov	r2, r0
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	1ad3      	subs	r3, r2, r3
 8006450:	f241 3288 	movw	r2, #5000	; 0x1388
 8006454:	4293      	cmp	r3, r2
 8006456:	d901      	bls.n	800645c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	e0bc      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800645c:	4b61      	ldr	r3, [pc, #388]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 800645e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006460:	f003 0302 	and.w	r3, r3, #2
 8006464:	2b00      	cmp	r3, #0
 8006466:	d0ee      	beq.n	8006446 <HAL_RCC_OscConfig+0x33a>
 8006468:	e014      	b.n	8006494 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800646a:	f7fb fc99 	bl	8001da0 <HAL_GetTick>
 800646e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006470:	e00a      	b.n	8006488 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006472:	f7fb fc95 	bl	8001da0 <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006480:	4293      	cmp	r3, r2
 8006482:	d901      	bls.n	8006488 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e0a6      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006488:	4b56      	ldr	r3, [pc, #344]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 800648a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800648c:	f003 0302 	and.w	r3, r3, #2
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1ee      	bne.n	8006472 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006494:	7dfb      	ldrb	r3, [r7, #23]
 8006496:	2b01      	cmp	r3, #1
 8006498:	d105      	bne.n	80064a6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800649a:	4b52      	ldr	r3, [pc, #328]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 800649c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649e:	4a51      	ldr	r2, [pc, #324]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 80064a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f000 8092 	beq.w	80065d4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80064b0:	4b4c      	ldr	r3, [pc, #304]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f003 030c 	and.w	r3, r3, #12
 80064b8:	2b08      	cmp	r3, #8
 80064ba:	d05c      	beq.n	8006576 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	699b      	ldr	r3, [r3, #24]
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	d141      	bne.n	8006548 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064c4:	4b48      	ldr	r3, [pc, #288]	; (80065e8 <HAL_RCC_OscConfig+0x4dc>)
 80064c6:	2200      	movs	r2, #0
 80064c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064ca:	f7fb fc69 	bl	8001da0 <HAL_GetTick>
 80064ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064d0:	e008      	b.n	80064e4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064d2:	f7fb fc65 	bl	8001da0 <HAL_GetTick>
 80064d6:	4602      	mov	r2, r0
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	2b02      	cmp	r3, #2
 80064de:	d901      	bls.n	80064e4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80064e0:	2303      	movs	r3, #3
 80064e2:	e078      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064e4:	4b3f      	ldr	r3, [pc, #252]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1f0      	bne.n	80064d2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	69da      	ldr	r2, [r3, #28]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	431a      	orrs	r2, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fe:	019b      	lsls	r3, r3, #6
 8006500:	431a      	orrs	r2, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006506:	085b      	lsrs	r3, r3, #1
 8006508:	3b01      	subs	r3, #1
 800650a:	041b      	lsls	r3, r3, #16
 800650c:	431a      	orrs	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006512:	061b      	lsls	r3, r3, #24
 8006514:	4933      	ldr	r1, [pc, #204]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 8006516:	4313      	orrs	r3, r2
 8006518:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800651a:	4b33      	ldr	r3, [pc, #204]	; (80065e8 <HAL_RCC_OscConfig+0x4dc>)
 800651c:	2201      	movs	r2, #1
 800651e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006520:	f7fb fc3e 	bl	8001da0 <HAL_GetTick>
 8006524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006526:	e008      	b.n	800653a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006528:	f7fb fc3a 	bl	8001da0 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	2b02      	cmp	r3, #2
 8006534:	d901      	bls.n	800653a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e04d      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800653a:	4b2a      	ldr	r3, [pc, #168]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d0f0      	beq.n	8006528 <HAL_RCC_OscConfig+0x41c>
 8006546:	e045      	b.n	80065d4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006548:	4b27      	ldr	r3, [pc, #156]	; (80065e8 <HAL_RCC_OscConfig+0x4dc>)
 800654a:	2200      	movs	r2, #0
 800654c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800654e:	f7fb fc27 	bl	8001da0 <HAL_GetTick>
 8006552:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006554:	e008      	b.n	8006568 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006556:	f7fb fc23 	bl	8001da0 <HAL_GetTick>
 800655a:	4602      	mov	r2, r0
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	2b02      	cmp	r3, #2
 8006562:	d901      	bls.n	8006568 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e036      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006568:	4b1e      	ldr	r3, [pc, #120]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1f0      	bne.n	8006556 <HAL_RCC_OscConfig+0x44a>
 8006574:	e02e      	b.n	80065d4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	2b01      	cmp	r3, #1
 800657c:	d101      	bne.n	8006582 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e029      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006582:	4b18      	ldr	r3, [pc, #96]	; (80065e4 <HAL_RCC_OscConfig+0x4d8>)
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	69db      	ldr	r3, [r3, #28]
 8006592:	429a      	cmp	r2, r3
 8006594:	d11c      	bne.n	80065d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d115      	bne.n	80065d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80065a4:	68fa      	ldr	r2, [r7, #12]
 80065a6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80065aa:	4013      	ands	r3, r2
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d10d      	bne.n	80065d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80065be:	429a      	cmp	r2, r3
 80065c0:	d106      	bne.n	80065d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d001      	beq.n	80065d4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e000      	b.n	80065d6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3718      	adds	r7, #24
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	40007000 	.word	0x40007000
 80065e4:	40023800 	.word	0x40023800
 80065e8:	42470060 	.word	0x42470060

080065ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b084      	sub	sp, #16
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d101      	bne.n	8006600 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	e0cc      	b.n	800679a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006600:	4b68      	ldr	r3, [pc, #416]	; (80067a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f003 030f 	and.w	r3, r3, #15
 8006608:	683a      	ldr	r2, [r7, #0]
 800660a:	429a      	cmp	r2, r3
 800660c:	d90c      	bls.n	8006628 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800660e:	4b65      	ldr	r3, [pc, #404]	; (80067a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006610:	683a      	ldr	r2, [r7, #0]
 8006612:	b2d2      	uxtb	r2, r2
 8006614:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006616:	4b63      	ldr	r3, [pc, #396]	; (80067a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 030f 	and.w	r3, r3, #15
 800661e:	683a      	ldr	r2, [r7, #0]
 8006620:	429a      	cmp	r2, r3
 8006622:	d001      	beq.n	8006628 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e0b8      	b.n	800679a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 0302 	and.w	r3, r3, #2
 8006630:	2b00      	cmp	r3, #0
 8006632:	d020      	beq.n	8006676 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0304 	and.w	r3, r3, #4
 800663c:	2b00      	cmp	r3, #0
 800663e:	d005      	beq.n	800664c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006640:	4b59      	ldr	r3, [pc, #356]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	4a58      	ldr	r2, [pc, #352]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006646:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800664a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f003 0308 	and.w	r3, r3, #8
 8006654:	2b00      	cmp	r3, #0
 8006656:	d005      	beq.n	8006664 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006658:	4b53      	ldr	r3, [pc, #332]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	4a52      	ldr	r2, [pc, #328]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 800665e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006662:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006664:	4b50      	ldr	r3, [pc, #320]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	494d      	ldr	r1, [pc, #308]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006672:	4313      	orrs	r3, r2
 8006674:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	2b00      	cmp	r3, #0
 8006680:	d044      	beq.n	800670c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d107      	bne.n	800669a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800668a:	4b47      	ldr	r3, [pc, #284]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006692:	2b00      	cmp	r3, #0
 8006694:	d119      	bne.n	80066ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e07f      	b.n	800679a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d003      	beq.n	80066aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066a6:	2b03      	cmp	r3, #3
 80066a8:	d107      	bne.n	80066ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066aa:	4b3f      	ldr	r3, [pc, #252]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d109      	bne.n	80066ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e06f      	b.n	800679a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066ba:	4b3b      	ldr	r3, [pc, #236]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d101      	bne.n	80066ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e067      	b.n	800679a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066ca:	4b37      	ldr	r3, [pc, #220]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f023 0203 	bic.w	r2, r3, #3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	4934      	ldr	r1, [pc, #208]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 80066d8:	4313      	orrs	r3, r2
 80066da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066dc:	f7fb fb60 	bl	8001da0 <HAL_GetTick>
 80066e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066e2:	e00a      	b.n	80066fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066e4:	f7fb fb5c 	bl	8001da0 <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d901      	bls.n	80066fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	e04f      	b.n	800679a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066fa:	4b2b      	ldr	r3, [pc, #172]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f003 020c 	and.w	r2, r3, #12
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	429a      	cmp	r2, r3
 800670a:	d1eb      	bne.n	80066e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800670c:	4b25      	ldr	r3, [pc, #148]	; (80067a4 <HAL_RCC_ClockConfig+0x1b8>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 030f 	and.w	r3, r3, #15
 8006714:	683a      	ldr	r2, [r7, #0]
 8006716:	429a      	cmp	r2, r3
 8006718:	d20c      	bcs.n	8006734 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800671a:	4b22      	ldr	r3, [pc, #136]	; (80067a4 <HAL_RCC_ClockConfig+0x1b8>)
 800671c:	683a      	ldr	r2, [r7, #0]
 800671e:	b2d2      	uxtb	r2, r2
 8006720:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006722:	4b20      	ldr	r3, [pc, #128]	; (80067a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 030f 	and.w	r3, r3, #15
 800672a:	683a      	ldr	r2, [r7, #0]
 800672c:	429a      	cmp	r2, r3
 800672e:	d001      	beq.n	8006734 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e032      	b.n	800679a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0304 	and.w	r3, r3, #4
 800673c:	2b00      	cmp	r3, #0
 800673e:	d008      	beq.n	8006752 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006740:	4b19      	ldr	r3, [pc, #100]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	4916      	ldr	r1, [pc, #88]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 800674e:	4313      	orrs	r3, r2
 8006750:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0308 	and.w	r3, r3, #8
 800675a:	2b00      	cmp	r3, #0
 800675c:	d009      	beq.n	8006772 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800675e:	4b12      	ldr	r3, [pc, #72]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	00db      	lsls	r3, r3, #3
 800676c:	490e      	ldr	r1, [pc, #56]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 800676e:	4313      	orrs	r3, r2
 8006770:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006772:	f000 f821 	bl	80067b8 <HAL_RCC_GetSysClockFreq>
 8006776:	4601      	mov	r1, r0
 8006778:	4b0b      	ldr	r3, [pc, #44]	; (80067a8 <HAL_RCC_ClockConfig+0x1bc>)
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	091b      	lsrs	r3, r3, #4
 800677e:	f003 030f 	and.w	r3, r3, #15
 8006782:	4a0a      	ldr	r2, [pc, #40]	; (80067ac <HAL_RCC_ClockConfig+0x1c0>)
 8006784:	5cd3      	ldrb	r3, [r2, r3]
 8006786:	fa21 f303 	lsr.w	r3, r1, r3
 800678a:	4a09      	ldr	r2, [pc, #36]	; (80067b0 <HAL_RCC_ClockConfig+0x1c4>)
 800678c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800678e:	4b09      	ldr	r3, [pc, #36]	; (80067b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4618      	mov	r0, r3
 8006794:	f7fb fac0 	bl	8001d18 <HAL_InitTick>

  return HAL_OK;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3710      	adds	r7, #16
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	40023c00 	.word	0x40023c00
 80067a8:	40023800 	.word	0x40023800
 80067ac:	08009f94 	.word	0x08009f94
 80067b0:	20000000 	.word	0x20000000
 80067b4:	2000003c 	.word	0x2000003c

080067b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80067be:	2300      	movs	r3, #0
 80067c0:	607b      	str	r3, [r7, #4]
 80067c2:	2300      	movs	r3, #0
 80067c4:	60fb      	str	r3, [r7, #12]
 80067c6:	2300      	movs	r3, #0
 80067c8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80067ca:	2300      	movs	r3, #0
 80067cc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80067ce:	4b63      	ldr	r3, [pc, #396]	; (800695c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f003 030c 	and.w	r3, r3, #12
 80067d6:	2b04      	cmp	r3, #4
 80067d8:	d007      	beq.n	80067ea <HAL_RCC_GetSysClockFreq+0x32>
 80067da:	2b08      	cmp	r3, #8
 80067dc:	d008      	beq.n	80067f0 <HAL_RCC_GetSysClockFreq+0x38>
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f040 80b4 	bne.w	800694c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80067e4:	4b5e      	ldr	r3, [pc, #376]	; (8006960 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80067e6:	60bb      	str	r3, [r7, #8]
       break;
 80067e8:	e0b3      	b.n	8006952 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067ea:	4b5e      	ldr	r3, [pc, #376]	; (8006964 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80067ec:	60bb      	str	r3, [r7, #8]
      break;
 80067ee:	e0b0      	b.n	8006952 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067f0:	4b5a      	ldr	r3, [pc, #360]	; (800695c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80067f8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067fa:	4b58      	ldr	r3, [pc, #352]	; (800695c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d04a      	beq.n	800689c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006806:	4b55      	ldr	r3, [pc, #340]	; (800695c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	099b      	lsrs	r3, r3, #6
 800680c:	f04f 0400 	mov.w	r4, #0
 8006810:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006814:	f04f 0200 	mov.w	r2, #0
 8006818:	ea03 0501 	and.w	r5, r3, r1
 800681c:	ea04 0602 	and.w	r6, r4, r2
 8006820:	4629      	mov	r1, r5
 8006822:	4632      	mov	r2, r6
 8006824:	f04f 0300 	mov.w	r3, #0
 8006828:	f04f 0400 	mov.w	r4, #0
 800682c:	0154      	lsls	r4, r2, #5
 800682e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006832:	014b      	lsls	r3, r1, #5
 8006834:	4619      	mov	r1, r3
 8006836:	4622      	mov	r2, r4
 8006838:	1b49      	subs	r1, r1, r5
 800683a:	eb62 0206 	sbc.w	r2, r2, r6
 800683e:	f04f 0300 	mov.w	r3, #0
 8006842:	f04f 0400 	mov.w	r4, #0
 8006846:	0194      	lsls	r4, r2, #6
 8006848:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800684c:	018b      	lsls	r3, r1, #6
 800684e:	1a5b      	subs	r3, r3, r1
 8006850:	eb64 0402 	sbc.w	r4, r4, r2
 8006854:	f04f 0100 	mov.w	r1, #0
 8006858:	f04f 0200 	mov.w	r2, #0
 800685c:	00e2      	lsls	r2, r4, #3
 800685e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006862:	00d9      	lsls	r1, r3, #3
 8006864:	460b      	mov	r3, r1
 8006866:	4614      	mov	r4, r2
 8006868:	195b      	adds	r3, r3, r5
 800686a:	eb44 0406 	adc.w	r4, r4, r6
 800686e:	f04f 0100 	mov.w	r1, #0
 8006872:	f04f 0200 	mov.w	r2, #0
 8006876:	0262      	lsls	r2, r4, #9
 8006878:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800687c:	0259      	lsls	r1, r3, #9
 800687e:	460b      	mov	r3, r1
 8006880:	4614      	mov	r4, r2
 8006882:	4618      	mov	r0, r3
 8006884:	4621      	mov	r1, r4
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f04f 0400 	mov.w	r4, #0
 800688c:	461a      	mov	r2, r3
 800688e:	4623      	mov	r3, r4
 8006890:	f7f9 fc9a 	bl	80001c8 <__aeabi_uldivmod>
 8006894:	4603      	mov	r3, r0
 8006896:	460c      	mov	r4, r1
 8006898:	60fb      	str	r3, [r7, #12]
 800689a:	e049      	b.n	8006930 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800689c:	4b2f      	ldr	r3, [pc, #188]	; (800695c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	099b      	lsrs	r3, r3, #6
 80068a2:	f04f 0400 	mov.w	r4, #0
 80068a6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80068aa:	f04f 0200 	mov.w	r2, #0
 80068ae:	ea03 0501 	and.w	r5, r3, r1
 80068b2:	ea04 0602 	and.w	r6, r4, r2
 80068b6:	4629      	mov	r1, r5
 80068b8:	4632      	mov	r2, r6
 80068ba:	f04f 0300 	mov.w	r3, #0
 80068be:	f04f 0400 	mov.w	r4, #0
 80068c2:	0154      	lsls	r4, r2, #5
 80068c4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80068c8:	014b      	lsls	r3, r1, #5
 80068ca:	4619      	mov	r1, r3
 80068cc:	4622      	mov	r2, r4
 80068ce:	1b49      	subs	r1, r1, r5
 80068d0:	eb62 0206 	sbc.w	r2, r2, r6
 80068d4:	f04f 0300 	mov.w	r3, #0
 80068d8:	f04f 0400 	mov.w	r4, #0
 80068dc:	0194      	lsls	r4, r2, #6
 80068de:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80068e2:	018b      	lsls	r3, r1, #6
 80068e4:	1a5b      	subs	r3, r3, r1
 80068e6:	eb64 0402 	sbc.w	r4, r4, r2
 80068ea:	f04f 0100 	mov.w	r1, #0
 80068ee:	f04f 0200 	mov.w	r2, #0
 80068f2:	00e2      	lsls	r2, r4, #3
 80068f4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80068f8:	00d9      	lsls	r1, r3, #3
 80068fa:	460b      	mov	r3, r1
 80068fc:	4614      	mov	r4, r2
 80068fe:	195b      	adds	r3, r3, r5
 8006900:	eb44 0406 	adc.w	r4, r4, r6
 8006904:	f04f 0100 	mov.w	r1, #0
 8006908:	f04f 0200 	mov.w	r2, #0
 800690c:	02a2      	lsls	r2, r4, #10
 800690e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006912:	0299      	lsls	r1, r3, #10
 8006914:	460b      	mov	r3, r1
 8006916:	4614      	mov	r4, r2
 8006918:	4618      	mov	r0, r3
 800691a:	4621      	mov	r1, r4
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f04f 0400 	mov.w	r4, #0
 8006922:	461a      	mov	r2, r3
 8006924:	4623      	mov	r3, r4
 8006926:	f7f9 fc4f 	bl	80001c8 <__aeabi_uldivmod>
 800692a:	4603      	mov	r3, r0
 800692c:	460c      	mov	r4, r1
 800692e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006930:	4b0a      	ldr	r3, [pc, #40]	; (800695c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	0c1b      	lsrs	r3, r3, #16
 8006936:	f003 0303 	and.w	r3, r3, #3
 800693a:	3301      	adds	r3, #1
 800693c:	005b      	lsls	r3, r3, #1
 800693e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	fbb2 f3f3 	udiv	r3, r2, r3
 8006948:	60bb      	str	r3, [r7, #8]
      break;
 800694a:	e002      	b.n	8006952 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800694c:	4b04      	ldr	r3, [pc, #16]	; (8006960 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800694e:	60bb      	str	r3, [r7, #8]
      break;
 8006950:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006952:	68bb      	ldr	r3, [r7, #8]
}
 8006954:	4618      	mov	r0, r3
 8006956:	3714      	adds	r7, #20
 8006958:	46bd      	mov	sp, r7
 800695a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800695c:	40023800 	.word	0x40023800
 8006960:	00f42400 	.word	0x00f42400
 8006964:	007a1200 	.word	0x007a1200

08006968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006968:	b480      	push	{r7}
 800696a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800696c:	4b03      	ldr	r3, [pc, #12]	; (800697c <HAL_RCC_GetHCLKFreq+0x14>)
 800696e:	681b      	ldr	r3, [r3, #0]
}
 8006970:	4618      	mov	r0, r3
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	20000000 	.word	0x20000000

08006980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006984:	f7ff fff0 	bl	8006968 <HAL_RCC_GetHCLKFreq>
 8006988:	4601      	mov	r1, r0
 800698a:	4b05      	ldr	r3, [pc, #20]	; (80069a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	0a9b      	lsrs	r3, r3, #10
 8006990:	f003 0307 	and.w	r3, r3, #7
 8006994:	4a03      	ldr	r2, [pc, #12]	; (80069a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006996:	5cd3      	ldrb	r3, [r2, r3]
 8006998:	fa21 f303 	lsr.w	r3, r1, r3
}
 800699c:	4618      	mov	r0, r3
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	40023800 	.word	0x40023800
 80069a4:	08009fa4 	.word	0x08009fa4

080069a8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b086      	sub	sp, #24
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80069b0:	2300      	movs	r3, #0
 80069b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80069b4:	2300      	movs	r3, #0
 80069b6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0301 	and.w	r3, r3, #1
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d105      	bne.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d035      	beq.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80069d0:	4b62      	ldr	r3, [pc, #392]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80069d6:	f7fb f9e3 	bl	8001da0 <HAL_GetTick>
 80069da:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80069dc:	e008      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80069de:	f7fb f9df 	bl	8001da0 <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d901      	bls.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	e0b0      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80069f0:	4b5b      	ldr	r3, [pc, #364]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d1f0      	bne.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	019a      	lsls	r2, r3, #6
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	071b      	lsls	r3, r3, #28
 8006a08:	4955      	ldr	r1, [pc, #340]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006a10:	4b52      	ldr	r3, [pc, #328]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006a12:	2201      	movs	r2, #1
 8006a14:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006a16:	f7fb f9c3 	bl	8001da0 <HAL_GetTick>
 8006a1a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006a1c:	e008      	b.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006a1e:	f7fb f9bf 	bl	8001da0 <HAL_GetTick>
 8006a22:	4602      	mov	r2, r0
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d901      	bls.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	e090      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006a30:	4b4b      	ldr	r3, [pc, #300]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d0f0      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0302 	and.w	r3, r3, #2
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f000 8083 	beq.w	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	60fb      	str	r3, [r7, #12]
 8006a4e:	4b44      	ldr	r3, [pc, #272]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a52:	4a43      	ldr	r2, [pc, #268]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a58:	6413      	str	r3, [r2, #64]	; 0x40
 8006a5a:	4b41      	ldr	r3, [pc, #260]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a62:	60fb      	str	r3, [r7, #12]
 8006a64:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006a66:	4b3f      	ldr	r3, [pc, #252]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a3e      	ldr	r2, [pc, #248]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a70:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006a72:	f7fb f995 	bl	8001da0 <HAL_GetTick>
 8006a76:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006a78:	e008      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006a7a:	f7fb f991 	bl	8001da0 <HAL_GetTick>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	1ad3      	subs	r3, r2, r3
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	d901      	bls.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	e062      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006a8c:	4b35      	ldr	r3, [pc, #212]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d0f0      	beq.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006a98:	4b31      	ldr	r3, [pc, #196]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006aa0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d02f      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ab0:	693a      	ldr	r2, [r7, #16]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d028      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006ab6:	4b2a      	ldr	r3, [pc, #168]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006abe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ac0:	4b29      	ldr	r3, [pc, #164]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006ac6:	4b28      	ldr	r3, [pc, #160]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006acc:	4a24      	ldr	r2, [pc, #144]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006ad2:	4b23      	ldr	r3, [pc, #140]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ad6:	f003 0301 	and.w	r3, r3, #1
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d114      	bne.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006ade:	f7fb f95f 	bl	8001da0 <HAL_GetTick>
 8006ae2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ae4:	e00a      	b.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ae6:	f7fb f95b 	bl	8001da0 <HAL_GetTick>
 8006aea:	4602      	mov	r2, r0
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	1ad3      	subs	r3, r2, r3
 8006af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d901      	bls.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e02a      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006afc:	4b18      	ldr	r3, [pc, #96]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d0ee      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b14:	d10d      	bne.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006b16:	4b12      	ldr	r3, [pc, #72]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006b26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b2a:	490d      	ldr	r1, [pc, #52]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	608b      	str	r3, [r1, #8]
 8006b30:	e005      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006b32:	4b0b      	ldr	r3, [pc, #44]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	4a0a      	ldr	r2, [pc, #40]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b38:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006b3c:	6093      	str	r3, [r2, #8]
 8006b3e:	4b08      	ldr	r3, [pc, #32]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b40:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b4a:	4905      	ldr	r1, [pc, #20]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3718      	adds	r7, #24
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	42470068 	.word	0x42470068
 8006b60:	40023800 	.word	0x40023800
 8006b64:	40007000 	.word	0x40007000
 8006b68:	42470e40 	.word	0x42470e40

08006b6c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2203      	movs	r2, #3
 8006b78:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8006b7a:	4b11      	ldr	r3, [pc, #68]	; (8006bc0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006b7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b80:	099b      	lsrs	r3, r3, #6
 8006b82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006b8a:	4b0d      	ldr	r3, [pc, #52]	; (8006bc0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b90:	0f1b      	lsrs	r3, r3, #28
 8006b92:	f003 0207 	and.w	r2, r3, #7
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8006b9a:	4b09      	ldr	r3, [pc, #36]	; (8006bc0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8006ba2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8006ba4:	4b06      	ldr	r3, [pc, #24]	; (8006bc0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ba8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	431a      	orrs	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8006bb4:	bf00      	nop
 8006bb6:	3714      	adds	r7, #20
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr
 8006bc0:	40023800 	.word	0x40023800

08006bc4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b087      	sub	sp, #28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d13d      	bne.n	8006c5e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006be2:	4b22      	ldr	r3, [pc, #136]	; (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006bea:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d004      	beq.n	8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d12f      	bne.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006bf6:	4b1e      	ldr	r3, [pc, #120]	; (8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006bf8:	617b      	str	r3, [r7, #20]
          break;
 8006bfa:	e02f      	b.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006bfc:	4b1b      	ldr	r3, [pc, #108]	; (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c08:	d108      	bne.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006c0a:	4b18      	ldr	r3, [pc, #96]	; (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c12:	4a18      	ldr	r2, [pc, #96]	; (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c18:	613b      	str	r3, [r7, #16]
 8006c1a:	e007      	b.n	8006c2c <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006c1c:	4b13      	ldr	r3, [pc, #76]	; (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c24:	4a14      	ldr	r2, [pc, #80]	; (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c2a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006c2c:	4b0f      	ldr	r3, [pc, #60]	; (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006c2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c32:	099b      	lsrs	r3, r3, #6
 8006c34:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	fb02 f303 	mul.w	r3, r2, r3
 8006c3e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006c40:	4b0a      	ldr	r3, [pc, #40]	; (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006c42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c46:	0f1b      	lsrs	r3, r3, #28
 8006c48:	f003 0307 	and.w	r3, r3, #7
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c52:	617b      	str	r3, [r7, #20]
          break;
 8006c54:	e002      	b.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006c56:	2300      	movs	r3, #0
 8006c58:	617b      	str	r3, [r7, #20]
          break;
 8006c5a:	bf00      	nop
        }
      }
      break;
 8006c5c:	bf00      	nop
    }
  }
  return frequency;
 8006c5e:	697b      	ldr	r3, [r7, #20]
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	371c      	adds	r7, #28
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr
 8006c6c:	40023800 	.word	0x40023800
 8006c70:	00bb8000 	.word	0x00bb8000
 8006c74:	007a1200 	.word	0x007a1200
 8006c78:	00f42400 	.word	0x00f42400

08006c7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d101      	bne.n	8006c8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e056      	b.n	8006d3c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d106      	bne.n	8006cae <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7fa f87d 	bl	8000da8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2202      	movs	r2, #2
 8006cb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cc4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	685a      	ldr	r2, [r3, #4]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	431a      	orrs	r2, r3
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	431a      	orrs	r2, r3
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	431a      	orrs	r2, r3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006cea:	431a      	orrs	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	69db      	ldr	r3, [r3, #28]
 8006cf0:	431a      	orrs	r2, r3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	ea42 0103 	orr.w	r1, r2, r3
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	699b      	ldr	r3, [r3, #24]
 8006d0a:	0c1b      	lsrs	r3, r3, #16
 8006d0c:	f003 0104 	and.w	r1, r3, #4
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	430a      	orrs	r2, r1
 8006d1a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	69da      	ldr	r2, [r3, #28]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d2a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2201      	movs	r2, #1
 8006d36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006d3a:	2300      	movs	r3, #0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3708      	adds	r7, #8
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d44:	b084      	sub	sp, #16
 8006d46:	b580      	push	{r7, lr}
 8006d48:	b084      	sub	sp, #16
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
 8006d4e:	f107 001c 	add.w	r0, r7, #28
 8006d52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d122      	bne.n	8006da2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d60:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006d70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006d84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d105      	bne.n	8006d96 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 f94a 	bl	8007030 <USB_CoreReset>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	73fb      	strb	r3, [r7, #15]
 8006da0:	e01a      	b.n	8006dd8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 f93e 	bl	8007030 <USB_CoreReset>
 8006db4:	4603      	mov	r3, r0
 8006db6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006db8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d106      	bne.n	8006dcc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	639a      	str	r2, [r3, #56]	; 0x38
 8006dca:	e005      	b.n	8006dd8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d10b      	bne.n	8006df6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f043 0206 	orr.w	r2, r3, #6
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f043 0220 	orr.w	r2, r3, #32
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e02:	b004      	add	sp, #16
 8006e04:	4770      	bx	lr

08006e06 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e06:	b480      	push	{r7}
 8006e08:	b083      	sub	sp, #12
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	f043 0201 	orr.w	r2, r3, #1
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	f023 0201 	bic.w	r2, r3, #1
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	370c      	adds	r7, #12
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr

08006e4a <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b082      	sub	sp, #8
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
 8006e52:	460b      	mov	r3, r1
 8006e54:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006e62:	78fb      	ldrb	r3, [r7, #3]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d106      	bne.n	8006e76 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	60da      	str	r2, [r3, #12]
 8006e74:	e00b      	b.n	8006e8e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006e76:	78fb      	ldrb	r3, [r7, #3]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d106      	bne.n	8006e8a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	60da      	str	r2, [r3, #12]
 8006e88:	e001      	b.n	8006e8e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e003      	b.n	8006e96 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006e8e:	2032      	movs	r0, #50	; 0x32
 8006e90:	f7fa ff92 	bl	8001db8 <HAL_Delay>

  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3708      	adds	r7, #8
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
	...

08006ea0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b085      	sub	sp, #20
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	019b      	lsls	r3, r3, #6
 8006eb2:	f043 0220 	orr.w	r2, r3, #32
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	60fb      	str	r3, [r7, #12]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	4a09      	ldr	r2, [pc, #36]	; (8006ee8 <USB_FlushTxFifo+0x48>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d901      	bls.n	8006ecc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	e006      	b.n	8006eda <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	691b      	ldr	r3, [r3, #16]
 8006ed0:	f003 0320 	and.w	r3, r3, #32
 8006ed4:	2b20      	cmp	r3, #32
 8006ed6:	d0f0      	beq.n	8006eba <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3714      	adds	r7, #20
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	00030d40 	.word	0x00030d40

08006eec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2210      	movs	r2, #16
 8006efc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	3301      	adds	r3, #1
 8006f02:	60fb      	str	r3, [r7, #12]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	4a09      	ldr	r2, [pc, #36]	; (8006f2c <USB_FlushRxFifo+0x40>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d901      	bls.n	8006f10 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e006      	b.n	8006f1e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	f003 0310 	and.w	r3, r3, #16
 8006f18:	2b10      	cmp	r3, #16
 8006f1a:	d0f0      	beq.n	8006efe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3714      	adds	r7, #20
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	00030d40 	.word	0x00030d40

08006f30 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b089      	sub	sp, #36	; 0x24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	4611      	mov	r1, r2
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	460b      	mov	r3, r1
 8006f40:	71fb      	strb	r3, [r7, #7]
 8006f42:	4613      	mov	r3, r2
 8006f44:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006f4e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d11a      	bne.n	8006f8c <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006f56:	88bb      	ldrh	r3, [r7, #4]
 8006f58:	3303      	adds	r3, #3
 8006f5a:	089b      	lsrs	r3, r3, #2
 8006f5c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006f5e:	2300      	movs	r3, #0
 8006f60:	61bb      	str	r3, [r7, #24]
 8006f62:	e00f      	b.n	8006f84 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006f64:	79fb      	ldrb	r3, [r7, #7]
 8006f66:	031a      	lsls	r2, r3, #12
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f70:	461a      	mov	r2, r3
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	3304      	adds	r3, #4
 8006f7c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	3301      	adds	r3, #1
 8006f82:	61bb      	str	r3, [r7, #24]
 8006f84:	69ba      	ldr	r2, [r7, #24]
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d3eb      	bcc.n	8006f64 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3724      	adds	r7, #36	; 0x24
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006f9a:	b480      	push	{r7}
 8006f9c:	b089      	sub	sp, #36	; 0x24
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	60f8      	str	r0, [r7, #12]
 8006fa2:	60b9      	str	r1, [r7, #8]
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006fb0:	88fb      	ldrh	r3, [r7, #6]
 8006fb2:	3303      	adds	r3, #3
 8006fb4:	089b      	lsrs	r3, r3, #2
 8006fb6:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8006fb8:	2300      	movs	r3, #0
 8006fba:	61bb      	str	r3, [r7, #24]
 8006fbc:	e00b      	b.n	8006fd6 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	601a      	str	r2, [r3, #0]
    pDest++;
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	3304      	adds	r3, #4
 8006fce:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	3301      	adds	r3, #1
 8006fd4:	61bb      	str	r3, [r7, #24]
 8006fd6:	69ba      	ldr	r2, [r7, #24]
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d3ef      	bcc.n	8006fbe <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8006fde:	69fb      	ldr	r3, [r7, #28]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3724      	adds	r7, #36	; 0x24
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b085      	sub	sp, #20
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	695b      	ldr	r3, [r3, #20]
 8006ff8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	699b      	ldr	r3, [r3, #24]
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	4013      	ands	r3, r2
 8007002:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007004:	68fb      	ldr	r3, [r7, #12]
}
 8007006:	4618      	mov	r0, r3
 8007008:	3714      	adds	r7, #20
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007012:	b480      	push	{r7}
 8007014:	b083      	sub	sp, #12
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	695b      	ldr	r3, [r3, #20]
 800701e:	f003 0301 	and.w	r3, r3, #1
}
 8007022:	4618      	mov	r0, r3
 8007024:	370c      	adds	r7, #12
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr
	...

08007030 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007038:	2300      	movs	r3, #0
 800703a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	3301      	adds	r3, #1
 8007040:	60fb      	str	r3, [r7, #12]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	4a13      	ldr	r2, [pc, #76]	; (8007094 <USB_CoreReset+0x64>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d901      	bls.n	800704e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e01b      	b.n	8007086 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	2b00      	cmp	r3, #0
 8007054:	daf2      	bge.n	800703c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007056:	2300      	movs	r3, #0
 8007058:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	f043 0201 	orr.w	r2, r3, #1
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	3301      	adds	r3, #1
 800706a:	60fb      	str	r3, [r7, #12]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	4a09      	ldr	r2, [pc, #36]	; (8007094 <USB_CoreReset+0x64>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d901      	bls.n	8007078 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007074:	2303      	movs	r3, #3
 8007076:	e006      	b.n	8007086 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	691b      	ldr	r3, [r3, #16]
 800707c:	f003 0301 	and.w	r3, r3, #1
 8007080:	2b01      	cmp	r3, #1
 8007082:	d0f0      	beq.n	8007066 <USB_CoreReset+0x36>

  return HAL_OK;
 8007084:	2300      	movs	r3, #0
}
 8007086:	4618      	mov	r0, r3
 8007088:	3714      	adds	r7, #20
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	00030d40 	.word	0x00030d40

08007098 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007098:	b084      	sub	sp, #16
 800709a:	b580      	push	{r7, lr}
 800709c:	b084      	sub	sp, #16
 800709e:	af00      	add	r7, sp, #0
 80070a0:	6078      	str	r0, [r7, #4]
 80070a2:	f107 001c 	add.w	r0, r7, #28
 80070a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80070b4:	461a      	mov	r2, r3
 80070b6:	2300      	movs	r3, #0
 80070b8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ca:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070d6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d018      	beq.n	800711c <USB_HostInit+0x84>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 80070ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ec:	2b03      	cmp	r3, #3
 80070ee:	d10a      	bne.n	8007106 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68ba      	ldr	r2, [r7, #8]
 80070fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80070fe:	f043 0304 	orr.w	r3, r3, #4
 8007102:	6013      	str	r3, [r2, #0]
 8007104:	e014      	b.n	8007130 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	68ba      	ldr	r2, [r7, #8]
 8007110:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007114:	f023 0304 	bic.w	r3, r3, #4
 8007118:	6013      	str	r3, [r2, #0]
 800711a:	e009      	b.n	8007130 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68ba      	ldr	r2, [r7, #8]
 8007126:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800712a:	f023 0304 	bic.w	r3, r3, #4
 800712e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8007130:	2110      	movs	r1, #16
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f7ff feb4 	bl	8006ea0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f7ff fed7 	bl	8006eec <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800713e:	2300      	movs	r3, #0
 8007140:	60fb      	str	r3, [r7, #12]
 8007142:	e015      	b.n	8007170 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	015a      	lsls	r2, r3, #5
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	4413      	add	r3, r2
 800714c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007150:	461a      	mov	r2, r3
 8007152:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007156:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	015a      	lsls	r2, r3, #5
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	4413      	add	r3, r2
 8007160:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007164:	461a      	mov	r2, r3
 8007166:	2300      	movs	r3, #0
 8007168:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	3301      	adds	r3, #1
 800716e:	60fb      	str	r3, [r7, #12]
 8007170:	6a3b      	ldr	r3, [r7, #32]
 8007172:	68fa      	ldr	r2, [r7, #12]
 8007174:	429a      	cmp	r2, r3
 8007176:	d3e5      	bcc.n	8007144 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8007178:	2101      	movs	r1, #1
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 f8ac 	bl	80072d8 <USB_DriveVbus>

  HAL_Delay(200U);
 8007180:	20c8      	movs	r0, #200	; 0xc8
 8007182:	f7fa fe19 	bl	8001db8 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007192:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00b      	beq.n	80071b8 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071a6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a14      	ldr	r2, [pc, #80]	; (80071fc <USB_HostInit+0x164>)
 80071ac:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a13      	ldr	r2, [pc, #76]	; (8007200 <USB_HostInit+0x168>)
 80071b2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80071b6:	e009      	b.n	80071cc <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2280      	movs	r2, #128	; 0x80
 80071bc:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a10      	ldr	r2, [pc, #64]	; (8007204 <USB_HostInit+0x16c>)
 80071c2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	4a10      	ldr	r2, [pc, #64]	; (8007208 <USB_HostInit+0x170>)
 80071c8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80071cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d105      	bne.n	80071de <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	699b      	ldr	r3, [r3, #24]
 80071d6:	f043 0210 	orr.w	r2, r3, #16
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	699a      	ldr	r2, [r3, #24]
 80071e2:	4b0a      	ldr	r3, [pc, #40]	; (800720c <USB_HostInit+0x174>)
 80071e4:	4313      	orrs	r3, r2
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071f6:	b004      	add	sp, #16
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	01000200 	.word	0x01000200
 8007200:	00e00300 	.word	0x00e00300
 8007204:	00600080 	.word	0x00600080
 8007208:	004000e0 	.word	0x004000e0
 800720c:	a3200008 	.word	0xa3200008

08007210 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	460b      	mov	r3, r1
 800721a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800722e:	f023 0303 	bic.w	r3, r3, #3
 8007232:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	78fb      	ldrb	r3, [r7, #3]
 800723e:	f003 0303 	and.w	r3, r3, #3
 8007242:	68f9      	ldr	r1, [r7, #12]
 8007244:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007248:	4313      	orrs	r3, r2
 800724a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800724c:	78fb      	ldrb	r3, [r7, #3]
 800724e:	2b01      	cmp	r3, #1
 8007250:	d107      	bne.n	8007262 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007258:	461a      	mov	r2, r3
 800725a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800725e:	6053      	str	r3, [r2, #4]
 8007260:	e009      	b.n	8007276 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007262:	78fb      	ldrb	r3, [r7, #3]
 8007264:	2b02      	cmp	r3, #2
 8007266:	d106      	bne.n	8007276 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800726e:	461a      	mov	r2, r3
 8007270:	f241 7370 	movw	r3, #6000	; 0x1770
 8007274:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007276:	2300      	movs	r3, #0
}
 8007278:	4618      	mov	r0, r3
 800727a:	3714      	adds	r7, #20
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b084      	sub	sp, #16
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007290:	2300      	movs	r3, #0
 8007292:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80072a4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	68fa      	ldr	r2, [r7, #12]
 80072aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80072ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072b2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80072b4:	2064      	movs	r0, #100	; 0x64
 80072b6:	f7fa fd7f 	bl	8001db8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80072c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072c6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80072c8:	200a      	movs	r0, #10
 80072ca:	f7fa fd75 	bl	8001db8 <HAL_Delay>

  return HAL_OK;
 80072ce:	2300      	movs	r3, #0
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80072d8:	b480      	push	{r7}
 80072da:	b085      	sub	sp, #20
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	460b      	mov	r3, r1
 80072e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80072e8:	2300      	movs	r3, #0
 80072ea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80072fc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007304:	2b00      	cmp	r3, #0
 8007306:	d109      	bne.n	800731c <USB_DriveVbus+0x44>
 8007308:	78fb      	ldrb	r3, [r7, #3]
 800730a:	2b01      	cmp	r3, #1
 800730c:	d106      	bne.n	800731c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007316:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800731a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007322:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007326:	d109      	bne.n	800733c <USB_DriveVbus+0x64>
 8007328:	78fb      	ldrb	r3, [r7, #3]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d106      	bne.n	800733c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007336:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800733a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800733c:	2300      	movs	r3, #0
}
 800733e:	4618      	mov	r0, r3
 8007340:	3714      	adds	r7, #20
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr

0800734a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800734a:	b480      	push	{r7}
 800734c:	b085      	sub	sp, #20
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007356:	2300      	movs	r3, #0
 8007358:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	0c5b      	lsrs	r3, r3, #17
 8007368:	f003 0303 	and.w	r3, r3, #3
}
 800736c:	4618      	mov	r0, r3
 800736e:	3714      	adds	r7, #20
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	b29b      	uxth	r3, r3
}
 800738e:	4618      	mov	r0, r3
 8007390:	3714      	adds	r7, #20
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr
	...

0800739c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800739c:	b480      	push	{r7}
 800739e:	b087      	sub	sp, #28
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	4608      	mov	r0, r1
 80073a6:	4611      	mov	r1, r2
 80073a8:	461a      	mov	r2, r3
 80073aa:	4603      	mov	r3, r0
 80073ac:	70fb      	strb	r3, [r7, #3]
 80073ae:	460b      	mov	r3, r1
 80073b0:	70bb      	strb	r3, [r7, #2]
 80073b2:	4613      	mov	r3, r2
 80073b4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80073b6:	2300      	movs	r3, #0
 80073b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80073be:	78fb      	ldrb	r3, [r7, #3]
 80073c0:	015a      	lsls	r2, r3, #5
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	4413      	add	r3, r2
 80073c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073ca:	461a      	mov	r2, r3
 80073cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073d0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80073d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80073d6:	2b03      	cmp	r3, #3
 80073d8:	d87e      	bhi.n	80074d8 <USB_HC_Init+0x13c>
 80073da:	a201      	add	r2, pc, #4	; (adr r2, 80073e0 <USB_HC_Init+0x44>)
 80073dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073e0:	080073f1 	.word	0x080073f1
 80073e4:	0800749b 	.word	0x0800749b
 80073e8:	080073f1 	.word	0x080073f1
 80073ec:	0800745d 	.word	0x0800745d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80073f0:	78fb      	ldrb	r3, [r7, #3]
 80073f2:	015a      	lsls	r2, r3, #5
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	4413      	add	r3, r2
 80073f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073fc:	461a      	mov	r2, r3
 80073fe:	f240 439d 	movw	r3, #1181	; 0x49d
 8007402:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007404:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007408:	2b00      	cmp	r3, #0
 800740a:	da10      	bge.n	800742e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800740c:	78fb      	ldrb	r3, [r7, #3]
 800740e:	015a      	lsls	r2, r3, #5
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	4413      	add	r3, r2
 8007414:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	78fa      	ldrb	r2, [r7, #3]
 800741c:	0151      	lsls	r1, r2, #5
 800741e:	68ba      	ldr	r2, [r7, #8]
 8007420:	440a      	add	r2, r1
 8007422:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007426:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800742a:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 800742c:	e057      	b.n	80074de <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007436:	2b00      	cmp	r3, #0
 8007438:	d051      	beq.n	80074de <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800743a:	78fb      	ldrb	r3, [r7, #3]
 800743c:	015a      	lsls	r2, r3, #5
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	4413      	add	r3, r2
 8007442:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	78fa      	ldrb	r2, [r7, #3]
 800744a:	0151      	lsls	r1, r2, #5
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	440a      	add	r2, r1
 8007450:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007454:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007458:	60d3      	str	r3, [r2, #12]
      break;
 800745a:	e040      	b.n	80074de <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800745c:	78fb      	ldrb	r3, [r7, #3]
 800745e:	015a      	lsls	r2, r3, #5
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	4413      	add	r3, r2
 8007464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007468:	461a      	mov	r2, r3
 800746a:	f240 639d 	movw	r3, #1693	; 0x69d
 800746e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007470:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007474:	2b00      	cmp	r3, #0
 8007476:	da34      	bge.n	80074e2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007478:	78fb      	ldrb	r3, [r7, #3]
 800747a:	015a      	lsls	r2, r3, #5
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	4413      	add	r3, r2
 8007480:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	78fa      	ldrb	r2, [r7, #3]
 8007488:	0151      	lsls	r1, r2, #5
 800748a:	68ba      	ldr	r2, [r7, #8]
 800748c:	440a      	add	r2, r1
 800748e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007492:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007496:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007498:	e023      	b.n	80074e2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800749a:	78fb      	ldrb	r3, [r7, #3]
 800749c:	015a      	lsls	r2, r3, #5
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	4413      	add	r3, r2
 80074a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074a6:	461a      	mov	r2, r3
 80074a8:	f240 2325 	movw	r3, #549	; 0x225
 80074ac:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80074ae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	da17      	bge.n	80074e6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80074b6:	78fb      	ldrb	r3, [r7, #3]
 80074b8:	015a      	lsls	r2, r3, #5
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	4413      	add	r3, r2
 80074be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	78fa      	ldrb	r2, [r7, #3]
 80074c6:	0151      	lsls	r1, r2, #5
 80074c8:	68ba      	ldr	r2, [r7, #8]
 80074ca:	440a      	add	r2, r1
 80074cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80074d0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80074d4:	60d3      	str	r3, [r2, #12]
      }
      break;
 80074d6:	e006      	b.n	80074e6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	75fb      	strb	r3, [r7, #23]
      break;
 80074dc:	e004      	b.n	80074e8 <USB_HC_Init+0x14c>
      break;
 80074de:	bf00      	nop
 80074e0:	e002      	b.n	80074e8 <USB_HC_Init+0x14c>
      break;
 80074e2:	bf00      	nop
 80074e4:	e000      	b.n	80074e8 <USB_HC_Init+0x14c>
      break;
 80074e6:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80074ee:	699a      	ldr	r2, [r3, #24]
 80074f0:	78fb      	ldrb	r3, [r7, #3]
 80074f2:	f003 030f 	and.w	r3, r3, #15
 80074f6:	2101      	movs	r1, #1
 80074f8:	fa01 f303 	lsl.w	r3, r1, r3
 80074fc:	68b9      	ldr	r1, [r7, #8]
 80074fe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007502:	4313      	orrs	r3, r2
 8007504:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	699b      	ldr	r3, [r3, #24]
 800750a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007512:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007516:	2b00      	cmp	r3, #0
 8007518:	da03      	bge.n	8007522 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800751a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800751e:	613b      	str	r3, [r7, #16]
 8007520:	e001      	b.n	8007526 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8007522:	2300      	movs	r3, #0
 8007524:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8007526:	f897 3020 	ldrb.w	r3, [r7, #32]
 800752a:	2b02      	cmp	r3, #2
 800752c:	d103      	bne.n	8007536 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800752e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007532:	60fb      	str	r3, [r7, #12]
 8007534:	e001      	b.n	800753a <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007536:	2300      	movs	r3, #0
 8007538:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800753a:	787b      	ldrb	r3, [r7, #1]
 800753c:	059b      	lsls	r3, r3, #22
 800753e:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007542:	78bb      	ldrb	r3, [r7, #2]
 8007544:	02db      	lsls	r3, r3, #11
 8007546:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800754a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800754c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007550:	049b      	lsls	r3, r3, #18
 8007552:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007556:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007558:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800755a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800755e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007564:	78fb      	ldrb	r3, [r7, #3]
 8007566:	0159      	lsls	r1, r3, #5
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	440b      	add	r3, r1
 800756c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007570:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007576:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8007578:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800757c:	2b03      	cmp	r3, #3
 800757e:	d10f      	bne.n	80075a0 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8007580:	78fb      	ldrb	r3, [r7, #3]
 8007582:	015a      	lsls	r2, r3, #5
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	4413      	add	r3, r2
 8007588:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	78fa      	ldrb	r2, [r7, #3]
 8007590:	0151      	lsls	r1, r2, #5
 8007592:	68ba      	ldr	r2, [r7, #8]
 8007594:	440a      	add	r2, r1
 8007596:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800759a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800759e:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80075a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	371c      	adds	r7, #28
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr
 80075ae:	bf00      	nop

080075b0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b08c      	sub	sp, #48	; 0x30
 80075b4:	af02      	add	r7, sp, #8
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	4613      	mov	r3, r2
 80075bc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	785b      	ldrb	r3, [r3, #1]
 80075c6:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80075c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075cc:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d028      	beq.n	800762c <USB_HC_StartXfer+0x7c>
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	791b      	ldrb	r3, [r3, #4]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d124      	bne.n	800762c <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 80075e2:	79fb      	ldrb	r3, [r7, #7]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10b      	bne.n	8007600 <USB_HC_StartXfer+0x50>
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	795b      	ldrb	r3, [r3, #5]
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d107      	bne.n	8007600 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	785b      	ldrb	r3, [r3, #1]
 80075f4:	4619      	mov	r1, r3
 80075f6:	68f8      	ldr	r0, [r7, #12]
 80075f8:	f000 fa2e 	bl	8007a58 <USB_DoPing>
      return HAL_OK;
 80075fc:	2300      	movs	r3, #0
 80075fe:	e112      	b.n	8007826 <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 8007600:	79fb      	ldrb	r3, [r7, #7]
 8007602:	2b01      	cmp	r3, #1
 8007604:	d112      	bne.n	800762c <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	015a      	lsls	r2, r3, #5
 800760a:	6a3b      	ldr	r3, [r7, #32]
 800760c:	4413      	add	r3, r2
 800760e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	69fa      	ldr	r2, [r7, #28]
 8007616:	0151      	lsls	r1, r2, #5
 8007618:	6a3a      	ldr	r2, [r7, #32]
 800761a:	440a      	add	r2, r1
 800761c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007620:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8007624:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	2200      	movs	r2, #0
 800762a:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	691b      	ldr	r3, [r3, #16]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d018      	beq.n	8007666 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	8912      	ldrh	r2, [r2, #8]
 800763c:	4413      	add	r3, r2
 800763e:	3b01      	subs	r3, #1
 8007640:	68ba      	ldr	r2, [r7, #8]
 8007642:	8912      	ldrh	r2, [r2, #8]
 8007644:	fbb3 f3f2 	udiv	r3, r3, r2
 8007648:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800764a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800764c:	8b7b      	ldrh	r3, [r7, #26]
 800764e:	429a      	cmp	r2, r3
 8007650:	d90b      	bls.n	800766a <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8007652:	8b7b      	ldrh	r3, [r7, #26]
 8007654:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8007656:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007658:	68ba      	ldr	r2, [r7, #8]
 800765a:	8912      	ldrh	r2, [r2, #8]
 800765c:	fb02 f203 	mul.w	r2, r2, r3
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	611a      	str	r2, [r3, #16]
 8007664:	e001      	b.n	800766a <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8007666:	2301      	movs	r3, #1
 8007668:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	78db      	ldrb	r3, [r3, #3]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d006      	beq.n	8007680 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8007672:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007674:	68ba      	ldr	r2, [r7, #8]
 8007676:	8912      	ldrh	r2, [r2, #8]
 8007678:	fb02 f203 	mul.w	r2, r2, r3
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007688:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800768a:	04d9      	lsls	r1, r3, #19
 800768c:	4b68      	ldr	r3, [pc, #416]	; (8007830 <USB_HC_StartXfer+0x280>)
 800768e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8007690:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	7a9b      	ldrb	r3, [r3, #10]
 8007696:	075b      	lsls	r3, r3, #29
 8007698:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800769c:	69f9      	ldr	r1, [r7, #28]
 800769e:	0148      	lsls	r0, r1, #5
 80076a0:	6a39      	ldr	r1, [r7, #32]
 80076a2:	4401      	add	r1, r0
 80076a4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80076a8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80076aa:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80076ac:	79fb      	ldrb	r3, [r7, #7]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d009      	beq.n	80076c6 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	68d9      	ldr	r1, [r3, #12]
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	015a      	lsls	r2, r3, #5
 80076ba:	6a3b      	ldr	r3, [r7, #32]
 80076bc:	4413      	add	r3, r2
 80076be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076c2:	460a      	mov	r2, r1
 80076c4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f003 0301 	and.w	r3, r3, #1
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	bf0c      	ite	eq
 80076d6:	2301      	moveq	r3, #1
 80076d8:	2300      	movne	r3, #0
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80076de:	69fb      	ldr	r3, [r7, #28]
 80076e0:	015a      	lsls	r2, r3, #5
 80076e2:	6a3b      	ldr	r3, [r7, #32]
 80076e4:	4413      	add	r3, r2
 80076e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	69fa      	ldr	r2, [r7, #28]
 80076ee:	0151      	lsls	r1, r2, #5
 80076f0:	6a3a      	ldr	r2, [r7, #32]
 80076f2:	440a      	add	r2, r1
 80076f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80076f8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80076fc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	015a      	lsls	r2, r3, #5
 8007702:	6a3b      	ldr	r3, [r7, #32]
 8007704:	4413      	add	r3, r2
 8007706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	7e7b      	ldrb	r3, [r7, #25]
 800770e:	075b      	lsls	r3, r3, #29
 8007710:	69f9      	ldr	r1, [r7, #28]
 8007712:	0148      	lsls	r0, r1, #5
 8007714:	6a39      	ldr	r1, [r7, #32]
 8007716:	4401      	add	r1, r0
 8007718:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800771c:	4313      	orrs	r3, r2
 800771e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	015a      	lsls	r2, r3, #5
 8007724:	6a3b      	ldr	r3, [r7, #32]
 8007726:	4413      	add	r3, r2
 8007728:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a41      	ldr	r2, [pc, #260]	; (8007834 <USB_HC_StartXfer+0x284>)
 8007730:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007732:	4b40      	ldr	r3, [pc, #256]	; (8007834 <USB_HC_StartXfer+0x284>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800773a:	4a3e      	ldr	r2, [pc, #248]	; (8007834 <USB_HC_StartXfer+0x284>)
 800773c:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	78db      	ldrb	r3, [r3, #3]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d006      	beq.n	8007754 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007746:	4b3b      	ldr	r3, [pc, #236]	; (8007834 <USB_HC_StartXfer+0x284>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800774e:	4a39      	ldr	r2, [pc, #228]	; (8007834 <USB_HC_StartXfer+0x284>)
 8007750:	6013      	str	r3, [r2, #0]
 8007752:	e005      	b.n	8007760 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007754:	4b37      	ldr	r3, [pc, #220]	; (8007834 <USB_HC_StartXfer+0x284>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800775c:	4a35      	ldr	r2, [pc, #212]	; (8007834 <USB_HC_StartXfer+0x284>)
 800775e:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007760:	4b34      	ldr	r3, [pc, #208]	; (8007834 <USB_HC_StartXfer+0x284>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007768:	4a32      	ldr	r2, [pc, #200]	; (8007834 <USB_HC_StartXfer+0x284>)
 800776a:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	015a      	lsls	r2, r3, #5
 8007770:	6a3b      	ldr	r3, [r7, #32]
 8007772:	4413      	add	r3, r2
 8007774:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007778:	461a      	mov	r2, r3
 800777a:	4b2e      	ldr	r3, [pc, #184]	; (8007834 <USB_HC_StartXfer+0x284>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 8007780:	79fb      	ldrb	r3, [r7, #7]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d14e      	bne.n	8007824 <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	78db      	ldrb	r3, [r3, #3]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d14a      	bne.n	8007824 <USB_HC_StartXfer+0x274>
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d046      	beq.n	8007824 <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	79db      	ldrb	r3, [r3, #7]
 800779a:	2b03      	cmp	r3, #3
 800779c:	d830      	bhi.n	8007800 <USB_HC_StartXfer+0x250>
 800779e:	a201      	add	r2, pc, #4	; (adr r2, 80077a4 <USB_HC_StartXfer+0x1f4>)
 80077a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077a4:	080077b5 	.word	0x080077b5
 80077a8:	080077d9 	.word	0x080077d9
 80077ac:	080077b5 	.word	0x080077b5
 80077b0:	080077d9 	.word	0x080077d9
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	3303      	adds	r3, #3
 80077ba:	089b      	lsrs	r3, r3, #2
 80077bc:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80077be:	8afa      	ldrh	r2, [r7, #22]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d91c      	bls.n	8007804 <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	699b      	ldr	r3, [r3, #24]
 80077ce:	f043 0220 	orr.w	r2, r3, #32
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	619a      	str	r2, [r3, #24]
          }
          break;
 80077d6:	e015      	b.n	8007804 <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	3303      	adds	r3, #3
 80077de:	089b      	lsrs	r3, r3, #2
 80077e0:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80077e2:	8afa      	ldrh	r2, [r7, #22]
 80077e4:	6a3b      	ldr	r3, [r7, #32]
 80077e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d90a      	bls.n	8007808 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	619a      	str	r2, [r3, #24]
          }
          break;
 80077fe:	e003      	b.n	8007808 <USB_HC_StartXfer+0x258>

        default:
          break;
 8007800:	bf00      	nop
 8007802:	e002      	b.n	800780a <USB_HC_StartXfer+0x25a>
          break;
 8007804:	bf00      	nop
 8007806:	e000      	b.n	800780a <USB_HC_StartXfer+0x25a>
          break;
 8007808:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	68d9      	ldr	r1, [r3, #12]
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	785a      	ldrb	r2, [r3, #1]
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	b298      	uxth	r0, r3
 8007818:	2300      	movs	r3, #0
 800781a:	9300      	str	r3, [sp, #0]
 800781c:	4603      	mov	r3, r0
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f7ff fb86 	bl	8006f30 <USB_WritePacket>
    }
  }

  return HAL_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3728      	adds	r7, #40	; 0x28
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	1ff80000 	.word	0x1ff80000
 8007834:	200001a4 	.word	0x200001a4

08007838 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800784a:	695b      	ldr	r3, [r3, #20]
 800784c:	b29b      	uxth	r3, r3
}
 800784e:	4618      	mov	r0, r3
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr

0800785a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800785a:	b480      	push	{r7}
 800785c:	b087      	sub	sp, #28
 800785e:	af00      	add	r7, sp, #0
 8007860:	6078      	str	r0, [r7, #4]
 8007862:	460b      	mov	r3, r1
 8007864:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800786a:	78fb      	ldrb	r3, [r7, #3]
 800786c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800786e:	2300      	movs	r3, #0
 8007870:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	015a      	lsls	r2, r3, #5
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	4413      	add	r3, r2
 800787a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	0c9b      	lsrs	r3, r3, #18
 8007882:	f003 0303 	and.w	r3, r3, #3
 8007886:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d002      	beq.n	8007894 <USB_HC_Halt+0x3a>
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	2b02      	cmp	r3, #2
 8007892:	d16c      	bne.n	800796e <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	4413      	add	r3, r2
 800789c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	0151      	lsls	r1, r2, #5
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	440a      	add	r2, r1
 80078aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80078b2:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d143      	bne.n	8007948 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	015a      	lsls	r2, r3, #5
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	4413      	add	r3, r2
 80078c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	0151      	lsls	r1, r2, #5
 80078d2:	693a      	ldr	r2, [r7, #16]
 80078d4:	440a      	add	r2, r1
 80078d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80078de:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	015a      	lsls	r2, r3, #5
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	4413      	add	r3, r2
 80078e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	68fa      	ldr	r2, [r7, #12]
 80078f0:	0151      	lsls	r1, r2, #5
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	440a      	add	r2, r1
 80078f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80078fe:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	015a      	lsls	r2, r3, #5
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	4413      	add	r3, r2
 8007908:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	0151      	lsls	r1, r2, #5
 8007912:	693a      	ldr	r2, [r7, #16]
 8007914:	440a      	add	r2, r1
 8007916:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800791a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800791e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	3301      	adds	r3, #1
 8007924:	617b      	str	r3, [r7, #20]
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800792c:	d81d      	bhi.n	800796a <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	015a      	lsls	r2, r3, #5
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	4413      	add	r3, r2
 8007936:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007940:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007944:	d0ec      	beq.n	8007920 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007946:	e080      	b.n	8007a4a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	015a      	lsls	r2, r3, #5
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	4413      	add	r3, r2
 8007950:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	68fa      	ldr	r2, [r7, #12]
 8007958:	0151      	lsls	r1, r2, #5
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	440a      	add	r2, r1
 800795e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007962:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007966:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007968:	e06f      	b.n	8007a4a <USB_HC_Halt+0x1f0>
          break;
 800796a:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800796c:	e06d      	b.n	8007a4a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	015a      	lsls	r2, r3, #5
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	4413      	add	r3, r2
 8007976:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	0151      	lsls	r1, r2, #5
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	440a      	add	r2, r1
 8007984:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007988:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800798c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800799a:	2b00      	cmp	r3, #0
 800799c:	d143      	bne.n	8007a26 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	015a      	lsls	r2, r3, #5
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	4413      	add	r3, r2
 80079a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68fa      	ldr	r2, [r7, #12]
 80079ae:	0151      	lsls	r1, r2, #5
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	440a      	add	r2, r1
 80079b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80079b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079bc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	015a      	lsls	r2, r3, #5
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	4413      	add	r3, r2
 80079c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68fa      	ldr	r2, [r7, #12]
 80079ce:	0151      	lsls	r1, r2, #5
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	440a      	add	r2, r1
 80079d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80079d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80079dc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	015a      	lsls	r2, r3, #5
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	0151      	lsls	r1, r2, #5
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	440a      	add	r2, r1
 80079f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80079f8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80079fc:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	3301      	adds	r3, #1
 8007a02:	617b      	str	r3, [r7, #20]
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a0a:	d81d      	bhi.n	8007a48 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	015a      	lsls	r2, r3, #5
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	4413      	add	r3, r2
 8007a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a22:	d0ec      	beq.n	80079fe <USB_HC_Halt+0x1a4>
 8007a24:	e011      	b.n	8007a4a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	015a      	lsls	r2, r3, #5
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	68fa      	ldr	r2, [r7, #12]
 8007a36:	0151      	lsls	r1, r2, #5
 8007a38:	693a      	ldr	r2, [r7, #16]
 8007a3a:	440a      	add	r2, r1
 8007a3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a44:	6013      	str	r3, [r2, #0]
 8007a46:	e000      	b.n	8007a4a <USB_HC_Halt+0x1f0>
          break;
 8007a48:	bf00      	nop
    }
  }

  return HAL_OK;
 8007a4a:	2300      	movs	r3, #0
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	371c      	adds	r7, #28
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b087      	sub	sp, #28
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	460b      	mov	r3, r1
 8007a62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007a68:	78fb      	ldrb	r3, [r7, #3]
 8007a6a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	04da      	lsls	r2, r3, #19
 8007a74:	4b15      	ldr	r3, [pc, #84]	; (8007acc <USB_DoPing+0x74>)
 8007a76:	4013      	ands	r3, r2
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	0151      	lsls	r1, r2, #5
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	440a      	add	r2, r1
 8007a80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a88:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	015a      	lsls	r2, r3, #5
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	4413      	add	r3, r2
 8007a92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007aa0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007aa8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	015a      	lsls	r2, r3, #5
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	4413      	add	r3, r2
 8007ab2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007abc:	2300      	movs	r3, #0
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	371c      	adds	r7, #28
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	1ff80000 	.word	0x1ff80000

08007ad0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b086      	sub	sp, #24
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8007adc:	2300      	movs	r3, #0
 8007ade:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f7ff f9a1 	bl	8006e28 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8007ae6:	2110      	movs	r1, #16
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f7ff f9d9 	bl	8006ea0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7ff f9fc 	bl	8006eec <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007af4:	2300      	movs	r3, #0
 8007af6:	613b      	str	r3, [r7, #16]
 8007af8:	e01f      	b.n	8007b3a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	015a      	lsls	r2, r3, #5
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	4413      	add	r3, r2
 8007b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b10:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b18:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007b20:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b2e:	461a      	mov	r2, r3
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	3301      	adds	r3, #1
 8007b38:	613b      	str	r3, [r7, #16]
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	2b0f      	cmp	r3, #15
 8007b3e:	d9dc      	bls.n	8007afa <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007b40:	2300      	movs	r3, #0
 8007b42:	613b      	str	r3, [r7, #16]
 8007b44:	e034      	b.n	8007bb0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	015a      	lsls	r2, r3, #5
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	4413      	add	r3, r2
 8007b4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b5c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b64:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007b6c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	015a      	lsls	r2, r3, #5
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	4413      	add	r3, r2
 8007b76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	3301      	adds	r3, #1
 8007b84:	617b      	str	r3, [r7, #20]
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b8c:	d80c      	bhi.n	8007ba8 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	015a      	lsls	r2, r3, #5
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	4413      	add	r3, r2
 8007b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ba0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ba4:	d0ec      	beq.n	8007b80 <USB_StopHost+0xb0>
 8007ba6:	e000      	b.n	8007baa <USB_StopHost+0xda>
        break;
 8007ba8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	3301      	adds	r3, #1
 8007bae:	613b      	str	r3, [r7, #16]
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	2b0f      	cmp	r3, #15
 8007bb4:	d9c7      	bls.n	8007b46 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007bc2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007bca:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f7ff f91a 	bl	8006e06 <USB_EnableGlobalInt>

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3718      	adds	r7, #24
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8007bdc:	b590      	push	{r4, r7, lr}
 8007bde:	b089      	sub	sp, #36	; 0x24
 8007be0:	af04      	add	r7, sp, #16
 8007be2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 8007be4:	2302      	movs	r3, #2
 8007be6:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 8007be8:	2301      	movs	r3, #1
 8007bea:	2202      	movs	r2, #2
 8007bec:	2102      	movs	r1, #2
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 fc3a 	bl	8008468 <USBH_FindInterface>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 8007bf8:	7bbb      	ldrb	r3, [r7, #14]
 8007bfa:	2bff      	cmp	r3, #255	; 0xff
 8007bfc:	f000 812a 	beq.w	8007e54 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 8007c00:	7bbb      	ldrb	r3, [r7, #14]
 8007c02:	4619      	mov	r1, r3
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 fc13 	bl	8008430 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 8007c10:	2050      	movs	r0, #80	; 0x50
 8007c12:	f002 f8df 	bl	8009dd4 <malloc>
 8007c16:	4603      	mov	r3, r0
 8007c18:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007c20:	69db      	ldr	r3, [r3, #28]
 8007c22:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8007c24:	7bbb      	ldrb	r3, [r7, #14]
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	211a      	movs	r1, #26
 8007c2a:	fb01 f303 	mul.w	r3, r1, r3
 8007c2e:	4413      	add	r3, r2
 8007c30:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8007c34:	781b      	ldrb	r3, [r3, #0]
 8007c36:	b25b      	sxtb	r3, r3
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	da15      	bge.n	8007c68 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007c3c:	7bbb      	ldrb	r3, [r7, #14]
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	211a      	movs	r1, #26
 8007c42:	fb01 f303 	mul.w	r3, r1, r3
 8007c46:	4413      	add	r3, r2
 8007c48:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8007c4c:	781a      	ldrb	r2, [r3, #0]
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007c52:	7bbb      	ldrb	r3, [r7, #14]
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	211a      	movs	r1, #26
 8007c58:	fb01 f303 	mul.w	r3, r1, r3
 8007c5c:	4413      	add	r3, r2
 8007c5e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8007c62:	881a      	ldrh	r2, [r3, #0]
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	785b      	ldrb	r3, [r3, #1]
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f001 fd21 	bl	80096b6 <USBH_AllocPipe>
 8007c74:	4603      	mov	r3, r0
 8007c76:	461a      	mov	r2, r3
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	7819      	ldrb	r1, [r3, #0]
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	7858      	ldrb	r0, [r3, #1]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007c90:	68ba      	ldr	r2, [r7, #8]
 8007c92:	8952      	ldrh	r2, [r2, #10]
 8007c94:	9202      	str	r2, [sp, #8]
 8007c96:	2203      	movs	r2, #3
 8007c98:	9201      	str	r2, [sp, #4]
 8007c9a:	9300      	str	r3, [sp, #0]
 8007c9c:	4623      	mov	r3, r4
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f001 fcd9 	bl	8009658 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	2200      	movs	r2, #0
 8007cac:	4619      	mov	r1, r3
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f001 ffe0 	bl	8009c74 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	210a      	movs	r1, #10
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 fbd4 	bl	8008468 <USBH_FindInterface>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 8007cc4:	7bbb      	ldrb	r3, [r7, #14]
 8007cc6:	2bff      	cmp	r3, #255	; 0xff
 8007cc8:	f000 80c4 	beq.w	8007e54 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8007ccc:	7bbb      	ldrb	r3, [r7, #14]
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	211a      	movs	r1, #26
 8007cd2:	fb01 f303 	mul.w	r3, r1, r3
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8007cdc:	781b      	ldrb	r3, [r3, #0]
 8007cde:	b25b      	sxtb	r3, r3
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	da16      	bge.n	8007d12 <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007ce4:	7bbb      	ldrb	r3, [r7, #14]
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	211a      	movs	r1, #26
 8007cea:	fb01 f303 	mul.w	r3, r1, r3
 8007cee:	4413      	add	r3, r2
 8007cf0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8007cf4:	781a      	ldrb	r2, [r3, #0]
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007cfa:	7bbb      	ldrb	r3, [r7, #14]
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	211a      	movs	r1, #26
 8007d00:	fb01 f303 	mul.w	r3, r1, r3
 8007d04:	4413      	add	r3, r2
 8007d06:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8007d0a:	881a      	ldrh	r2, [r3, #0]
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	835a      	strh	r2, [r3, #26]
 8007d10:	e015      	b.n	8007d3e <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007d12:	7bbb      	ldrb	r3, [r7, #14]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	211a      	movs	r1, #26
 8007d18:	fb01 f303 	mul.w	r3, r1, r3
 8007d1c:	4413      	add	r3, r2
 8007d1e:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8007d22:	781a      	ldrb	r2, [r3, #0]
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007d28:	7bbb      	ldrb	r3, [r7, #14]
 8007d2a:	687a      	ldr	r2, [r7, #4]
 8007d2c:	211a      	movs	r1, #26
 8007d2e:	fb01 f303 	mul.w	r3, r1, r3
 8007d32:	4413      	add	r3, r2
 8007d34:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8007d38:	881a      	ldrh	r2, [r3, #0]
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8007d3e:	7bbb      	ldrb	r3, [r7, #14]
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	211a      	movs	r1, #26
 8007d44:	fb01 f303 	mul.w	r3, r1, r3
 8007d48:	4413      	add	r3, r2
 8007d4a:	f203 3352 	addw	r3, r3, #850	; 0x352
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	b25b      	sxtb	r3, r3
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	da16      	bge.n	8007d84 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007d56:	7bbb      	ldrb	r3, [r7, #14]
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	211a      	movs	r1, #26
 8007d5c:	fb01 f303 	mul.w	r3, r1, r3
 8007d60:	4413      	add	r3, r2
 8007d62:	f203 3352 	addw	r3, r3, #850	; 0x352
 8007d66:	781a      	ldrb	r2, [r3, #0]
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007d6c:	7bbb      	ldrb	r3, [r7, #14]
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	211a      	movs	r1, #26
 8007d72:	fb01 f303 	mul.w	r3, r1, r3
 8007d76:	4413      	add	r3, r2
 8007d78:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8007d7c:	881a      	ldrh	r2, [r3, #0]
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	835a      	strh	r2, [r3, #26]
 8007d82:	e015      	b.n	8007db0 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007d84:	7bbb      	ldrb	r3, [r7, #14]
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	211a      	movs	r1, #26
 8007d8a:	fb01 f303 	mul.w	r3, r1, r3
 8007d8e:	4413      	add	r3, r2
 8007d90:	f203 3352 	addw	r3, r3, #850	; 0x352
 8007d94:	781a      	ldrb	r2, [r3, #0]
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007d9a:	7bbb      	ldrb	r3, [r7, #14]
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	211a      	movs	r1, #26
 8007da0:	fb01 f303 	mul.w	r3, r1, r3
 8007da4:	4413      	add	r3, r2
 8007da6:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8007daa:	881a      	ldrh	r2, [r3, #0]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	7b9b      	ldrb	r3, [r3, #14]
 8007db4:	4619      	mov	r1, r3
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f001 fc7d 	bl	80096b6 <USBH_AllocPipe>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	7bdb      	ldrb	r3, [r3, #15]
 8007dc8:	4619      	mov	r1, r3
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f001 fc73 	bl	80096b6 <USBH_AllocPipe>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	7b59      	ldrb	r1, [r3, #13]
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	7b98      	ldrb	r0, [r3, #14]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007dec:	68ba      	ldr	r2, [r7, #8]
 8007dee:	8b12      	ldrh	r2, [r2, #24]
 8007df0:	9202      	str	r2, [sp, #8]
 8007df2:	2202      	movs	r2, #2
 8007df4:	9201      	str	r2, [sp, #4]
 8007df6:	9300      	str	r3, [sp, #0]
 8007df8:	4623      	mov	r3, r4
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f001 fc2b 	bl	8009658 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	7b19      	ldrb	r1, [r3, #12]
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	7bd8      	ldrb	r0, [r3, #15]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007e16:	68ba      	ldr	r2, [r7, #8]
 8007e18:	8b52      	ldrh	r2, [r2, #26]
 8007e1a:	9202      	str	r2, [sp, #8]
 8007e1c:	2202      	movs	r2, #2
 8007e1e:	9201      	str	r2, [sp, #4]
 8007e20:	9300      	str	r3, [sp, #0]
 8007e22:	4623      	mov	r3, r4
 8007e24:	4602      	mov	r2, r0
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f001 fc16 	bl	8009658 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	7b5b      	ldrb	r3, [r3, #13]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f001 ff19 	bl	8009c74 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	7b1b      	ldrb	r3, [r3, #12]
 8007e46:	2200      	movs	r2, #0
 8007e48:	4619      	mov	r1, r3
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f001 ff12 	bl	8009c74 <USBH_LL_SetToggle>
      status = USBH_OK;
 8007e50:	2300      	movs	r3, #0
 8007e52:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8007e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3714      	adds	r7, #20
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd90      	pop	{r4, r7, pc}

08007e5e <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8007e5e:	b580      	push	{r7, lr}
 8007e60:	b084      	sub	sp, #16
 8007e62:	af00      	add	r7, sp, #0
 8007e64:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007e6c:	69db      	ldr	r3, [r3, #28]
 8007e6e:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00e      	beq.n	8007e96 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f001 fc09 	bl	8009696 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	4619      	mov	r1, r3
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f001 fc31 	bl	80096f2 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2200      	movs	r2, #0
 8007e94:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	7b1b      	ldrb	r3, [r3, #12]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d00e      	beq.n	8007ebc <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	7b1b      	ldrb	r3, [r3, #12]
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f001 fbf6 	bl	8009696 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	7b1b      	ldrb	r3, [r3, #12]
 8007eae:	4619      	mov	r1, r3
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f001 fc1e 	bl	80096f2 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	7b5b      	ldrb	r3, [r3, #13]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d00e      	beq.n	8007ee2 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	7b5b      	ldrb	r3, [r3, #13]
 8007ec8:	4619      	mov	r1, r3
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f001 fbe3 	bl	8009696 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	7b5b      	ldrb	r3, [r3, #13]
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f001 fc0b 	bl	80096f2 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007ee8:	69db      	ldr	r3, [r3, #28]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00b      	beq.n	8007f06 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007ef4:	69db      	ldr	r3, [r3, #28]
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f001 ff74 	bl	8009de4 <free>
    phost->pActiveClass->pData = 0U;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007f02:	2200      	movs	r2, #0
 8007f04:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8007f18:	2302      	movs	r3, #2
 8007f1a:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007f22:	69db      	ldr	r3, [r3, #28]
 8007f24:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	3340      	adds	r3, #64	; 0x40
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f000 f8b2 	bl	8008096 <GetLineCoding>
 8007f32:	4603      	mov	r3, r0
 8007f34:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 8007f36:	7bfb      	ldrb	r3, [r7, #15]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d105      	bne.n	8007f48 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007f42:	2102      	movs	r1, #2
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	4798      	blx	r3
  }
  return status;
 8007f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3710      	adds	r7, #16
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}
	...

08007f54 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007f60:	2300      	movs	r3, #0
 8007f62:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007f6a:	69db      	ldr	r3, [r3, #28]
 8007f6c:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007f74:	2b04      	cmp	r3, #4
 8007f76:	d877      	bhi.n	8008068 <USBH_CDC_Process+0x114>
 8007f78:	a201      	add	r2, pc, #4	; (adr r2, 8007f80 <USBH_CDC_Process+0x2c>)
 8007f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f7e:	bf00      	nop
 8007f80:	08007f95 	.word	0x08007f95
 8007f84:	08007f9b 	.word	0x08007f9b
 8007f88:	08007fcb 	.word	0x08007fcb
 8007f8c:	0800803f 	.word	0x0800803f
 8007f90:	0800804d 	.word	0x0800804d
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 8007f94:	2300      	movs	r3, #0
 8007f96:	73fb      	strb	r3, [r7, #15]
    break;
 8007f98:	e06d      	b.n	8008076 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f000 f897 	bl	80080d4 <SetLineCoding>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8007faa:	7bbb      	ldrb	r3, [r7, #14]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d104      	bne.n	8007fba <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	2202      	movs	r2, #2
 8007fb4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8007fb8:	e058      	b.n	800806c <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8007fba:	7bbb      	ldrb	r3, [r7, #14]
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d055      	beq.n	800806c <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	2204      	movs	r2, #4
 8007fc4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8007fc8:	e050      	b.n	800806c <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	3340      	adds	r3, #64	; 0x40
 8007fce:	4619      	mov	r1, r3
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f000 f860 	bl	8008096 <GetLineCoding>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8007fda:	7bbb      	ldrb	r3, [r7, #14]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d126      	bne.n	800802e <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ff2:	791b      	ldrb	r3, [r3, #4]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d13b      	bne.n	8008070 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008002:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008004:	429a      	cmp	r2, r3
 8008006:	d133      	bne.n	8008070 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008012:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008014:	429a      	cmp	r2, r3
 8008016:	d12b      	bne.n	8008070 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008020:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008022:	429a      	cmp	r2, r3
 8008024:	d124      	bne.n	8008070 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 f95a 	bl	80082e0 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800802c:	e020      	b.n	8008070 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800802e:	7bbb      	ldrb	r3, [r7, #14]
 8008030:	2b01      	cmp	r3, #1
 8008032:	d01d      	beq.n	8008070 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	2204      	movs	r2, #4
 8008038:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800803c:	e018      	b.n	8008070 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 f867 	bl	8008112 <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 f8dc 	bl	8008202 <CDC_ProcessReception>
    break;
 800804a:	e014      	b.n	8008076 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800804c:	2100      	movs	r1, #0
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f000 fece 	bl	8008df0 <USBH_ClrFeature>
 8008054:	4603      	mov	r3, r0
 8008056:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8008058:	7bbb      	ldrb	r3, [r7, #14]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10a      	bne.n	8008074 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 8008066:	e005      	b.n	8008074 <USBH_CDC_Process+0x120>

  default:
    break;
 8008068:	bf00      	nop
 800806a:	e004      	b.n	8008076 <USBH_CDC_Process+0x122>
    break;
 800806c:	bf00      	nop
 800806e:	e002      	b.n	8008076 <USBH_CDC_Process+0x122>
    break;
 8008070:	bf00      	nop
 8008072:	e000      	b.n	8008076 <USBH_CDC_Process+0x122>
    break;
 8008074:	bf00      	nop

  }

  return status;
 8008076:	7bfb      	ldrb	r3, [r7, #15]
}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 8008080:	b480      	push	{r7}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	370c      	adds	r7, #12
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr

08008096 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008096:	b580      	push	{r7, lr}
 8008098:	b082      	sub	sp, #8
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
 800809e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	22a1      	movs	r2, #161	; 0xa1
 80080a4:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2221      	movs	r2, #33	; 0x21
 80080aa:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2200      	movs	r2, #0
 80080b6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2207      	movs	r2, #7
 80080bc:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	2207      	movs	r2, #7
 80080c2:	4619      	mov	r1, r3
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f001 f873 	bl	80091b0 <USBH_CtlReq>
 80080ca:	4603      	mov	r3, r0
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3708      	adds	r7, #8
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2221      	movs	r2, #33	; 0x21
 80080e2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2220      	movs	r2, #32
 80080e8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2207      	movs	r2, #7
 80080fa:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	2207      	movs	r2, #7
 8008100:	4619      	mov	r1, r3
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f001 f854 	bl	80091b0 <USBH_CtlReq>
 8008108:	4603      	mov	r3, r0
}
 800810a:	4618      	mov	r0, r3
 800810c:	3708      	adds	r7, #8
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008112:	b580      	push	{r7, lr}
 8008114:	b086      	sub	sp, #24
 8008116:	af02      	add	r7, sp, #8
 8008118:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008120:	69db      	ldr	r3, [r3, #28]
 8008122:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008124:	2300      	movs	r3, #0
 8008126:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800812e:	2b01      	cmp	r3, #1
 8008130:	d002      	beq.n	8008138 <CDC_ProcessTransmission+0x26>
 8008132:	2b02      	cmp	r3, #2
 8008134:	d025      	beq.n	8008182 <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 8008136:	e060      	b.n	80081fa <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	8b12      	ldrh	r2, [r2, #24]
 8008140:	4293      	cmp	r3, r2
 8008142:	d90c      	bls.n	800815e <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	69d9      	ldr	r1, [r3, #28]
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	8b1a      	ldrh	r2, [r3, #24]
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	7b58      	ldrb	r0, [r3, #13]
 8008150:	2301      	movs	r3, #1
 8008152:	9300      	str	r3, [sp, #0]
 8008154:	4603      	mov	r3, r0
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f001 fa3b 	bl	80095d2 <USBH_BulkSendData>
 800815c:	e00c      	b.n	8008178 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 8008166:	b29a      	uxth	r2, r3
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	7b58      	ldrb	r0, [r3, #13]
 800816c:	2301      	movs	r3, #1
 800816e:	9300      	str	r3, [sp, #0]
 8008170:	4603      	mov	r3, r0
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f001 fa2d 	bl	80095d2 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2202      	movs	r2, #2
 800817c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8008180:	e03b      	b.n	80081fa <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	7b5b      	ldrb	r3, [r3, #13]
 8008186:	4619      	mov	r1, r3
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f001 fd49 	bl	8009c20 <USBH_LL_GetURBState>
 800818e:	4603      	mov	r3, r0
 8008190:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 8008192:	7afb      	ldrb	r3, [r7, #11]
 8008194:	2b01      	cmp	r3, #1
 8008196:	d128      	bne.n	80081ea <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800819c:	68fa      	ldr	r2, [r7, #12]
 800819e:	8b12      	ldrh	r2, [r2, #24]
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d90e      	bls.n	80081c2 <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	8b12      	ldrh	r2, [r2, #24]
 80081ac:	1a9a      	subs	r2, r3, r2
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	69db      	ldr	r3, [r3, #28]
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	8b12      	ldrh	r2, [r2, #24]
 80081ba:	441a      	add	r2, r3
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	61da      	str	r2, [r3, #28]
 80081c0:	e002      	b.n	80081c8 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d004      	beq.n	80081da <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 80081d8:	e00e      	b.n	80081f8 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2200      	movs	r2, #0
 80081de:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f868 	bl	80082b8 <USBH_CDC_TransmitCallback>
    break;
 80081e8:	e006      	b.n	80081f8 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 80081ea:	7afb      	ldrb	r3, [r7, #11]
 80081ec:	2b02      	cmp	r3, #2
 80081ee:	d103      	bne.n	80081f8 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 80081f8:	bf00      	nop
  }
}
 80081fa:	bf00      	nop
 80081fc:	3710      	adds	r7, #16
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}

08008202 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008202:	b580      	push	{r7, lr}
 8008204:	b086      	sub	sp, #24
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008210:	69db      	ldr	r3, [r3, #28]
 8008212:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008214:	2300      	movs	r3, #0
 8008216:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800821e:	2b03      	cmp	r3, #3
 8008220:	d002      	beq.n	8008228 <CDC_ProcessReception+0x26>
 8008222:	2b04      	cmp	r3, #4
 8008224:	d00e      	beq.n	8008244 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8008226:	e043      	b.n	80082b0 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	6a19      	ldr	r1, [r3, #32]
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	8b5a      	ldrh	r2, [r3, #26]
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	7b1b      	ldrb	r3, [r3, #12]
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f001 f9f1 	bl	800961c <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	2204      	movs	r2, #4
 800823e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8008242:	e035      	b.n	80082b0 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	7b1b      	ldrb	r3, [r3, #12]
 8008248:	4619      	mov	r1, r3
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f001 fce8 	bl	8009c20 <USBH_LL_GetURBState>
 8008250:	4603      	mov	r3, r0
 8008252:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8008254:	7cfb      	ldrb	r3, [r7, #19]
 8008256:	2b01      	cmp	r3, #1
 8008258:	d129      	bne.n	80082ae <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	7b1b      	ldrb	r3, [r3, #12]
 800825e:	4619      	mov	r1, r3
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f001 fc4b 	bl	8009afc <USBH_LL_GetLastXferSize>
 8008266:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	429a      	cmp	r2, r3
 8008270:	d016      	beq.n	80082a0 <CDC_ProcessReception+0x9e>
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	8b5b      	ldrh	r3, [r3, #26]
 8008276:	461a      	mov	r2, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	4293      	cmp	r3, r2
 800827c:	d910      	bls.n	80082a0 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	1ad2      	subs	r2, r2, r3
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	6a1a      	ldr	r2, [r3, #32]
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	441a      	add	r2, r3
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	2203      	movs	r2, #3
 800829a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800829e:	e006      	b.n	80082ae <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	2200      	movs	r2, #0
 80082a4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 f80f 	bl	80082cc <USBH_CDC_ReceiveCallback>
    break;
 80082ae:	bf00      	nop
  }
}
 80082b0:	bf00      	nop
 80082b2:	3718      	adds	r7, #24
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]

}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]

}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]

}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b084      	sub	sp, #16
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	60f8      	str	r0, [r7, #12]
 80082fc:	60b9      	str	r1, [r7, #8]
 80082fe:	4613      	mov	r3, r2
 8008300:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d101      	bne.n	800830c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008308:	2302      	movs	r3, #2
 800830a:	e019      	b.n	8008340 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	79fa      	ldrb	r2, [r7, #7]
 8008310:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2200      	movs	r2, #0
 8008318:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2200      	movs	r2, #0
 8008320:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	f000 f80f 	bl	8008348 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d003      	beq.n	8008338 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	68ba      	ldr	r2, [r7, #8]
 8008334:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f001 fb2d 	bl	8009998 <USBH_LL_Init>

  return USBH_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3710      	adds	r7, #16
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008348:	b480      	push	{r7}
 800834a:	b085      	sub	sp, #20
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008350:	2300      	movs	r3, #0
 8008352:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8008354:	e008      	b.n	8008368 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	68fa      	ldr	r2, [r7, #12]
 800835a:	32e0      	adds	r2, #224	; 0xe0
 800835c:	2100      	movs	r1, #0
 800835e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	3301      	adds	r3, #1
 8008366:	60fb      	str	r3, [r7, #12]
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2b0e      	cmp	r3, #14
 800836c:	d9f3      	bls.n	8008356 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800836e:	2300      	movs	r3, #0
 8008370:	60fb      	str	r3, [r7, #12]
 8008372:	e009      	b.n	8008388 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	4413      	add	r3, r2
 800837a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800837e:	2200      	movs	r2, #0
 8008380:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	3301      	adds	r3, #1
 8008386:	60fb      	str	r3, [r7, #12]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800838e:	d3f1      	bcc.n	8008374 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2201      	movs	r2, #1
 80083ae:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2240      	movs	r2, #64	; 0x40
 80083b4:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2201      	movs	r2, #1
 80083c8:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3714      	adds	r7, #20
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr

080083da <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80083da:	b480      	push	{r7}
 80083dc:	b085      	sub	sp, #20
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 80083e4:	2300      	movs	r3, #0
 80083e6:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d017      	beq.n	800841e <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d10f      	bne.n	8008418 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80083fe:	1c59      	adds	r1, r3, #1
 8008400:	687a      	ldr	r2, [r7, #4]
 8008402:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8008406:	687a      	ldr	r2, [r7, #4]
 8008408:	33dc      	adds	r3, #220	; 0xdc
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	4413      	add	r3, r2
 800840e:	683a      	ldr	r2, [r7, #0]
 8008410:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8008412:	2300      	movs	r3, #0
 8008414:	73fb      	strb	r3, [r7, #15]
 8008416:	e004      	b.n	8008422 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008418:	2302      	movs	r3, #2
 800841a:	73fb      	strb	r3, [r7, #15]
 800841c:	e001      	b.n	8008422 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800841e:	2302      	movs	r3, #2
 8008420:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008422:	7bfb      	ldrb	r3, [r7, #15]
}
 8008424:	4618      	mov	r0, r3
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008430:	b480      	push	{r7}
 8008432:	b085      	sub	sp, #20
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	460b      	mov	r3, r1
 800843a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800843c:	2300      	movs	r3, #0
 800843e:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8008446:	78fa      	ldrb	r2, [r7, #3]
 8008448:	429a      	cmp	r2, r3
 800844a:	d204      	bcs.n	8008456 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	78fa      	ldrb	r2, [r7, #3]
 8008450:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8008454:	e001      	b.n	800845a <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008456:	2302      	movs	r3, #2
 8008458:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800845a:	7bfb      	ldrb	r3, [r7, #15]
}
 800845c:	4618      	mov	r0, r3
 800845e:	3714      	adds	r7, #20
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008468:	b480      	push	{r7}
 800846a:	b087      	sub	sp, #28
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	4608      	mov	r0, r1
 8008472:	4611      	mov	r1, r2
 8008474:	461a      	mov	r2, r3
 8008476:	4603      	mov	r3, r0
 8008478:	70fb      	strb	r3, [r7, #3]
 800847a:	460b      	mov	r3, r1
 800847c:	70bb      	strb	r3, [r7, #2]
 800847e:	4613      	mov	r3, r2
 8008480:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8008482:	2300      	movs	r3, #0
 8008484:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8008486:	2300      	movs	r3, #0
 8008488:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8008490:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008492:	e025      	b.n	80084e0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008494:	7dfb      	ldrb	r3, [r7, #23]
 8008496:	221a      	movs	r2, #26
 8008498:	fb02 f303 	mul.w	r3, r2, r3
 800849c:	3308      	adds	r3, #8
 800849e:	68fa      	ldr	r2, [r7, #12]
 80084a0:	4413      	add	r3, r2
 80084a2:	3302      	adds	r3, #2
 80084a4:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	795b      	ldrb	r3, [r3, #5]
 80084aa:	78fa      	ldrb	r2, [r7, #3]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d002      	beq.n	80084b6 <USBH_FindInterface+0x4e>
 80084b0:	78fb      	ldrb	r3, [r7, #3]
 80084b2:	2bff      	cmp	r3, #255	; 0xff
 80084b4:	d111      	bne.n	80084da <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 80084ba:	78ba      	ldrb	r2, [r7, #2]
 80084bc:	429a      	cmp	r2, r3
 80084be:	d002      	beq.n	80084c6 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 80084c0:	78bb      	ldrb	r3, [r7, #2]
 80084c2:	2bff      	cmp	r3, #255	; 0xff
 80084c4:	d109      	bne.n	80084da <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 80084ca:	787a      	ldrb	r2, [r7, #1]
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d002      	beq.n	80084d6 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80084d0:	787b      	ldrb	r3, [r7, #1]
 80084d2:	2bff      	cmp	r3, #255	; 0xff
 80084d4:	d101      	bne.n	80084da <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80084d6:	7dfb      	ldrb	r3, [r7, #23]
 80084d8:	e006      	b.n	80084e8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80084da:	7dfb      	ldrb	r3, [r7, #23]
 80084dc:	3301      	adds	r3, #1
 80084de:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80084e0:	7dfb      	ldrb	r3, [r7, #23]
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d9d6      	bls.n	8008494 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80084e6:	23ff      	movs	r3, #255	; 0xff
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	371c      	adds	r7, #28
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr

080084f4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b082      	sub	sp, #8
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f001 fa87 	bl	8009a10 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8008502:	2101      	movs	r1, #1
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f001 fb9e 	bl	8009c46 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800850a:	2300      	movs	r3, #0
}
 800850c:	4618      	mov	r0, r3
 800850e:	3708      	adds	r7, #8
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b088      	sub	sp, #32
 8008518:	af04      	add	r7, sp, #16
 800851a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800851c:	2302      	movs	r3, #2
 800851e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008520:	2300      	movs	r3, #0
 8008522:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 faec 	bl	8008b02 <USBH_IsPortEnabled>
 800852a:	4603      	mov	r3, r0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d10c      	bne.n	800854a <USBH_Process+0x36>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	b2db      	uxtb	r3, r3
 8008536:	2b00      	cmp	r3, #0
 8008538:	d007      	beq.n	800854a <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	781b      	ldrb	r3, [r3, #0]
 800853e:	b2db      	uxtb	r3, r3
 8008540:	2b03      	cmp	r3, #3
 8008542:	d002      	beq.n	800854a <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2203      	movs	r2, #3
 8008548:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	781b      	ldrb	r3, [r3, #0]
 800854e:	b2db      	uxtb	r3, r3
 8008550:	2b0b      	cmp	r3, #11
 8008552:	f200 814c 	bhi.w	80087ee <USBH_Process+0x2da>
 8008556:	a201      	add	r2, pc, #4	; (adr r2, 800855c <USBH_Process+0x48>)
 8008558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855c:	0800858d 	.word	0x0800858d
 8008560:	080085af 	.word	0x080085af
 8008564:	080085c3 	.word	0x080085c3
 8008568:	080087c9 	.word	0x080087c9
 800856c:	080087ef 	.word	0x080087ef
 8008570:	08008651 	.word	0x08008651
 8008574:	0800877f 	.word	0x0800877f
 8008578:	08008681 	.word	0x08008681
 800857c:	080086a1 	.word	0x080086a1
 8008580:	080086c1 	.word	0x080086c1
 8008584:	080086ef 	.word	0x080086ef
 8008588:	080087b1 	.word	0x080087b1
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008592:	b2db      	uxtb	r3, r3
 8008594:	2b00      	cmp	r3, #0
 8008596:	f000 812c 	beq.w	80087f2 <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2201      	movs	r2, #1
 800859e:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 80085a0:	20c8      	movs	r0, #200	; 0xc8
 80085a2:	f001 fb9a 	bl	8009cda <USBH_Delay>
      USBH_LL_ResetPort(phost);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f001 fa8d 	bl	8009ac6 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80085ac:	e121      	b.n	80087f2 <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80085b4:	2b01      	cmp	r3, #1
 80085b6:	f040 811e 	bne.w	80087f6 <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2202      	movs	r2, #2
 80085be:	701a      	strb	r2, [r3, #0]
    }
    break;
 80085c0:	e119      	b.n	80087f6 <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 80085c2:	2064      	movs	r0, #100	; 0x64
 80085c4:	f001 fb89 	bl	8009cda <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f001 fa57 	bl	8009a7c <USBH_LL_GetSpeed>
 80085ce:	4603      	mov	r3, r0
 80085d0:	461a      	mov	r2, r3
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2205      	movs	r2, #5
 80085dc:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 80085de:	2100      	movs	r1, #0
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f001 f868 	bl	80096b6 <USBH_AllocPipe>
 80085e6:	4603      	mov	r3, r0
 80085e8:	461a      	mov	r2, r3
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 80085ee:	2180      	movs	r1, #128	; 0x80
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f001 f860 	bl	80096b6 <USBH_AllocPipe>
 80085f6:	4603      	mov	r3, r0
 80085f8:	461a      	mov	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	7919      	ldrb	r1, [r3, #4]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800860e:	687a      	ldr	r2, [r7, #4]
 8008610:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8008612:	b292      	uxth	r2, r2
 8008614:	9202      	str	r2, [sp, #8]
 8008616:	2200      	movs	r2, #0
 8008618:	9201      	str	r2, [sp, #4]
 800861a:	9300      	str	r3, [sp, #0]
 800861c:	4603      	mov	r3, r0
 800861e:	2280      	movs	r2, #128	; 0x80
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f001 f819 	bl	8009658 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	7959      	ldrb	r1, [r3, #5]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8008636:	687a      	ldr	r2, [r7, #4]
 8008638:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800863a:	b292      	uxth	r2, r2
 800863c:	9202      	str	r2, [sp, #8]
 800863e:	2200      	movs	r2, #0
 8008640:	9201      	str	r2, [sp, #4]
 8008642:	9300      	str	r3, [sp, #0]
 8008644:	4603      	mov	r3, r0
 8008646:	2200      	movs	r2, #0
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f001 f805 	bl	8009658 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800864e:	e0e3      	b.n	8008818 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f8e7 	bl	8008824 <USBH_HandleEnum>
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	f040 80ce 	bne.w	80087fa <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 800866c:	2b01      	cmp	r3, #1
 800866e:	d103      	bne.n	8008678 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2208      	movs	r2, #8
 8008674:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 8008676:	e0c0      	b.n	80087fa <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2207      	movs	r2, #7
 800867c:	701a      	strb	r2, [r3, #0]
    break;
 800867e:	e0bc      	b.n	80087fa <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008686:	2b00      	cmp	r3, #0
 8008688:	f000 80b9 	beq.w	80087fe <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008692:	2101      	movs	r1, #1
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2208      	movs	r2, #8
 800869c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800869e:	e0ae      	b.n	80087fe <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	4619      	mov	r1, r3
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 fb59 	bl	8008d62 <USBH_SetCfg>
 80086b0:	4603      	mov	r3, r0
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	f040 80a5 	bne.w	8008802 <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2209      	movs	r2, #9
 80086bc:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 80086be:	e0a0      	b.n	8008802 <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 80086c6:	f003 0320 	and.w	r3, r3, #32
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00b      	beq.n	80086e6 <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80086ce:	2101      	movs	r1, #1
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f000 fb69 	bl	8008da8 <USBH_SetFeature>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	f040 8094 	bne.w	8008806 <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	220a      	movs	r2, #10
 80086e2:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 80086e4:	e08f      	b.n	8008806 <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	220a      	movs	r2, #10
 80086ea:	701a      	strb	r2, [r3, #0]
    break;
 80086ec:	e08b      	b.n	8008806 <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f000 8088 	beq.w	800880a <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008702:	2300      	movs	r3, #0
 8008704:	73fb      	strb	r3, [r7, #15]
 8008706:	e017      	b.n	8008738 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008708:	7bfb      	ldrb	r3, [r7, #15]
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	33dc      	adds	r3, #220	; 0xdc
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	4413      	add	r3, r2
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	791a      	ldrb	r2, [r3, #4]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 800871c:	429a      	cmp	r2, r3
 800871e:	d108      	bne.n	8008732 <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 8008720:	7bfb      	ldrb	r3, [r7, #15]
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	33dc      	adds	r3, #220	; 0xdc
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	4413      	add	r3, r2
 800872a:	685a      	ldr	r2, [r3, #4]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008732:	7bfb      	ldrb	r3, [r7, #15]
 8008734:	3301      	adds	r3, #1
 8008736:	73fb      	strb	r3, [r7, #15]
 8008738:	7bfb      	ldrb	r3, [r7, #15]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d0e4      	beq.n	8008708 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008744:	2b00      	cmp	r3, #0
 8008746:	d016      	beq.n	8008776 <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800874e:	689b      	ldr	r3, [r3, #8]
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	4798      	blx	r3
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d109      	bne.n	800876e <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2206      	movs	r2, #6
 800875e:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008766:	2103      	movs	r1, #3
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800876c:	e04d      	b.n	800880a <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	220d      	movs	r2, #13
 8008772:	701a      	strb	r2, [r3, #0]
    break;
 8008774:	e049      	b.n	800880a <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	220d      	movs	r2, #13
 800877a:	701a      	strb	r2, [r3, #0]
    break;
 800877c:	e045      	b.n	800880a <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00f      	beq.n	80087a8 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800878e:	691b      	ldr	r3, [r3, #16]
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	4798      	blx	r3
 8008794:	4603      	mov	r3, r0
 8008796:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 8008798:	7bbb      	ldrb	r3, [r7, #14]
 800879a:	b2db      	uxtb	r3, r3
 800879c:	2b00      	cmp	r3, #0
 800879e:	d136      	bne.n	800880e <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	220b      	movs	r2, #11
 80087a4:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 80087a6:	e032      	b.n	800880e <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	220d      	movs	r2, #13
 80087ac:	701a      	strb	r2, [r3, #0]
    break;
 80087ae:	e02e      	b.n	800880e <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d02b      	beq.n	8008812 <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80087c0:	695b      	ldr	r3, [r3, #20]
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	4798      	blx	r3
    }
    break;
 80087c6:	e024      	b.n	8008812 <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f7ff fdbd 	bl	8008348 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d01e      	beq.n	8008816 <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	4798      	blx	r3
      phost->pActiveClass = NULL;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 80087ec:	e013      	b.n	8008816 <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 80087ee:	bf00      	nop
 80087f0:	e012      	b.n	8008818 <USBH_Process+0x304>
    break;
 80087f2:	bf00      	nop
 80087f4:	e010      	b.n	8008818 <USBH_Process+0x304>
    break;
 80087f6:	bf00      	nop
 80087f8:	e00e      	b.n	8008818 <USBH_Process+0x304>
    break;
 80087fa:	bf00      	nop
 80087fc:	e00c      	b.n	8008818 <USBH_Process+0x304>
    break;
 80087fe:	bf00      	nop
 8008800:	e00a      	b.n	8008818 <USBH_Process+0x304>
    break;
 8008802:	bf00      	nop
 8008804:	e008      	b.n	8008818 <USBH_Process+0x304>
    break;
 8008806:	bf00      	nop
 8008808:	e006      	b.n	8008818 <USBH_Process+0x304>
    break;
 800880a:	bf00      	nop
 800880c:	e004      	b.n	8008818 <USBH_Process+0x304>
    break;
 800880e:	bf00      	nop
 8008810:	e002      	b.n	8008818 <USBH_Process+0x304>
    break;
 8008812:	bf00      	nop
 8008814:	e000      	b.n	8008818 <USBH_Process+0x304>
    break;
 8008816:	bf00      	nop
  }
 return USBH_OK;
 8008818:	2300      	movs	r3, #0
}
 800881a:	4618      	mov	r0, r3
 800881c:	3710      	adds	r7, #16
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
 8008822:	bf00      	nop

08008824 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b088      	sub	sp, #32
 8008828:	af04      	add	r7, sp, #16
 800882a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800882c:	2301      	movs	r3, #1
 800882e:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	785b      	ldrb	r3, [r3, #1]
 8008834:	2b07      	cmp	r3, #7
 8008836:	f200 80f8 	bhi.w	8008a2a <USBH_HandleEnum+0x206>
 800883a:	a201      	add	r2, pc, #4	; (adr r2, 8008840 <USBH_HandleEnum+0x1c>)
 800883c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008840:	08008861 	.word	0x08008861
 8008844:	080088d3 	.word	0x080088d3
 8008848:	080088eb 	.word	0x080088eb
 800884c:	08008961 	.word	0x08008961
 8008850:	08008977 	.word	0x08008977
 8008854:	08008993 	.word	0x08008993
 8008858:	080089c7 	.word	0x080089c7
 800885c:	080089fb 	.word	0x080089fb
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 8008860:	2108      	movs	r1, #8
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f9ad 	bl	8008bc2 <USBH_Get_DevDesc>
 8008868:	4603      	mov	r3, r0
 800886a:	2b00      	cmp	r3, #0
 800886c:	f040 80df 	bne.w	8008a2e <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2201      	movs	r2, #1
 800887e:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	7919      	ldrb	r1, [r3, #4]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8008894:	b292      	uxth	r2, r2
 8008896:	9202      	str	r2, [sp, #8]
 8008898:	2200      	movs	r2, #0
 800889a:	9201      	str	r2, [sp, #4]
 800889c:	9300      	str	r3, [sp, #0]
 800889e:	4603      	mov	r3, r0
 80088a0:	2280      	movs	r2, #128	; 0x80
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 fed8 	bl	8009658 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	7959      	ldrb	r1, [r3, #5]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80088b8:	687a      	ldr	r2, [r7, #4]
 80088ba:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80088bc:	b292      	uxth	r2, r2
 80088be:	9202      	str	r2, [sp, #8]
 80088c0:	2200      	movs	r2, #0
 80088c2:	9201      	str	r2, [sp, #4]
 80088c4:	9300      	str	r3, [sp, #0]
 80088c6:	4603      	mov	r3, r0
 80088c8:	2200      	movs	r2, #0
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 fec4 	bl	8009658 <USBH_OpenPipe>

    }
    break;
 80088d0:	e0ad      	b.n	8008a2e <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 80088d2:	2112      	movs	r1, #18
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 f974 	bl	8008bc2 <USBH_Get_DevDesc>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	f040 80a8 	bne.w	8008a32 <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2202      	movs	r2, #2
 80088e6:	705a      	strb	r2, [r3, #1]

    }
    break;
 80088e8:	e0a3      	b.n	8008a32 <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 80088ea:	2101      	movs	r1, #1
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 fa14 	bl	8008d1a <USBH_SetAddress>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	f040 809e 	bne.w	8008a36 <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 80088fa:	2002      	movs	r0, #2
 80088fc:	f001 f9ed 	bl	8009cda <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2203      	movs	r2, #3
 800890c:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	7919      	ldrb	r1, [r3, #4]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8008922:	b292      	uxth	r2, r2
 8008924:	9202      	str	r2, [sp, #8]
 8008926:	2200      	movs	r2, #0
 8008928:	9201      	str	r2, [sp, #4]
 800892a:	9300      	str	r3, [sp, #0]
 800892c:	4603      	mov	r3, r0
 800892e:	2280      	movs	r2, #128	; 0x80
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f000 fe91 	bl	8009658 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	7959      	ldrb	r1, [r3, #5]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8008946:	687a      	ldr	r2, [r7, #4]
 8008948:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800894a:	b292      	uxth	r2, r2
 800894c:	9202      	str	r2, [sp, #8]
 800894e:	2200      	movs	r2, #0
 8008950:	9201      	str	r2, [sp, #4]
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	4603      	mov	r3, r0
 8008956:	2200      	movs	r2, #0
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f000 fe7d 	bl	8009658 <USBH_OpenPipe>
    }
    break;
 800895e:	e06a      	b.n	8008a36 <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 8008960:	2109      	movs	r1, #9
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 f955 	bl	8008c12 <USBH_Get_CfgDesc>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d165      	bne.n	8008a3a <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2204      	movs	r2, #4
 8008972:	705a      	strb	r2, [r3, #1]
    }
    break;
 8008974:	e061      	b.n	8008a3a <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 800897c:	4619      	mov	r1, r3
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 f947 	bl	8008c12 <USBH_Get_CfgDesc>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d159      	bne.n	8008a3e <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2205      	movs	r2, #5
 800898e:	705a      	strb	r2, [r3, #1]
    }
    break;
 8008990:	e055      	b.n	8008a3e <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8008998:	2b00      	cmp	r3, #0
 800899a:	d010      	beq.n	80089be <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80089a8:	23ff      	movs	r3, #255	; 0xff
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 f955 	bl	8008c5a <USBH_Get_StringDesc>
 80089b0:	4603      	mov	r3, r0
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d145      	bne.n	8008a42 <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2206      	movs	r2, #6
 80089ba:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80089bc:	e041      	b.n	8008a42 <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2206      	movs	r2, #6
 80089c2:	705a      	strb	r2, [r3, #1]
    break;
 80089c4:	e03d      	b.n	8008a42 <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d010      	beq.n	80089f2 <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80089dc:	23ff      	movs	r3, #255	; 0xff
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 f93b 	bl	8008c5a <USBH_Get_StringDesc>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d12d      	bne.n	8008a46 <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2207      	movs	r2, #7
 80089ee:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80089f0:	e029      	b.n	8008a46 <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2207      	movs	r2, #7
 80089f6:	705a      	strb	r2, [r3, #1]
    break;
 80089f8:	e025      	b.n	8008a46 <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d00f      	beq.n	8008a24 <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8008a10:	23ff      	movs	r3, #255	; 0xff
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 f921 	bl	8008c5a <USBH_Get_StringDesc>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d115      	bne.n	8008a4a <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8008a22:	e012      	b.n	8008a4a <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 8008a24:	2300      	movs	r3, #0
 8008a26:	73fb      	strb	r3, [r7, #15]
    break;
 8008a28:	e00f      	b.n	8008a4a <USBH_HandleEnum+0x226>

  default:
    break;
 8008a2a:	bf00      	nop
 8008a2c:	e00e      	b.n	8008a4c <USBH_HandleEnum+0x228>
    break;
 8008a2e:	bf00      	nop
 8008a30:	e00c      	b.n	8008a4c <USBH_HandleEnum+0x228>
    break;
 8008a32:	bf00      	nop
 8008a34:	e00a      	b.n	8008a4c <USBH_HandleEnum+0x228>
    break;
 8008a36:	bf00      	nop
 8008a38:	e008      	b.n	8008a4c <USBH_HandleEnum+0x228>
    break;
 8008a3a:	bf00      	nop
 8008a3c:	e006      	b.n	8008a4c <USBH_HandleEnum+0x228>
    break;
 8008a3e:	bf00      	nop
 8008a40:	e004      	b.n	8008a4c <USBH_HandleEnum+0x228>
    break;
 8008a42:	bf00      	nop
 8008a44:	e002      	b.n	8008a4c <USBH_HandleEnum+0x228>
    break;
 8008a46:	bf00      	nop
 8008a48:	e000      	b.n	8008a4c <USBH_HandleEnum+0x228>
    break;
 8008a4a:	bf00      	nop
  }
  return Status;
 8008a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop

08008a58 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	683a      	ldr	r2, [r7, #0]
 8008a66:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8008a6a:	bf00      	nop
 8008a6c:	370c      	adds	r7, #12
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr

08008a76 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8008a76:	b580      	push	{r7, lr}
 8008a78:	b082      	sub	sp, #8
 8008a7a:	af00      	add	r7, sp, #0
 8008a7c:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8008a84:	1c5a      	adds	r2, r3, #1
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 f804 	bl	8008a9a <USBH_HandleSof>
}
 8008a92:	bf00      	nop
 8008a94:	3708      	adds	r7, #8
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}

08008a9a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8008a9a:	b580      	push	{r7, lr}
 8008a9c:	b082      	sub	sp, #8
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	2b0b      	cmp	r3, #11
 8008aaa:	d10a      	bne.n	8008ac2 <USBH_HandleSof+0x28>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d005      	beq.n	8008ac2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008abc:	699b      	ldr	r3, [r3, #24]
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	4798      	blx	r3
  }
}
 8008ac2:	bf00      	nop
 8008ac4:	3708      	adds	r7, #8
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}

08008aca <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8008aca:	b480      	push	{r7}
 8008acc:	b083      	sub	sp, #12
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8008ada:	bf00      	nop
}
 8008adc:	370c      	adds	r7, #12
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae4:	4770      	bx	lr

08008ae6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 8008ae6:	b480      	push	{r7}
 8008ae8:	b083      	sub	sp, #12
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8008af6:	bf00      	nop
}
 8008af8:	370c      	adds	r7, #12
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr

08008b02 <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 8008b02:	b480      	push	{r7}
 8008b04:	b083      	sub	sp, #12
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b082      	sub	sp, #8
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d10f      	bne.n	8008b4e <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2201      	movs	r2, #1
 8008b32:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d00e      	beq.n	8008b5e <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008b46:	2104      	movs	r1, #4
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	4798      	blx	r3
 8008b4c:	e007      	b.n	8008b5e <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	d102      	bne.n	8008b5e <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2202      	movs	r2, #2
 8008b5c:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3708      	adds	r7, #8
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 ff68 	bl	8009a46 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	791b      	ldrb	r3, [r3, #4]
 8008b7a:	4619      	mov	r1, r3
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 fdb8 	bl	80096f2 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	795b      	ldrb	r3, [r3, #5]
 8008b86:	4619      	mov	r1, r3
 8008b88:	6878      	ldr	r0, [r7, #4]
 8008b8a:	f000 fdb2 	bl	80096f2 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2200      	movs	r2, #0
 8008b92:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d005      	beq.n	8008bac <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008ba6:	2105      	movs	r1, #5
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f000 ff2f 	bl	8009a10 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2203      	movs	r2, #3
 8008bb6:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008bb8:	2300      	movs	r3, #0
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3708      	adds	r7, #8
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}

08008bc2 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8008bc2:	b580      	push	{r7, lr}
 8008bc4:	b086      	sub	sp, #24
 8008bc6:	af02      	add	r7, sp, #8
 8008bc8:	6078      	str	r0, [r7, #4]
 8008bca:	460b      	mov	r3, r1
 8008bcc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8008bd4:	78fb      	ldrb	r3, [r7, #3]
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	4613      	mov	r3, r2
 8008bdc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008be0:	2100      	movs	r1, #0
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 f864 	bl	8008cb0 <USBH_GetDescriptor>
 8008be8:	4603      	mov	r3, r0
 8008bea:	73fb      	strb	r3, [r7, #15]
 8008bec:	7bfb      	ldrb	r3, [r7, #15]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d10a      	bne.n	8008c08 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f203 3022 	addw	r0, r3, #802	; 0x322
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008bfe:	78fa      	ldrb	r2, [r7, #3]
 8008c00:	b292      	uxth	r2, r2
 8008c02:	4619      	mov	r1, r3
 8008c04:	f000 f918 	bl	8008e38 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 8008c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}

08008c12 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b086      	sub	sp, #24
 8008c16:	af02      	add	r7, sp, #8
 8008c18:	6078      	str	r0, [r7, #4]
 8008c1a:	460b      	mov	r3, r1
 8008c1c:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	331c      	adds	r3, #28
 8008c22:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 8008c24:	887b      	ldrh	r3, [r7, #2]
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008c2e:	2100      	movs	r1, #0
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f000 f83d 	bl	8008cb0 <USBH_GetDescriptor>
 8008c36:	4603      	mov	r3, r0
 8008c38:	72fb      	strb	r3, [r7, #11]
 8008c3a:	7afb      	ldrb	r3, [r7, #11]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d107      	bne.n	8008c50 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8008c46:	887a      	ldrh	r2, [r7, #2]
 8008c48:	68f9      	ldr	r1, [r7, #12]
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f000 f964 	bl	8008f18 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 8008c50:	7afb      	ldrb	r3, [r7, #11]
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3710      	adds	r7, #16
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b088      	sub	sp, #32
 8008c5e:	af02      	add	r7, sp, #8
 8008c60:	60f8      	str	r0, [r7, #12]
 8008c62:	607a      	str	r2, [r7, #4]
 8008c64:	461a      	mov	r2, r3
 8008c66:	460b      	mov	r3, r1
 8008c68:	72fb      	strb	r3, [r7, #11]
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 8008c6e:	7afb      	ldrb	r3, [r7, #11]
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8008c76:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8008c7e:	893b      	ldrh	r3, [r7, #8]
 8008c80:	9300      	str	r3, [sp, #0]
 8008c82:	460b      	mov	r3, r1
 8008c84:	2100      	movs	r1, #0
 8008c86:	68f8      	ldr	r0, [r7, #12]
 8008c88:	f000 f812 	bl	8008cb0 <USBH_GetDescriptor>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	75fb      	strb	r3, [r7, #23]
 8008c90:	7dfb      	ldrb	r3, [r7, #23]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d107      	bne.n	8008ca6 <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008c9c:	893a      	ldrh	r2, [r7, #8]
 8008c9e:	6879      	ldr	r1, [r7, #4]
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f000 fa37 	bl	8009114 <USBH_ParseStringDesc>
  }
  return status;
 8008ca6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	3718      	adds	r7, #24
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd80      	pop	{r7, pc}

08008cb0 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	60f8      	str	r0, [r7, #12]
 8008cb8:	607b      	str	r3, [r7, #4]
 8008cba:	460b      	mov	r3, r1
 8008cbc:	72fb      	strb	r3, [r7, #11]
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	789b      	ldrb	r3, [r3, #2]
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d11c      	bne.n	8008d04 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008cca:	7afb      	ldrb	r3, [r7, #11]
 8008ccc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008cd0:	b2da      	uxtb	r2, r3
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2206      	movs	r2, #6
 8008cda:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	893a      	ldrh	r2, [r7, #8]
 8008ce0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008ce2:	893b      	ldrh	r3, [r7, #8]
 8008ce4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008ce8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008cec:	d104      	bne.n	8008cf8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	f240 4209 	movw	r2, #1033	; 0x409
 8008cf4:	829a      	strh	r2, [r3, #20]
 8008cf6:	e002      	b.n	8008cfe <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	8b3a      	ldrh	r2, [r7, #24]
 8008d02:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 8008d04:	8b3b      	ldrh	r3, [r7, #24]
 8008d06:	461a      	mov	r2, r3
 8008d08:	6879      	ldr	r1, [r7, #4]
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	f000 fa50 	bl	80091b0 <USBH_CtlReq>
 8008d10:	4603      	mov	r3, r0
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3710      	adds	r7, #16
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}

08008d1a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008d1a:	b580      	push	{r7, lr}
 8008d1c:	b082      	sub	sp, #8
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
 8008d22:	460b      	mov	r3, r1
 8008d24:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	789b      	ldrb	r3, [r3, #2]
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d10f      	bne.n	8008d4e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2200      	movs	r2, #0
 8008d32:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2205      	movs	r2, #5
 8008d38:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008d3a:	78fb      	ldrb	r3, [r7, #3]
 8008d3c:	b29a      	uxth	r2, r3
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8008d4e:	2200      	movs	r2, #0
 8008d50:	2100      	movs	r1, #0
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 fa2c 	bl	80091b0 <USBH_CtlReq>
 8008d58:	4603      	mov	r3, r0
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	3708      	adds	r7, #8
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}

08008d62 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008d62:	b580      	push	{r7, lr}
 8008d64:	b082      	sub	sp, #8
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	6078      	str	r0, [r7, #4]
 8008d6a:	460b      	mov	r3, r1
 8008d6c:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	789b      	ldrb	r3, [r3, #2]
 8008d72:	2b01      	cmp	r3, #1
 8008d74:	d10e      	bne.n	8008d94 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2209      	movs	r2, #9
 8008d80:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	887a      	ldrh	r2, [r7, #2]
 8008d86:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2200      	movs	r2, #0
 8008d92:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 8008d94:	2200      	movs	r2, #0
 8008d96:	2100      	movs	r1, #0
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 fa09 	bl	80091b0 <USBH_CtlReq>
 8008d9e:	4603      	mov	r3, r0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3708      	adds	r7, #8
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b082      	sub	sp, #8
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	460b      	mov	r3, r1
 8008db2:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	789b      	ldrb	r3, [r3, #2]
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d10f      	bne.n	8008ddc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2203      	movs	r2, #3
 8008dc6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008dc8:	78fb      	ldrb	r3, [r7, #3]
 8008dca:	b29a      	uxth	r2, r3
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8008ddc:	2200      	movs	r2, #0
 8008dde:	2100      	movs	r1, #0
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f000 f9e5 	bl	80091b0 <USBH_CtlReq>
 8008de6:	4603      	mov	r3, r0
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3708      	adds	r7, #8
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}

08008df0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b082      	sub	sp, #8
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
 8008df8:	460b      	mov	r3, r1
 8008dfa:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	789b      	ldrb	r3, [r3, #2]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d10f      	bne.n	8008e24 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2202      	movs	r2, #2
 8008e08:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008e16:	78fb      	ldrb	r3, [r7, #3]
 8008e18:	b29a      	uxth	r2, r3
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 8008e24:	2200      	movs	r2, #0
 8008e26:	2100      	movs	r1, #0
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 f9c1 	bl	80091b0 <USBH_CtlReq>
 8008e2e:	4603      	mov	r3, r0
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3708      	adds	r7, #8
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	4613      	mov	r3, r2
 8008e44:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	781a      	ldrb	r2, [r3, #0]
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	785a      	ldrb	r2, [r3, #1]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	3302      	adds	r3, #2
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	3303      	adds	r3, #3
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	021b      	lsls	r3, r3, #8
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	b29a      	uxth	r2, r3
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	791a      	ldrb	r2, [r3, #4]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	795a      	ldrb	r2, [r3, #5]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	799a      	ldrb	r2, [r3, #6]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	79da      	ldrb	r2, [r3, #7]
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8008e92:	88fb      	ldrh	r3, [r7, #6]
 8008e94:	2b08      	cmp	r3, #8
 8008e96:	d939      	bls.n	8008f0c <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	3308      	adds	r3, #8
 8008e9c:	781b      	ldrb	r3, [r3, #0]
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	3309      	adds	r3, #9
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	021b      	lsls	r3, r3, #8
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	4313      	orrs	r3, r2
 8008eae:	b29a      	uxth	r2, r3
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	330a      	adds	r3, #10
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	b29a      	uxth	r2, r3
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	330b      	adds	r3, #11
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	021b      	lsls	r3, r3, #8
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	b29a      	uxth	r2, r3
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	330c      	adds	r3, #12
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	b29a      	uxth	r2, r3
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	330d      	adds	r3, #13
 8008edc:	781b      	ldrb	r3, [r3, #0]
 8008ede:	b29b      	uxth	r3, r3
 8008ee0:	021b      	lsls	r3, r3, #8
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	b29a      	uxth	r2, r3
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	7b9a      	ldrb	r2, [r3, #14]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	7bda      	ldrb	r2, [r3, #15]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	7c1a      	ldrb	r2, [r3, #16]
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	7c5a      	ldrb	r2, [r3, #17]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	745a      	strb	r2, [r3, #17]
  }
}
 8008f0c:	bf00      	nop
 8008f0e:	3714      	adds	r7, #20
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b08a      	sub	sp, #40	; 0x28
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	4613      	mov	r3, r2
 8008f24:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8008f30:	2300      	movs	r3, #0
 8008f32:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	781a      	ldrb	r2, [r3, #0]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	785a      	ldrb	r2, [r3, #1]
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	3302      	adds	r3, #2
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	b29a      	uxth	r2, r3
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	3303      	adds	r3, #3
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	021b      	lsls	r3, r3, #8
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	b29a      	uxth	r2, r3
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	791a      	ldrb	r2, [r3, #4]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	795a      	ldrb	r2, [r3, #5]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	799a      	ldrb	r2, [r3, #6]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	79da      	ldrb	r2, [r3, #7]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	7a1a      	ldrb	r2, [r3, #8]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008f8e:	88fb      	ldrh	r3, [r7, #6]
 8008f90:	2b09      	cmp	r3, #9
 8008f92:	d95f      	bls.n	8009054 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8008f94:	2309      	movs	r3, #9
 8008f96:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008f9c:	e051      	b.n	8009042 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008f9e:	f107 0316 	add.w	r3, r7, #22
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008fa6:	f000 f8e8 	bl	800917a <USBH_GetNextDesc>
 8008faa:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8008fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fae:	785b      	ldrb	r3, [r3, #1]
 8008fb0:	2b04      	cmp	r3, #4
 8008fb2:	d146      	bne.n	8009042 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8008fb4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008fb8:	221a      	movs	r2, #26
 8008fba:	fb02 f303 	mul.w	r3, r2, r3
 8008fbe:	3308      	adds	r3, #8
 8008fc0:	68fa      	ldr	r2, [r7, #12]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	3302      	adds	r3, #2
 8008fc6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 8008fc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008fca:	69f8      	ldr	r0, [r7, #28]
 8008fcc:	f000 f846 	bl	800905c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008fda:	e022      	b.n	8009022 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 8008fdc:	f107 0316 	add.w	r3, r7, #22
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008fe4:	f000 f8c9 	bl	800917a <USBH_GetNextDesc>
 8008fe8:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8008fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fec:	785b      	ldrb	r3, [r3, #1]
 8008fee:	2b05      	cmp	r3, #5
 8008ff0:	d117      	bne.n	8009022 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008ff2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008ff6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008ffa:	3201      	adds	r2, #1
 8008ffc:	00d2      	lsls	r2, r2, #3
 8008ffe:	211a      	movs	r1, #26
 8009000:	fb01 f303 	mul.w	r3, r1, r3
 8009004:	4413      	add	r3, r2
 8009006:	3308      	adds	r3, #8
 8009008:	68fa      	ldr	r2, [r7, #12]
 800900a:	4413      	add	r3, r2
 800900c:	3304      	adds	r3, #4
 800900e:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 8009010:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009012:	69b8      	ldr	r0, [r7, #24]
 8009014:	f000 f851 	bl	80090ba <USBH_ParseEPDesc>
            ep_ix++;
 8009018:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800901c:	3301      	adds	r3, #1
 800901e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009022:	69fb      	ldr	r3, [r7, #28]
 8009024:	791b      	ldrb	r3, [r3, #4]
 8009026:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800902a:	429a      	cmp	r2, r3
 800902c:	d204      	bcs.n	8009038 <USBH_ParseCfgDesc+0x120>
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	885a      	ldrh	r2, [r3, #2]
 8009032:	8afb      	ldrh	r3, [r7, #22]
 8009034:	429a      	cmp	r2, r3
 8009036:	d8d1      	bhi.n	8008fdc <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8009038:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800903c:	3301      	adds	r3, #1
 800903e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009042:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009046:	2b01      	cmp	r3, #1
 8009048:	d804      	bhi.n	8009054 <USBH_ParseCfgDesc+0x13c>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	885a      	ldrh	r2, [r3, #2]
 800904e:	8afb      	ldrh	r3, [r7, #22]
 8009050:	429a      	cmp	r2, r3
 8009052:	d8a4      	bhi.n	8008f9e <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8009054:	bf00      	nop
 8009056:	3728      	adds	r7, #40	; 0x28
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 800905c:	b480      	push	{r7}
 800905e:	b083      	sub	sp, #12
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	781a      	ldrb	r2, [r3, #0]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	785a      	ldrb	r2, [r3, #1]
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	789a      	ldrb	r2, [r3, #2]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	78da      	ldrb	r2, [r3, #3]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	791a      	ldrb	r2, [r3, #4]
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	795a      	ldrb	r2, [r3, #5]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	799a      	ldrb	r2, [r3, #6]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	79da      	ldrb	r2, [r3, #7]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	7a1a      	ldrb	r2, [r3, #8]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	721a      	strb	r2, [r3, #8]
}
 80090ae:	bf00      	nop
 80090b0:	370c      	adds	r7, #12
 80090b2:	46bd      	mov	sp, r7
 80090b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b8:	4770      	bx	lr

080090ba <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 80090ba:	b480      	push	{r7}
 80090bc:	b083      	sub	sp, #12
 80090be:	af00      	add	r7, sp, #0
 80090c0:	6078      	str	r0, [r7, #4]
 80090c2:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	781a      	ldrb	r2, [r3, #0]
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	785a      	ldrb	r2, [r3, #1]
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	789a      	ldrb	r2, [r3, #2]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	78da      	ldrb	r2, [r3, #3]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	3304      	adds	r3, #4
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	b29a      	uxth	r2, r3
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	3305      	adds	r3, #5
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	021b      	lsls	r3, r3, #8
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	4313      	orrs	r3, r2
 80090fa:	b29a      	uxth	r2, r3
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	799a      	ldrb	r2, [r3, #6]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	719a      	strb	r2, [r3, #6]
}
 8009108:	bf00      	nop
 800910a:	370c      	adds	r7, #12
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr

08009114 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 8009114:	b480      	push	{r7}
 8009116:	b087      	sub	sp, #28
 8009118:	af00      	add	r7, sp, #0
 800911a:	60f8      	str	r0, [r7, #12]
 800911c:	60b9      	str	r1, [r7, #8]
 800911e:	4613      	mov	r3, r2
 8009120:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	3301      	adds	r3, #1
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	2b03      	cmp	r3, #3
 800912a:	d120      	bne.n	800916e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	781b      	ldrb	r3, [r3, #0]
 8009130:	1e9a      	subs	r2, r3, #2
 8009132:	88fb      	ldrh	r3, [r7, #6]
 8009134:	4293      	cmp	r3, r2
 8009136:	bf28      	it	cs
 8009138:	4613      	movcs	r3, r2
 800913a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	3302      	adds	r3, #2
 8009140:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009142:	2300      	movs	r3, #0
 8009144:	82fb      	strh	r3, [r7, #22]
 8009146:	e00b      	b.n	8009160 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009148:	8afb      	ldrh	r3, [r7, #22]
 800914a:	68fa      	ldr	r2, [r7, #12]
 800914c:	4413      	add	r3, r2
 800914e:	781a      	ldrb	r2, [r3, #0]
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	3301      	adds	r3, #1
 8009158:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800915a:	8afb      	ldrh	r3, [r7, #22]
 800915c:	3302      	adds	r3, #2
 800915e:	82fb      	strh	r3, [r7, #22]
 8009160:	8afa      	ldrh	r2, [r7, #22]
 8009162:	8abb      	ldrh	r3, [r7, #20]
 8009164:	429a      	cmp	r2, r3
 8009166:	d3ef      	bcc.n	8009148 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	2200      	movs	r2, #0
 800916c:	701a      	strb	r2, [r3, #0]
  }
}
 800916e:	bf00      	nop
 8009170:	371c      	adds	r7, #28
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr

0800917a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800917a:	b480      	push	{r7}
 800917c:	b085      	sub	sp, #20
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
 8009182:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	881a      	ldrh	r2, [r3, #0]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	b29b      	uxth	r3, r3
 800918e:	4413      	add	r3, r2
 8009190:	b29a      	uxth	r2, r3
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	4413      	add	r3, r2
 80091a0:	60fb      	str	r3, [r7, #12]

  return(pnext);
 80091a2:	68fb      	ldr	r3, [r7, #12]
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3714      	adds	r7, #20
 80091a8:	46bd      	mov	sp, r7
 80091aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ae:	4770      	bx	lr

080091b0 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b086      	sub	sp, #24
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	60f8      	str	r0, [r7, #12]
 80091b8:	60b9      	str	r1, [r7, #8]
 80091ba:	4613      	mov	r3, r2
 80091bc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80091be:	2301      	movs	r3, #1
 80091c0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	789b      	ldrb	r3, [r3, #2]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d002      	beq.n	80091d0 <USBH_CtlReq+0x20>
 80091ca:	2b02      	cmp	r3, #2
 80091cc:	d00f      	beq.n	80091ee <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 80091ce:	e034      	b.n	800923a <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	68ba      	ldr	r2, [r7, #8]
 80091d4:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	88fa      	ldrh	r2, [r7, #6]
 80091da:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2201      	movs	r2, #1
 80091e0:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2202      	movs	r2, #2
 80091e6:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 80091e8:	2301      	movs	r3, #1
 80091ea:	75fb      	strb	r3, [r7, #23]
    break;
 80091ec:	e025      	b.n	800923a <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 80091ee:	68f8      	ldr	r0, [r7, #12]
 80091f0:	f000 f828 	bl	8009244 <USBH_HandleControl>
 80091f4:	4603      	mov	r3, r0
 80091f6:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 80091f8:	7dfb      	ldrb	r3, [r7, #23]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d108      	bne.n	8009210 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2201      	movs	r2, #1
 8009202:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2200      	movs	r2, #0
 8009208:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800920a:	2300      	movs	r3, #0
 800920c:	75fb      	strb	r3, [r7, #23]
    break;
 800920e:	e013      	b.n	8009238 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8009210:	7dfb      	ldrb	r3, [r7, #23]
 8009212:	2b03      	cmp	r3, #3
 8009214:	d108      	bne.n	8009228 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2201      	movs	r2, #1
 800921a:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2200      	movs	r2, #0
 8009220:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8009222:	2303      	movs	r3, #3
 8009224:	75fb      	strb	r3, [r7, #23]
    break;
 8009226:	e007      	b.n	8009238 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8009228:	7dfb      	ldrb	r3, [r7, #23]
 800922a:	2b02      	cmp	r3, #2
 800922c:	d104      	bne.n	8009238 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2201      	movs	r2, #1
 8009232:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8009234:	2302      	movs	r3, #2
 8009236:	75fb      	strb	r3, [r7, #23]
    break;
 8009238:	bf00      	nop
  }
  return status;
 800923a:	7dfb      	ldrb	r3, [r7, #23]
}
 800923c:	4618      	mov	r0, r3
 800923e:	3718      	adds	r7, #24
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b086      	sub	sp, #24
 8009248:	af02      	add	r7, sp, #8
 800924a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800924c:	2301      	movs	r3, #1
 800924e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009250:	2300      	movs	r3, #0
 8009252:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	7e1b      	ldrb	r3, [r3, #24]
 8009258:	3b01      	subs	r3, #1
 800925a:	2b0a      	cmp	r3, #10
 800925c:	f200 814c 	bhi.w	80094f8 <USBH_HandleControl+0x2b4>
 8009260:	a201      	add	r2, pc, #4	; (adr r2, 8009268 <USBH_HandleControl+0x24>)
 8009262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009266:	bf00      	nop
 8009268:	08009295 	.word	0x08009295
 800926c:	080092af 	.word	0x080092af
 8009270:	08009319 	.word	0x08009319
 8009274:	0800933f 	.word	0x0800933f
 8009278:	08009377 	.word	0x08009377
 800927c:	080093a3 	.word	0x080093a3
 8009280:	080093f5 	.word	0x080093f5
 8009284:	08009417 	.word	0x08009417
 8009288:	08009453 	.word	0x08009453
 800928c:	0800947b 	.word	0x0800947b
 8009290:	080094b9 	.word	0x080094b9
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f103 0110 	add.w	r1, r3, #16
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	795b      	ldrb	r3, [r3, #5]
 800929e:	461a      	mov	r2, r3
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f000 f939 	bl	8009518 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2202      	movs	r2, #2
 80092aa:	761a      	strb	r2, [r3, #24]
    break;
 80092ac:	e12f      	b.n	800950e <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	795b      	ldrb	r3, [r3, #5]
 80092b2:	4619      	mov	r1, r3
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 fcb3 	bl	8009c20 <USBH_LL_GetURBState>
 80092ba:	4603      	mov	r3, r0
 80092bc:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 80092be:	7bbb      	ldrb	r3, [r7, #14]
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d11e      	bne.n	8009302 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	7c1b      	ldrb	r3, [r3, #16]
 80092c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80092cc:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	8adb      	ldrh	r3, [r3, #22]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d00a      	beq.n	80092ec <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 80092d6:	7b7b      	ldrb	r3, [r7, #13]
 80092d8:	2b80      	cmp	r3, #128	; 0x80
 80092da:	d103      	bne.n	80092e4 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2203      	movs	r2, #3
 80092e0:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80092e2:	e10b      	b.n	80094fc <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2205      	movs	r2, #5
 80092e8:	761a      	strb	r2, [r3, #24]
    break;
 80092ea:	e107      	b.n	80094fc <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 80092ec:	7b7b      	ldrb	r3, [r7, #13]
 80092ee:	2b80      	cmp	r3, #128	; 0x80
 80092f0:	d103      	bne.n	80092fa <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2209      	movs	r2, #9
 80092f6:	761a      	strb	r2, [r3, #24]
    break;
 80092f8:	e100      	b.n	80094fc <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2207      	movs	r2, #7
 80092fe:	761a      	strb	r2, [r3, #24]
    break;
 8009300:	e0fc      	b.n	80094fc <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009302:	7bbb      	ldrb	r3, [r7, #14]
 8009304:	2b04      	cmp	r3, #4
 8009306:	d003      	beq.n	8009310 <USBH_HandleControl+0xcc>
 8009308:	7bbb      	ldrb	r3, [r7, #14]
 800930a:	2b02      	cmp	r3, #2
 800930c:	f040 80f6 	bne.w	80094fc <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	220b      	movs	r2, #11
 8009314:	761a      	strb	r2, [r3, #24]
    break;
 8009316:	e0f1      	b.n	80094fc <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800931e:	b29a      	uxth	r2, r3
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6899      	ldr	r1, [r3, #8]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	899a      	ldrh	r2, [r3, #12]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	791b      	ldrb	r3, [r3, #4]
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f000 f930 	bl	8009596 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2204      	movs	r2, #4
 800933a:	761a      	strb	r2, [r3, #24]
    break;
 800933c:	e0e7      	b.n	800950e <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	791b      	ldrb	r3, [r3, #4]
 8009342:	4619      	mov	r1, r3
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f000 fc6b 	bl	8009c20 <USBH_LL_GetURBState>
 800934a:	4603      	mov	r3, r0
 800934c:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800934e:	7bbb      	ldrb	r3, [r7, #14]
 8009350:	2b01      	cmp	r3, #1
 8009352:	d102      	bne.n	800935a <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2209      	movs	r2, #9
 8009358:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800935a:	7bbb      	ldrb	r3, [r7, #14]
 800935c:	2b05      	cmp	r3, #5
 800935e:	d102      	bne.n	8009366 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8009360:	2303      	movs	r3, #3
 8009362:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8009364:	e0cc      	b.n	8009500 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 8009366:	7bbb      	ldrb	r3, [r7, #14]
 8009368:	2b04      	cmp	r3, #4
 800936a:	f040 80c9 	bne.w	8009500 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	220b      	movs	r2, #11
 8009372:	761a      	strb	r2, [r3, #24]
    break;
 8009374:	e0c4      	b.n	8009500 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6899      	ldr	r1, [r3, #8]
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	899a      	ldrh	r2, [r3, #12]
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	7958      	ldrb	r0, [r3, #5]
 8009382:	2301      	movs	r3, #1
 8009384:	9300      	str	r3, [sp, #0]
 8009386:	4603      	mov	r3, r0
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 f8df 	bl	800954c <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8009394:	b29a      	uxth	r2, r3
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2206      	movs	r2, #6
 800939e:	761a      	strb	r2, [r3, #24]
    break;
 80093a0:	e0b5      	b.n	800950e <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	795b      	ldrb	r3, [r3, #5]
 80093a6:	4619      	mov	r1, r3
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f000 fc39 	bl	8009c20 <USBH_LL_GetURBState>
 80093ae:	4603      	mov	r3, r0
 80093b0:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 80093b2:	7bbb      	ldrb	r3, [r7, #14]
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d103      	bne.n	80093c0 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2207      	movs	r2, #7
 80093bc:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80093be:	e0a1      	b.n	8009504 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 80093c0:	7bbb      	ldrb	r3, [r7, #14]
 80093c2:	2b05      	cmp	r3, #5
 80093c4:	d105      	bne.n	80093d2 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	220c      	movs	r2, #12
 80093ca:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 80093cc:	2303      	movs	r3, #3
 80093ce:	73fb      	strb	r3, [r7, #15]
    break;
 80093d0:	e098      	b.n	8009504 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 80093d2:	7bbb      	ldrb	r3, [r7, #14]
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d103      	bne.n	80093e0 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2205      	movs	r2, #5
 80093dc:	761a      	strb	r2, [r3, #24]
    break;
 80093de:	e091      	b.n	8009504 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 80093e0:	7bbb      	ldrb	r3, [r7, #14]
 80093e2:	2b04      	cmp	r3, #4
 80093e4:	f040 808e 	bne.w	8009504 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	220b      	movs	r2, #11
 80093ec:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 80093ee:	2302      	movs	r3, #2
 80093f0:	73fb      	strb	r3, [r7, #15]
    break;
 80093f2:	e087      	b.n	8009504 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	791b      	ldrb	r3, [r3, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	2100      	movs	r1, #0
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f000 f8ca 	bl	8009596 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8009408:	b29a      	uxth	r2, r3
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2208      	movs	r2, #8
 8009412:	761a      	strb	r2, [r3, #24]

    break;
 8009414:	e07b      	b.n	800950e <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	791b      	ldrb	r3, [r3, #4]
 800941a:	4619      	mov	r1, r3
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fbff 	bl	8009c20 <USBH_LL_GetURBState>
 8009422:	4603      	mov	r3, r0
 8009424:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 8009426:	7bbb      	ldrb	r3, [r7, #14]
 8009428:	2b01      	cmp	r3, #1
 800942a:	d105      	bne.n	8009438 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	220d      	movs	r2, #13
 8009430:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8009432:	2300      	movs	r3, #0
 8009434:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8009436:	e067      	b.n	8009508 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 8009438:	7bbb      	ldrb	r3, [r7, #14]
 800943a:	2b04      	cmp	r3, #4
 800943c:	d103      	bne.n	8009446 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	220b      	movs	r2, #11
 8009442:	761a      	strb	r2, [r3, #24]
    break;
 8009444:	e060      	b.n	8009508 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 8009446:	7bbb      	ldrb	r3, [r7, #14]
 8009448:	2b05      	cmp	r3, #5
 800944a:	d15d      	bne.n	8009508 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800944c:	2303      	movs	r3, #3
 800944e:	73fb      	strb	r3, [r7, #15]
    break;
 8009450:	e05a      	b.n	8009508 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	795a      	ldrb	r2, [r3, #5]
 8009456:	2301      	movs	r3, #1
 8009458:	9300      	str	r3, [sp, #0]
 800945a:	4613      	mov	r3, r2
 800945c:	2200      	movs	r2, #0
 800945e:	2100      	movs	r1, #0
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 f873 	bl	800954c <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800946c:	b29a      	uxth	r2, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	220a      	movs	r2, #10
 8009476:	761a      	strb	r2, [r3, #24]
    break;
 8009478:	e049      	b.n	800950e <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	795b      	ldrb	r3, [r3, #5]
 800947e:	4619      	mov	r1, r3
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f000 fbcd 	bl	8009c20 <USBH_LL_GetURBState>
 8009486:	4603      	mov	r3, r0
 8009488:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800948a:	7bbb      	ldrb	r3, [r7, #14]
 800948c:	2b01      	cmp	r3, #1
 800948e:	d105      	bne.n	800949c <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8009490:	2300      	movs	r3, #0
 8009492:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	220d      	movs	r2, #13
 8009498:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800949a:	e037      	b.n	800950c <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800949c:	7bbb      	ldrb	r3, [r7, #14]
 800949e:	2b02      	cmp	r3, #2
 80094a0:	d103      	bne.n	80094aa <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2209      	movs	r2, #9
 80094a6:	761a      	strb	r2, [r3, #24]
    break;
 80094a8:	e030      	b.n	800950c <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 80094aa:	7bbb      	ldrb	r3, [r7, #14]
 80094ac:	2b04      	cmp	r3, #4
 80094ae:	d12d      	bne.n	800950c <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	220b      	movs	r2, #11
 80094b4:	761a      	strb	r2, [r3, #24]
    break;
 80094b6:	e029      	b.n	800950c <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	7e5b      	ldrb	r3, [r3, #25]
 80094bc:	3301      	adds	r3, #1
 80094be:	b2da      	uxtb	r2, r3
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	765a      	strb	r2, [r3, #25]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	7e5b      	ldrb	r3, [r3, #25]
 80094c8:	2b02      	cmp	r3, #2
 80094ca:	d809      	bhi.n	80094e0 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f000 faba 	bl	8009a46 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2201      	movs	r2, #1
 80094d6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2201      	movs	r2, #1
 80094dc:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 80094de:	e016      	b.n	800950e <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80094e6:	2106      	movs	r1, #6
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 80094f2:	2302      	movs	r3, #2
 80094f4:	73fb      	strb	r3, [r7, #15]
    break;
 80094f6:	e00a      	b.n	800950e <USBH_HandleControl+0x2ca>

  default:
    break;
 80094f8:	bf00      	nop
 80094fa:	e008      	b.n	800950e <USBH_HandleControl+0x2ca>
    break;
 80094fc:	bf00      	nop
 80094fe:	e006      	b.n	800950e <USBH_HandleControl+0x2ca>
    break;
 8009500:	bf00      	nop
 8009502:	e004      	b.n	800950e <USBH_HandleControl+0x2ca>
    break;
 8009504:	bf00      	nop
 8009506:	e002      	b.n	800950e <USBH_HandleControl+0x2ca>
    break;
 8009508:	bf00      	nop
 800950a:	e000      	b.n	800950e <USBH_HandleControl+0x2ca>
    break;
 800950c:	bf00      	nop
  }
  return status;
 800950e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009510:	4618      	mov	r0, r3
 8009512:	3710      	adds	r7, #16
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b088      	sub	sp, #32
 800951c:	af04      	add	r7, sp, #16
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	4613      	mov	r3, r2
 8009524:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009526:	79f9      	ldrb	r1, [r7, #7]
 8009528:	2300      	movs	r3, #0
 800952a:	9303      	str	r3, [sp, #12]
 800952c:	2308      	movs	r3, #8
 800952e:	9302      	str	r3, [sp, #8]
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	9301      	str	r3, [sp, #4]
 8009534:	2300      	movs	r3, #0
 8009536:	9300      	str	r3, [sp, #0]
 8009538:	2300      	movs	r3, #0
 800953a:	2200      	movs	r2, #0
 800953c:	68f8      	ldr	r0, [r7, #12]
 800953e:	f000 fb3e 	bl	8009bbe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009542:	2300      	movs	r3, #0
}
 8009544:	4618      	mov	r0, r3
 8009546:	3710      	adds	r7, #16
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b088      	sub	sp, #32
 8009550:	af04      	add	r7, sp, #16
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	4611      	mov	r1, r2
 8009558:	461a      	mov	r2, r3
 800955a:	460b      	mov	r3, r1
 800955c:	80fb      	strh	r3, [r7, #6]
 800955e:	4613      	mov	r3, r2
 8009560:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009568:	2b00      	cmp	r3, #0
 800956a:	d001      	beq.n	8009570 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800956c:	2300      	movs	r3, #0
 800956e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009570:	7979      	ldrb	r1, [r7, #5]
 8009572:	7e3b      	ldrb	r3, [r7, #24]
 8009574:	9303      	str	r3, [sp, #12]
 8009576:	88fb      	ldrh	r3, [r7, #6]
 8009578:	9302      	str	r3, [sp, #8]
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	9301      	str	r3, [sp, #4]
 800957e:	2301      	movs	r3, #1
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	2300      	movs	r3, #0
 8009584:	2200      	movs	r2, #0
 8009586:	68f8      	ldr	r0, [r7, #12]
 8009588:	f000 fb19 	bl	8009bbe <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	3710      	adds	r7, #16
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}

08009596 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8009596:	b580      	push	{r7, lr}
 8009598:	b088      	sub	sp, #32
 800959a:	af04      	add	r7, sp, #16
 800959c:	60f8      	str	r0, [r7, #12]
 800959e:	60b9      	str	r1, [r7, #8]
 80095a0:	4611      	mov	r1, r2
 80095a2:	461a      	mov	r2, r3
 80095a4:	460b      	mov	r3, r1
 80095a6:	80fb      	strh	r3, [r7, #6]
 80095a8:	4613      	mov	r3, r2
 80095aa:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80095ac:	7979      	ldrb	r1, [r7, #5]
 80095ae:	2300      	movs	r3, #0
 80095b0:	9303      	str	r3, [sp, #12]
 80095b2:	88fb      	ldrh	r3, [r7, #6]
 80095b4:	9302      	str	r3, [sp, #8]
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	9301      	str	r3, [sp, #4]
 80095ba:	2301      	movs	r3, #1
 80095bc:	9300      	str	r3, [sp, #0]
 80095be:	2300      	movs	r3, #0
 80095c0:	2201      	movs	r2, #1
 80095c2:	68f8      	ldr	r0, [r7, #12]
 80095c4:	f000 fafb 	bl	8009bbe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80095c8:	2300      	movs	r3, #0

}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3710      	adds	r7, #16
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}

080095d2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 80095d2:	b580      	push	{r7, lr}
 80095d4:	b088      	sub	sp, #32
 80095d6:	af04      	add	r7, sp, #16
 80095d8:	60f8      	str	r0, [r7, #12]
 80095da:	60b9      	str	r1, [r7, #8]
 80095dc:	4611      	mov	r1, r2
 80095de:	461a      	mov	r2, r3
 80095e0:	460b      	mov	r3, r1
 80095e2:	80fb      	strh	r3, [r7, #6]
 80095e4:	4613      	mov	r3, r2
 80095e6:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d001      	beq.n	80095f6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80095f2:	2300      	movs	r3, #0
 80095f4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80095f6:	7979      	ldrb	r1, [r7, #5]
 80095f8:	7e3b      	ldrb	r3, [r7, #24]
 80095fa:	9303      	str	r3, [sp, #12]
 80095fc:	88fb      	ldrh	r3, [r7, #6]
 80095fe:	9302      	str	r3, [sp, #8]
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	9301      	str	r3, [sp, #4]
 8009604:	2301      	movs	r3, #1
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	2302      	movs	r3, #2
 800960a:	2200      	movs	r2, #0
 800960c:	68f8      	ldr	r0, [r7, #12]
 800960e:	f000 fad6 	bl	8009bbe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009612:	2300      	movs	r3, #0
}
 8009614:	4618      	mov	r0, r3
 8009616:	3710      	adds	r7, #16
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b088      	sub	sp, #32
 8009620:	af04      	add	r7, sp, #16
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	4611      	mov	r1, r2
 8009628:	461a      	mov	r2, r3
 800962a:	460b      	mov	r3, r1
 800962c:	80fb      	strh	r3, [r7, #6]
 800962e:	4613      	mov	r3, r2
 8009630:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009632:	7979      	ldrb	r1, [r7, #5]
 8009634:	2300      	movs	r3, #0
 8009636:	9303      	str	r3, [sp, #12]
 8009638:	88fb      	ldrh	r3, [r7, #6]
 800963a:	9302      	str	r3, [sp, #8]
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	9301      	str	r3, [sp, #4]
 8009640:	2301      	movs	r3, #1
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	2302      	movs	r3, #2
 8009646:	2201      	movs	r2, #1
 8009648:	68f8      	ldr	r0, [r7, #12]
 800964a:	f000 fab8 	bl	8009bbe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800964e:	2300      	movs	r3, #0
}
 8009650:	4618      	mov	r0, r3
 8009652:	3710      	adds	r7, #16
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af04      	add	r7, sp, #16
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	4608      	mov	r0, r1
 8009662:	4611      	mov	r1, r2
 8009664:	461a      	mov	r2, r3
 8009666:	4603      	mov	r3, r0
 8009668:	70fb      	strb	r3, [r7, #3]
 800966a:	460b      	mov	r3, r1
 800966c:	70bb      	strb	r3, [r7, #2]
 800966e:	4613      	mov	r3, r2
 8009670:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8009672:	7878      	ldrb	r0, [r7, #1]
 8009674:	78ba      	ldrb	r2, [r7, #2]
 8009676:	78f9      	ldrb	r1, [r7, #3]
 8009678:	8b3b      	ldrh	r3, [r7, #24]
 800967a:	9302      	str	r3, [sp, #8]
 800967c:	7d3b      	ldrb	r3, [r7, #20]
 800967e:	9301      	str	r3, [sp, #4]
 8009680:	7c3b      	ldrb	r3, [r7, #16]
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	4603      	mov	r3, r0
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 fa4b 	bl	8009b22 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800968c:	2300      	movs	r3, #0

}
 800968e:	4618      	mov	r0, r3
 8009690:	3708      	adds	r7, #8
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b082      	sub	sp, #8
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
 800969e:	460b      	mov	r3, r1
 80096a0:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 80096a2:	78fb      	ldrb	r3, [r7, #3]
 80096a4:	4619      	mov	r1, r3
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f000 fa6a 	bl	8009b80 <USBH_LL_ClosePipe>

  return USBH_OK;
 80096ac:	2300      	movs	r3, #0

}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3708      	adds	r7, #8
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}

080096b6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80096b6:	b580      	push	{r7, lr}
 80096b8:	b084      	sub	sp, #16
 80096ba:	af00      	add	r7, sp, #0
 80096bc:	6078      	str	r0, [r7, #4]
 80096be:	460b      	mov	r3, r1
 80096c0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 f831 	bl	800972a <USBH_GetFreePipe>
 80096c8:	4603      	mov	r3, r0
 80096ca:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80096cc:	89fb      	ldrh	r3, [r7, #14]
 80096ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d007      	beq.n	80096e6 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 80096d6:	78fb      	ldrb	r3, [r7, #3]
 80096d8:	89fa      	ldrh	r2, [r7, #14]
 80096da:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	32e0      	adds	r2, #224	; 0xe0
 80096e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 80096e6:	89fb      	ldrh	r3, [r7, #14]
 80096e8:	b2db      	uxtb	r3, r3
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	3710      	adds	r7, #16
 80096ee:	46bd      	mov	sp, r7
 80096f0:	bd80      	pop	{r7, pc}

080096f2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 80096f2:	b480      	push	{r7}
 80096f4:	b083      	sub	sp, #12
 80096f6:	af00      	add	r7, sp, #0
 80096f8:	6078      	str	r0, [r7, #4]
 80096fa:	460b      	mov	r3, r1
 80096fc:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 80096fe:	78fb      	ldrb	r3, [r7, #3]
 8009700:	2b0a      	cmp	r3, #10
 8009702:	d80b      	bhi.n	800971c <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8009704:	78fa      	ldrb	r2, [r7, #3]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	32e0      	adds	r2, #224	; 0xe0
 800970a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800970e:	78fa      	ldrb	r2, [r7, #3]
 8009710:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	32e0      	adds	r2, #224	; 0xe0
 8009718:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800971c:	2300      	movs	r3, #0
}
 800971e:	4618      	mov	r0, r3
 8009720:	370c      	adds	r7, #12
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr

0800972a <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800972a:	b480      	push	{r7}
 800972c:	b085      	sub	sp, #20
 800972e:	af00      	add	r7, sp, #0
 8009730:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009732:	2300      	movs	r3, #0
 8009734:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8009736:	2300      	movs	r3, #0
 8009738:	73fb      	strb	r3, [r7, #15]
 800973a:	e00e      	b.n	800975a <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800973c:	7bfa      	ldrb	r2, [r7, #15]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	32e0      	adds	r2, #224	; 0xe0
 8009742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009746:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800974a:	2b00      	cmp	r3, #0
 800974c:	d102      	bne.n	8009754 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800974e:	7bfb      	ldrb	r3, [r7, #15]
 8009750:	b29b      	uxth	r3, r3
 8009752:	e007      	b.n	8009764 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 8009754:	7bfb      	ldrb	r3, [r7, #15]
 8009756:	3301      	adds	r3, #1
 8009758:	73fb      	strb	r3, [r7, #15]
 800975a:	7bfb      	ldrb	r3, [r7, #15]
 800975c:	2b0a      	cmp	r3, #10
 800975e:	d9ed      	bls.n	800973c <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8009760:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009764:	4618      	mov	r0, r3
 8009766:	3714      	adds	r7, #20
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr

08009770 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009774:	2201      	movs	r2, #1
 8009776:	490e      	ldr	r1, [pc, #56]	; (80097b0 <MX_USB_HOST_Init+0x40>)
 8009778:	480e      	ldr	r0, [pc, #56]	; (80097b4 <MX_USB_HOST_Init+0x44>)
 800977a:	f7fe fdbb 	bl	80082f4 <USBH_Init>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d001      	beq.n	8009788 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009784:	f7f7 fa13 	bl	8000bae <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009788:	490b      	ldr	r1, [pc, #44]	; (80097b8 <MX_USB_HOST_Init+0x48>)
 800978a:	480a      	ldr	r0, [pc, #40]	; (80097b4 <MX_USB_HOST_Init+0x44>)
 800978c:	f7fe fe25 	bl	80083da <USBH_RegisterClass>
 8009790:	4603      	mov	r3, r0
 8009792:	2b00      	cmp	r3, #0
 8009794:	d001      	beq.n	800979a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009796:	f7f7 fa0a 	bl	8000bae <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800979a:	4806      	ldr	r0, [pc, #24]	; (80097b4 <MX_USB_HOST_Init+0x44>)
 800979c:	f7fe feaa 	bl	80084f4 <USBH_Start>
 80097a0:	4603      	mov	r3, r0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d001      	beq.n	80097aa <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80097a6:	f7f7 fa02 	bl	8000bae <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80097aa:	bf00      	nop
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	080097d1 	.word	0x080097d1
 80097b4:	20000568 	.word	0x20000568
 80097b8:	20000044 	.word	0x20000044

080097bc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80097c0:	4802      	ldr	r0, [pc, #8]	; (80097cc <MX_USB_HOST_Process+0x10>)
 80097c2:	f7fe fea7 	bl	8008514 <USBH_Process>
}
 80097c6:	bf00      	nop
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	20000568 	.word	0x20000568

080097d0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b083      	sub	sp, #12
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	460b      	mov	r3, r1
 80097da:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80097dc:	78fb      	ldrb	r3, [r7, #3]
 80097de:	3b01      	subs	r3, #1
 80097e0:	2b04      	cmp	r3, #4
 80097e2:	d819      	bhi.n	8009818 <USBH_UserProcess+0x48>
 80097e4:	a201      	add	r2, pc, #4	; (adr r2, 80097ec <USBH_UserProcess+0x1c>)
 80097e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ea:	bf00      	nop
 80097ec:	08009819 	.word	0x08009819
 80097f0:	08009809 	.word	0x08009809
 80097f4:	08009819 	.word	0x08009819
 80097f8:	08009811 	.word	0x08009811
 80097fc:	08009801 	.word	0x08009801
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009800:	4b09      	ldr	r3, [pc, #36]	; (8009828 <USBH_UserProcess+0x58>)
 8009802:	2203      	movs	r2, #3
 8009804:	701a      	strb	r2, [r3, #0]
  break;
 8009806:	e008      	b.n	800981a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009808:	4b07      	ldr	r3, [pc, #28]	; (8009828 <USBH_UserProcess+0x58>)
 800980a:	2202      	movs	r2, #2
 800980c:	701a      	strb	r2, [r3, #0]
  break;
 800980e:	e004      	b.n	800981a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009810:	4b05      	ldr	r3, [pc, #20]	; (8009828 <USBH_UserProcess+0x58>)
 8009812:	2201      	movs	r2, #1
 8009814:	701a      	strb	r2, [r3, #0]
  break;
 8009816:	e000      	b.n	800981a <USBH_UserProcess+0x4a>

  default:
  break;
 8009818:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800981a:	bf00      	nop
 800981c:	370c      	adds	r7, #12
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr
 8009826:	bf00      	nop
 8009828:	200001a8 	.word	0x200001a8

0800982c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b08a      	sub	sp, #40	; 0x28
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009834:	f107 0314 	add.w	r3, r7, #20
 8009838:	2200      	movs	r2, #0
 800983a:	601a      	str	r2, [r3, #0]
 800983c:	605a      	str	r2, [r3, #4]
 800983e:	609a      	str	r2, [r3, #8]
 8009840:	60da      	str	r2, [r3, #12]
 8009842:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800984c:	d147      	bne.n	80098de <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800984e:	2300      	movs	r3, #0
 8009850:	613b      	str	r3, [r7, #16]
 8009852:	4b25      	ldr	r3, [pc, #148]	; (80098e8 <HAL_HCD_MspInit+0xbc>)
 8009854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009856:	4a24      	ldr	r2, [pc, #144]	; (80098e8 <HAL_HCD_MspInit+0xbc>)
 8009858:	f043 0301 	orr.w	r3, r3, #1
 800985c:	6313      	str	r3, [r2, #48]	; 0x30
 800985e:	4b22      	ldr	r3, [pc, #136]	; (80098e8 <HAL_HCD_MspInit+0xbc>)
 8009860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009862:	f003 0301 	and.w	r3, r3, #1
 8009866:	613b      	str	r3, [r7, #16]
 8009868:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800986a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800986e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009870:	2300      	movs	r3, #0
 8009872:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009874:	2300      	movs	r3, #0
 8009876:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009878:	f107 0314 	add.w	r3, r7, #20
 800987c:	4619      	mov	r1, r3
 800987e:	481b      	ldr	r0, [pc, #108]	; (80098ec <HAL_HCD_MspInit+0xc0>)
 8009880:	f7f8 ff9a 	bl	80027b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009884:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8009888:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800988a:	2302      	movs	r3, #2
 800988c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800988e:	2300      	movs	r3, #0
 8009890:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009892:	2300      	movs	r3, #0
 8009894:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009896:	230a      	movs	r3, #10
 8009898:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800989a:	f107 0314 	add.w	r3, r7, #20
 800989e:	4619      	mov	r1, r3
 80098a0:	4812      	ldr	r0, [pc, #72]	; (80098ec <HAL_HCD_MspInit+0xc0>)
 80098a2:	f7f8 ff89 	bl	80027b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80098a6:	4b10      	ldr	r3, [pc, #64]	; (80098e8 <HAL_HCD_MspInit+0xbc>)
 80098a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098aa:	4a0f      	ldr	r2, [pc, #60]	; (80098e8 <HAL_HCD_MspInit+0xbc>)
 80098ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098b0:	6353      	str	r3, [r2, #52]	; 0x34
 80098b2:	2300      	movs	r3, #0
 80098b4:	60fb      	str	r3, [r7, #12]
 80098b6:	4b0c      	ldr	r3, [pc, #48]	; (80098e8 <HAL_HCD_MspInit+0xbc>)
 80098b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098ba:	4a0b      	ldr	r2, [pc, #44]	; (80098e8 <HAL_HCD_MspInit+0xbc>)
 80098bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80098c0:	6453      	str	r3, [r2, #68]	; 0x44
 80098c2:	4b09      	ldr	r3, [pc, #36]	; (80098e8 <HAL_HCD_MspInit+0xbc>)
 80098c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098ca:	60fb      	str	r3, [r7, #12]
 80098cc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80098ce:	2200      	movs	r2, #0
 80098d0:	2100      	movs	r1, #0
 80098d2:	2043      	movs	r0, #67	; 0x43
 80098d4:	f7f8 fb6d 	bl	8001fb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80098d8:	2043      	movs	r0, #67	; 0x43
 80098da:	f7f8 fb86 	bl	8001fea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80098de:	bf00      	nop
 80098e0:	3728      	adds	r7, #40	; 0x28
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	40023800 	.word	0x40023800
 80098ec:	40020000 	.word	0x40020000

080098f0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098fe:	4618      	mov	r0, r3
 8009900:	f7ff f8b9 	bl	8008a76 <USBH_LL_IncTimer>
}
 8009904:	bf00      	nop
 8009906:	3708      	adds	r7, #8
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b082      	sub	sp, #8
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800991a:	4618      	mov	r0, r3
 800991c:	f7ff f8fe 	bl	8008b1c <USBH_LL_Connect>
}
 8009920:	bf00      	nop
 8009922:	3708      	adds	r7, #8
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009936:	4618      	mov	r0, r3
 8009938:	f7ff f916 	bl	8008b68 <USBH_LL_Disconnect>
}
 800993c:	bf00      	nop
 800993e:	3708      	adds	r7, #8
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009944:	b480      	push	{r7}
 8009946:	b083      	sub	sp, #12
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	460b      	mov	r3, r1
 800994e:	70fb      	strb	r3, [r7, #3]
 8009950:	4613      	mov	r3, r2
 8009952:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009954:	bf00      	nop
 8009956:	370c      	adds	r7, #12
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b082      	sub	sp, #8
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800996e:	4618      	mov	r0, r3
 8009970:	f7ff f8ab 	bl	8008aca <USBH_LL_PortEnabled>
} 
 8009974:	bf00      	nop
 8009976:	3708      	adds	r7, #8
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b082      	sub	sp, #8
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800998a:	4618      	mov	r0, r3
 800998c:	f7ff f8ab 	bl	8008ae6 <USBH_LL_PortDisabled>
} 
 8009990:	bf00      	nop
 8009992:	3708      	adds	r7, #8
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b082      	sub	sp, #8
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d12a      	bne.n	8009a00 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80099aa:	4a18      	ldr	r2, [pc, #96]	; (8009a0c <USBH_LL_Init+0x74>)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	4a15      	ldr	r2, [pc, #84]	; (8009a0c <USBH_LL_Init+0x74>)
 80099b6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80099ba:	4b14      	ldr	r3, [pc, #80]	; (8009a0c <USBH_LL_Init+0x74>)
 80099bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80099c0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80099c2:	4b12      	ldr	r3, [pc, #72]	; (8009a0c <USBH_LL_Init+0x74>)
 80099c4:	2208      	movs	r2, #8
 80099c6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80099c8:	4b10      	ldr	r3, [pc, #64]	; (8009a0c <USBH_LL_Init+0x74>)
 80099ca:	2201      	movs	r2, #1
 80099cc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80099ce:	4b0f      	ldr	r3, [pc, #60]	; (8009a0c <USBH_LL_Init+0x74>)
 80099d0:	2200      	movs	r2, #0
 80099d2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80099d4:	4b0d      	ldr	r3, [pc, #52]	; (8009a0c <USBH_LL_Init+0x74>)
 80099d6:	2202      	movs	r2, #2
 80099d8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80099da:	4b0c      	ldr	r3, [pc, #48]	; (8009a0c <USBH_LL_Init+0x74>)
 80099dc:	2200      	movs	r2, #0
 80099de:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80099e0:	480a      	ldr	r0, [pc, #40]	; (8009a0c <USBH_LL_Init+0x74>)
 80099e2:	f7f9 f9b1 	bl	8002d48 <HAL_HCD_Init>
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d001      	beq.n	80099f0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80099ec:	f7f7 f8df 	bl	8000bae <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80099f0:	4806      	ldr	r0, [pc, #24]	; (8009a0c <USBH_LL_Init+0x74>)
 80099f2:	f7f9 fdad 	bl	8003550 <HAL_HCD_GetCurrentFrame>
 80099f6:	4603      	mov	r3, r0
 80099f8:	4619      	mov	r1, r3
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f7ff f82c 	bl	8008a58 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009a00:	2300      	movs	r3, #0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3708      	adds	r7, #8
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}
 8009a0a:	bf00      	nop
 8009a0c:	20000934 	.word	0x20000934

08009a10 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b084      	sub	sp, #16
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7f9 fd1a 	bl	8003460 <HAL_HCD_Start>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009a30:	7bfb      	ldrb	r3, [r7, #15]
 8009a32:	4618      	mov	r0, r3
 8009a34:	f000 f95c 	bl	8009cf0 <USBH_Get_USB_Status>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009a3c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3710      	adds	r7, #16
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}

08009a46 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009a46:	b580      	push	{r7, lr}
 8009a48:	b084      	sub	sp, #16
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f7f9 fd22 	bl	80034a6 <HAL_HCD_Stop>
 8009a62:	4603      	mov	r3, r0
 8009a64:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009a66:	7bfb      	ldrb	r3, [r7, #15]
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f000 f941 	bl	8009cf0 <USBH_Get_USB_Status>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8009a72:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3710      	adds	r7, #16
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009a84:	2301      	movs	r3, #1
 8009a86:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009a8e:	4618      	mov	r0, r3
 8009a90:	f7f9 fd6c 	bl	800356c <HAL_HCD_GetCurrentSpeed>
 8009a94:	4603      	mov	r3, r0
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d007      	beq.n	8009aaa <USBH_LL_GetSpeed+0x2e>
 8009a9a:	2b01      	cmp	r3, #1
 8009a9c:	d302      	bcc.n	8009aa4 <USBH_LL_GetSpeed+0x28>
 8009a9e:	2b02      	cmp	r3, #2
 8009aa0:	d006      	beq.n	8009ab0 <USBH_LL_GetSpeed+0x34>
 8009aa2:	e008      	b.n	8009ab6 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	73fb      	strb	r3, [r7, #15]
    break;
 8009aa8:	e008      	b.n	8009abc <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	73fb      	strb	r3, [r7, #15]
    break;
 8009aae:	e005      	b.n	8009abc <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009ab0:	2302      	movs	r3, #2
 8009ab2:	73fb      	strb	r3, [r7, #15]
    break;
 8009ab4:	e002      	b.n	8009abc <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	73fb      	strb	r3, [r7, #15]
    break;
 8009aba:	bf00      	nop
  }
  return  speed;
 8009abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3710      	adds	r7, #16
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}

08009ac6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b084      	sub	sp, #16
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009adc:	4618      	mov	r0, r3
 8009ade:	f7f9 fcff 	bl	80034e0 <HAL_HCD_ResetPort>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 8009ae6:	7bfb      	ldrb	r3, [r7, #15]
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f000 f901 	bl	8009cf0 <USBH_Get_USB_Status>
 8009aee:	4603      	mov	r3, r0
 8009af0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009af2:	7bbb      	ldrb	r3, [r7, #14]
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3710      	adds	r7, #16
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b082      	sub	sp, #8
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	460b      	mov	r3, r1
 8009b06:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009b0e:	78fa      	ldrb	r2, [r7, #3]
 8009b10:	4611      	mov	r1, r2
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7f9 fd07 	bl	8003526 <HAL_HCD_HC_GetXferCount>
 8009b18:	4603      	mov	r3, r0
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3708      	adds	r7, #8
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}

08009b22 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009b22:	b590      	push	{r4, r7, lr}
 8009b24:	b089      	sub	sp, #36	; 0x24
 8009b26:	af04      	add	r7, sp, #16
 8009b28:	6078      	str	r0, [r7, #4]
 8009b2a:	4608      	mov	r0, r1
 8009b2c:	4611      	mov	r1, r2
 8009b2e:	461a      	mov	r2, r3
 8009b30:	4603      	mov	r3, r0
 8009b32:	70fb      	strb	r3, [r7, #3]
 8009b34:	460b      	mov	r3, r1
 8009b36:	70bb      	strb	r3, [r7, #2]
 8009b38:	4613      	mov	r3, r2
 8009b3a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009b40:	2300      	movs	r3, #0
 8009b42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8009b4a:	787c      	ldrb	r4, [r7, #1]
 8009b4c:	78ba      	ldrb	r2, [r7, #2]
 8009b4e:	78f9      	ldrb	r1, [r7, #3]
 8009b50:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009b52:	9302      	str	r3, [sp, #8]
 8009b54:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009b58:	9301      	str	r3, [sp, #4]
 8009b5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009b5e:	9300      	str	r3, [sp, #0]
 8009b60:	4623      	mov	r3, r4
 8009b62:	f7f9 f953 	bl	8002e0c <HAL_HCD_HC_Init>
 8009b66:	4603      	mov	r3, r0
 8009b68:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009b6a:	7bfb      	ldrb	r3, [r7, #15]
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f000 f8bf 	bl	8009cf0 <USBH_Get_USB_Status>
 8009b72:	4603      	mov	r3, r0
 8009b74:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009b76:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3714      	adds	r7, #20
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd90      	pop	{r4, r7, pc}

08009b80 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b084      	sub	sp, #16
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	460b      	mov	r3, r1
 8009b8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009b90:	2300      	movs	r3, #0
 8009b92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009b9a:	78fa      	ldrb	r2, [r7, #3]
 8009b9c:	4611      	mov	r1, r2
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7f9 f9cc 	bl	8002f3c <HAL_HCD_HC_Halt>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009ba8:	7bfb      	ldrb	r3, [r7, #15]
 8009baa:	4618      	mov	r0, r3
 8009bac:	f000 f8a0 	bl	8009cf0 <USBH_Get_USB_Status>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009bb4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3710      	adds	r7, #16
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}

08009bbe <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009bbe:	b590      	push	{r4, r7, lr}
 8009bc0:	b089      	sub	sp, #36	; 0x24
 8009bc2:	af04      	add	r7, sp, #16
 8009bc4:	6078      	str	r0, [r7, #4]
 8009bc6:	4608      	mov	r0, r1
 8009bc8:	4611      	mov	r1, r2
 8009bca:	461a      	mov	r2, r3
 8009bcc:	4603      	mov	r3, r0
 8009bce:	70fb      	strb	r3, [r7, #3]
 8009bd0:	460b      	mov	r3, r1
 8009bd2:	70bb      	strb	r3, [r7, #2]
 8009bd4:	4613      	mov	r3, r2
 8009bd6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8009be6:	787c      	ldrb	r4, [r7, #1]
 8009be8:	78ba      	ldrb	r2, [r7, #2]
 8009bea:	78f9      	ldrb	r1, [r7, #3]
 8009bec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009bf0:	9303      	str	r3, [sp, #12]
 8009bf2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009bf4:	9302      	str	r3, [sp, #8]
 8009bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf8:	9301      	str	r3, [sp, #4]
 8009bfa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009bfe:	9300      	str	r3, [sp, #0]
 8009c00:	4623      	mov	r3, r4
 8009c02:	f7f9 f9bf 	bl	8002f84 <HAL_HCD_HC_SubmitRequest>
 8009c06:	4603      	mov	r3, r0
 8009c08:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8009c0a:	7bfb      	ldrb	r3, [r7, #15]
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f000 f86f 	bl	8009cf0 <USBH_Get_USB_Status>
 8009c12:	4603      	mov	r3, r0
 8009c14:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009c16:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3714      	adds	r7, #20
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd90      	pop	{r4, r7, pc}

08009c20 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	460b      	mov	r3, r1
 8009c2a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009c32:	78fa      	ldrb	r2, [r7, #3]
 8009c34:	4611      	mov	r1, r2
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7f9 fc60 	bl	80034fc <HAL_HCD_HC_GetURBState>
 8009c3c:	4603      	mov	r3, r0
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3708      	adds	r7, #8
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}

08009c46 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009c46:	b580      	push	{r7, lr}
 8009c48:	b082      	sub	sp, #8
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
 8009c4e:	460b      	mov	r3, r1
 8009c50:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d103      	bne.n	8009c64 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009c5c:	78fb      	ldrb	r3, [r7, #3]
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f000 f872 	bl	8009d48 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009c64:	20c8      	movs	r0, #200	; 0xc8
 8009c66:	f7f8 f8a7 	bl	8001db8 <HAL_Delay>
  return USBH_OK;
 8009c6a:	2300      	movs	r3, #0
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3708      	adds	r7, #8
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b085      	sub	sp, #20
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
 8009c7c:	460b      	mov	r3, r1
 8009c7e:	70fb      	strb	r3, [r7, #3]
 8009c80:	4613      	mov	r3, r2
 8009c82:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009c8a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009c8c:	78fa      	ldrb	r2, [r7, #3]
 8009c8e:	68f9      	ldr	r1, [r7, #12]
 8009c90:	4613      	mov	r3, r2
 8009c92:	009b      	lsls	r3, r3, #2
 8009c94:	4413      	add	r3, r2
 8009c96:	00db      	lsls	r3, r3, #3
 8009c98:	440b      	add	r3, r1
 8009c9a:	333b      	adds	r3, #59	; 0x3b
 8009c9c:	781b      	ldrb	r3, [r3, #0]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d00a      	beq.n	8009cb8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009ca2:	78fa      	ldrb	r2, [r7, #3]
 8009ca4:	68f9      	ldr	r1, [r7, #12]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	4413      	add	r3, r2
 8009cac:	00db      	lsls	r3, r3, #3
 8009cae:	440b      	add	r3, r1
 8009cb0:	3350      	adds	r3, #80	; 0x50
 8009cb2:	78ba      	ldrb	r2, [r7, #2]
 8009cb4:	701a      	strb	r2, [r3, #0]
 8009cb6:	e009      	b.n	8009ccc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009cb8:	78fa      	ldrb	r2, [r7, #3]
 8009cba:	68f9      	ldr	r1, [r7, #12]
 8009cbc:	4613      	mov	r3, r2
 8009cbe:	009b      	lsls	r3, r3, #2
 8009cc0:	4413      	add	r3, r2
 8009cc2:	00db      	lsls	r3, r3, #3
 8009cc4:	440b      	add	r3, r1
 8009cc6:	3351      	adds	r3, #81	; 0x51
 8009cc8:	78ba      	ldrb	r2, [r7, #2]
 8009cca:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3714      	adds	r7, #20
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr

08009cda <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8009cda:	b580      	push	{r7, lr}
 8009cdc:	b082      	sub	sp, #8
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f7f8 f868 	bl	8001db8 <HAL_Delay>
}
 8009ce8:	bf00      	nop
 8009cea:	3708      	adds	r7, #8
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b085      	sub	sp, #20
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009cfe:	79fb      	ldrb	r3, [r7, #7]
 8009d00:	2b03      	cmp	r3, #3
 8009d02:	d817      	bhi.n	8009d34 <USBH_Get_USB_Status+0x44>
 8009d04:	a201      	add	r2, pc, #4	; (adr r2, 8009d0c <USBH_Get_USB_Status+0x1c>)
 8009d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d0a:	bf00      	nop
 8009d0c:	08009d1d 	.word	0x08009d1d
 8009d10:	08009d23 	.word	0x08009d23
 8009d14:	08009d29 	.word	0x08009d29
 8009d18:	08009d2f 	.word	0x08009d2f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	73fb      	strb	r3, [r7, #15]
    break;
 8009d20:	e00b      	b.n	8009d3a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009d22:	2302      	movs	r3, #2
 8009d24:	73fb      	strb	r3, [r7, #15]
    break;
 8009d26:	e008      	b.n	8009d3a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	73fb      	strb	r3, [r7, #15]
    break;
 8009d2c:	e005      	b.n	8009d3a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009d2e:	2302      	movs	r3, #2
 8009d30:	73fb      	strb	r3, [r7, #15]
    break;
 8009d32:	e002      	b.n	8009d3a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009d34:	2302      	movs	r3, #2
 8009d36:	73fb      	strb	r3, [r7, #15]
    break;
 8009d38:	bf00      	nop
  }
  return usb_status;
 8009d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3714      	adds	r7, #20
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr

08009d48 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b084      	sub	sp, #16
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	4603      	mov	r3, r0
 8009d50:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8009d52:	79fb      	ldrb	r3, [r7, #7]
 8009d54:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009d56:	79fb      	ldrb	r3, [r7, #7]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d102      	bne.n	8009d62 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	73fb      	strb	r3, [r7, #15]
 8009d60:	e001      	b.n	8009d66 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8009d62:	2300      	movs	r3, #0
 8009d64:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009d66:	7bfb      	ldrb	r3, [r7, #15]
 8009d68:	461a      	mov	r2, r3
 8009d6a:	2101      	movs	r1, #1
 8009d6c:	4803      	ldr	r0, [pc, #12]	; (8009d7c <MX_DriverVbusFS+0x34>)
 8009d6e:	f7f8 ffb7 	bl	8002ce0 <HAL_GPIO_WritePin>
}
 8009d72:	bf00      	nop
 8009d74:	3710      	adds	r7, #16
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}
 8009d7a:	bf00      	nop
 8009d7c:	40020800 	.word	0x40020800

08009d80 <__errno>:
 8009d80:	4b01      	ldr	r3, [pc, #4]	; (8009d88 <__errno+0x8>)
 8009d82:	6818      	ldr	r0, [r3, #0]
 8009d84:	4770      	bx	lr
 8009d86:	bf00      	nop
 8009d88:	20000064 	.word	0x20000064

08009d8c <__libc_init_array>:
 8009d8c:	b570      	push	{r4, r5, r6, lr}
 8009d8e:	4e0d      	ldr	r6, [pc, #52]	; (8009dc4 <__libc_init_array+0x38>)
 8009d90:	4c0d      	ldr	r4, [pc, #52]	; (8009dc8 <__libc_init_array+0x3c>)
 8009d92:	1ba4      	subs	r4, r4, r6
 8009d94:	10a4      	asrs	r4, r4, #2
 8009d96:	2500      	movs	r5, #0
 8009d98:	42a5      	cmp	r5, r4
 8009d9a:	d109      	bne.n	8009db0 <__libc_init_array+0x24>
 8009d9c:	4e0b      	ldr	r6, [pc, #44]	; (8009dcc <__libc_init_array+0x40>)
 8009d9e:	4c0c      	ldr	r4, [pc, #48]	; (8009dd0 <__libc_init_array+0x44>)
 8009da0:	f000 f8ea 	bl	8009f78 <_init>
 8009da4:	1ba4      	subs	r4, r4, r6
 8009da6:	10a4      	asrs	r4, r4, #2
 8009da8:	2500      	movs	r5, #0
 8009daa:	42a5      	cmp	r5, r4
 8009dac:	d105      	bne.n	8009dba <__libc_init_array+0x2e>
 8009dae:	bd70      	pop	{r4, r5, r6, pc}
 8009db0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009db4:	4798      	blx	r3
 8009db6:	3501      	adds	r5, #1
 8009db8:	e7ee      	b.n	8009d98 <__libc_init_array+0xc>
 8009dba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009dbe:	4798      	blx	r3
 8009dc0:	3501      	adds	r5, #1
 8009dc2:	e7f2      	b.n	8009daa <__libc_init_array+0x1e>
 8009dc4:	0800a01c 	.word	0x0800a01c
 8009dc8:	0800a01c 	.word	0x0800a01c
 8009dcc:	0800a01c 	.word	0x0800a01c
 8009dd0:	0800a020 	.word	0x0800a020

08009dd4 <malloc>:
 8009dd4:	4b02      	ldr	r3, [pc, #8]	; (8009de0 <malloc+0xc>)
 8009dd6:	4601      	mov	r1, r0
 8009dd8:	6818      	ldr	r0, [r3, #0]
 8009dda:	f000 b861 	b.w	8009ea0 <_malloc_r>
 8009dde:	bf00      	nop
 8009de0:	20000064 	.word	0x20000064

08009de4 <free>:
 8009de4:	4b02      	ldr	r3, [pc, #8]	; (8009df0 <free+0xc>)
 8009de6:	4601      	mov	r1, r0
 8009de8:	6818      	ldr	r0, [r3, #0]
 8009dea:	f000 b80b 	b.w	8009e04 <_free_r>
 8009dee:	bf00      	nop
 8009df0:	20000064 	.word	0x20000064

08009df4 <memset>:
 8009df4:	4402      	add	r2, r0
 8009df6:	4603      	mov	r3, r0
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d100      	bne.n	8009dfe <memset+0xa>
 8009dfc:	4770      	bx	lr
 8009dfe:	f803 1b01 	strb.w	r1, [r3], #1
 8009e02:	e7f9      	b.n	8009df8 <memset+0x4>

08009e04 <_free_r>:
 8009e04:	b538      	push	{r3, r4, r5, lr}
 8009e06:	4605      	mov	r5, r0
 8009e08:	2900      	cmp	r1, #0
 8009e0a:	d045      	beq.n	8009e98 <_free_r+0x94>
 8009e0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e10:	1f0c      	subs	r4, r1, #4
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	bfb8      	it	lt
 8009e16:	18e4      	addlt	r4, r4, r3
 8009e18:	f000 f8ac 	bl	8009f74 <__malloc_lock>
 8009e1c:	4a1f      	ldr	r2, [pc, #124]	; (8009e9c <_free_r+0x98>)
 8009e1e:	6813      	ldr	r3, [r2, #0]
 8009e20:	4610      	mov	r0, r2
 8009e22:	b933      	cbnz	r3, 8009e32 <_free_r+0x2e>
 8009e24:	6063      	str	r3, [r4, #4]
 8009e26:	6014      	str	r4, [r2, #0]
 8009e28:	4628      	mov	r0, r5
 8009e2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e2e:	f000 b8a2 	b.w	8009f76 <__malloc_unlock>
 8009e32:	42a3      	cmp	r3, r4
 8009e34:	d90c      	bls.n	8009e50 <_free_r+0x4c>
 8009e36:	6821      	ldr	r1, [r4, #0]
 8009e38:	1862      	adds	r2, r4, r1
 8009e3a:	4293      	cmp	r3, r2
 8009e3c:	bf04      	itt	eq
 8009e3e:	681a      	ldreq	r2, [r3, #0]
 8009e40:	685b      	ldreq	r3, [r3, #4]
 8009e42:	6063      	str	r3, [r4, #4]
 8009e44:	bf04      	itt	eq
 8009e46:	1852      	addeq	r2, r2, r1
 8009e48:	6022      	streq	r2, [r4, #0]
 8009e4a:	6004      	str	r4, [r0, #0]
 8009e4c:	e7ec      	b.n	8009e28 <_free_r+0x24>
 8009e4e:	4613      	mov	r3, r2
 8009e50:	685a      	ldr	r2, [r3, #4]
 8009e52:	b10a      	cbz	r2, 8009e58 <_free_r+0x54>
 8009e54:	42a2      	cmp	r2, r4
 8009e56:	d9fa      	bls.n	8009e4e <_free_r+0x4a>
 8009e58:	6819      	ldr	r1, [r3, #0]
 8009e5a:	1858      	adds	r0, r3, r1
 8009e5c:	42a0      	cmp	r0, r4
 8009e5e:	d10b      	bne.n	8009e78 <_free_r+0x74>
 8009e60:	6820      	ldr	r0, [r4, #0]
 8009e62:	4401      	add	r1, r0
 8009e64:	1858      	adds	r0, r3, r1
 8009e66:	4282      	cmp	r2, r0
 8009e68:	6019      	str	r1, [r3, #0]
 8009e6a:	d1dd      	bne.n	8009e28 <_free_r+0x24>
 8009e6c:	6810      	ldr	r0, [r2, #0]
 8009e6e:	6852      	ldr	r2, [r2, #4]
 8009e70:	605a      	str	r2, [r3, #4]
 8009e72:	4401      	add	r1, r0
 8009e74:	6019      	str	r1, [r3, #0]
 8009e76:	e7d7      	b.n	8009e28 <_free_r+0x24>
 8009e78:	d902      	bls.n	8009e80 <_free_r+0x7c>
 8009e7a:	230c      	movs	r3, #12
 8009e7c:	602b      	str	r3, [r5, #0]
 8009e7e:	e7d3      	b.n	8009e28 <_free_r+0x24>
 8009e80:	6820      	ldr	r0, [r4, #0]
 8009e82:	1821      	adds	r1, r4, r0
 8009e84:	428a      	cmp	r2, r1
 8009e86:	bf04      	itt	eq
 8009e88:	6811      	ldreq	r1, [r2, #0]
 8009e8a:	6852      	ldreq	r2, [r2, #4]
 8009e8c:	6062      	str	r2, [r4, #4]
 8009e8e:	bf04      	itt	eq
 8009e90:	1809      	addeq	r1, r1, r0
 8009e92:	6021      	streq	r1, [r4, #0]
 8009e94:	605c      	str	r4, [r3, #4]
 8009e96:	e7c7      	b.n	8009e28 <_free_r+0x24>
 8009e98:	bd38      	pop	{r3, r4, r5, pc}
 8009e9a:	bf00      	nop
 8009e9c:	200001ac 	.word	0x200001ac

08009ea0 <_malloc_r>:
 8009ea0:	b570      	push	{r4, r5, r6, lr}
 8009ea2:	1ccd      	adds	r5, r1, #3
 8009ea4:	f025 0503 	bic.w	r5, r5, #3
 8009ea8:	3508      	adds	r5, #8
 8009eaa:	2d0c      	cmp	r5, #12
 8009eac:	bf38      	it	cc
 8009eae:	250c      	movcc	r5, #12
 8009eb0:	2d00      	cmp	r5, #0
 8009eb2:	4606      	mov	r6, r0
 8009eb4:	db01      	blt.n	8009eba <_malloc_r+0x1a>
 8009eb6:	42a9      	cmp	r1, r5
 8009eb8:	d903      	bls.n	8009ec2 <_malloc_r+0x22>
 8009eba:	230c      	movs	r3, #12
 8009ebc:	6033      	str	r3, [r6, #0]
 8009ebe:	2000      	movs	r0, #0
 8009ec0:	bd70      	pop	{r4, r5, r6, pc}
 8009ec2:	f000 f857 	bl	8009f74 <__malloc_lock>
 8009ec6:	4a21      	ldr	r2, [pc, #132]	; (8009f4c <_malloc_r+0xac>)
 8009ec8:	6814      	ldr	r4, [r2, #0]
 8009eca:	4621      	mov	r1, r4
 8009ecc:	b991      	cbnz	r1, 8009ef4 <_malloc_r+0x54>
 8009ece:	4c20      	ldr	r4, [pc, #128]	; (8009f50 <_malloc_r+0xb0>)
 8009ed0:	6823      	ldr	r3, [r4, #0]
 8009ed2:	b91b      	cbnz	r3, 8009edc <_malloc_r+0x3c>
 8009ed4:	4630      	mov	r0, r6
 8009ed6:	f000 f83d 	bl	8009f54 <_sbrk_r>
 8009eda:	6020      	str	r0, [r4, #0]
 8009edc:	4629      	mov	r1, r5
 8009ede:	4630      	mov	r0, r6
 8009ee0:	f000 f838 	bl	8009f54 <_sbrk_r>
 8009ee4:	1c43      	adds	r3, r0, #1
 8009ee6:	d124      	bne.n	8009f32 <_malloc_r+0x92>
 8009ee8:	230c      	movs	r3, #12
 8009eea:	6033      	str	r3, [r6, #0]
 8009eec:	4630      	mov	r0, r6
 8009eee:	f000 f842 	bl	8009f76 <__malloc_unlock>
 8009ef2:	e7e4      	b.n	8009ebe <_malloc_r+0x1e>
 8009ef4:	680b      	ldr	r3, [r1, #0]
 8009ef6:	1b5b      	subs	r3, r3, r5
 8009ef8:	d418      	bmi.n	8009f2c <_malloc_r+0x8c>
 8009efa:	2b0b      	cmp	r3, #11
 8009efc:	d90f      	bls.n	8009f1e <_malloc_r+0x7e>
 8009efe:	600b      	str	r3, [r1, #0]
 8009f00:	50cd      	str	r5, [r1, r3]
 8009f02:	18cc      	adds	r4, r1, r3
 8009f04:	4630      	mov	r0, r6
 8009f06:	f000 f836 	bl	8009f76 <__malloc_unlock>
 8009f0a:	f104 000b 	add.w	r0, r4, #11
 8009f0e:	1d23      	adds	r3, r4, #4
 8009f10:	f020 0007 	bic.w	r0, r0, #7
 8009f14:	1ac3      	subs	r3, r0, r3
 8009f16:	d0d3      	beq.n	8009ec0 <_malloc_r+0x20>
 8009f18:	425a      	negs	r2, r3
 8009f1a:	50e2      	str	r2, [r4, r3]
 8009f1c:	e7d0      	b.n	8009ec0 <_malloc_r+0x20>
 8009f1e:	428c      	cmp	r4, r1
 8009f20:	684b      	ldr	r3, [r1, #4]
 8009f22:	bf16      	itet	ne
 8009f24:	6063      	strne	r3, [r4, #4]
 8009f26:	6013      	streq	r3, [r2, #0]
 8009f28:	460c      	movne	r4, r1
 8009f2a:	e7eb      	b.n	8009f04 <_malloc_r+0x64>
 8009f2c:	460c      	mov	r4, r1
 8009f2e:	6849      	ldr	r1, [r1, #4]
 8009f30:	e7cc      	b.n	8009ecc <_malloc_r+0x2c>
 8009f32:	1cc4      	adds	r4, r0, #3
 8009f34:	f024 0403 	bic.w	r4, r4, #3
 8009f38:	42a0      	cmp	r0, r4
 8009f3a:	d005      	beq.n	8009f48 <_malloc_r+0xa8>
 8009f3c:	1a21      	subs	r1, r4, r0
 8009f3e:	4630      	mov	r0, r6
 8009f40:	f000 f808 	bl	8009f54 <_sbrk_r>
 8009f44:	3001      	adds	r0, #1
 8009f46:	d0cf      	beq.n	8009ee8 <_malloc_r+0x48>
 8009f48:	6025      	str	r5, [r4, #0]
 8009f4a:	e7db      	b.n	8009f04 <_malloc_r+0x64>
 8009f4c:	200001ac 	.word	0x200001ac
 8009f50:	200001b0 	.word	0x200001b0

08009f54 <_sbrk_r>:
 8009f54:	b538      	push	{r3, r4, r5, lr}
 8009f56:	4c06      	ldr	r4, [pc, #24]	; (8009f70 <_sbrk_r+0x1c>)
 8009f58:	2300      	movs	r3, #0
 8009f5a:	4605      	mov	r5, r0
 8009f5c:	4608      	mov	r0, r1
 8009f5e:	6023      	str	r3, [r4, #0]
 8009f60:	f7f6 ffa2 	bl	8000ea8 <_sbrk>
 8009f64:	1c43      	adds	r3, r0, #1
 8009f66:	d102      	bne.n	8009f6e <_sbrk_r+0x1a>
 8009f68:	6823      	ldr	r3, [r4, #0]
 8009f6a:	b103      	cbz	r3, 8009f6e <_sbrk_r+0x1a>
 8009f6c:	602b      	str	r3, [r5, #0]
 8009f6e:	bd38      	pop	{r3, r4, r5, pc}
 8009f70:	20000bf8 	.word	0x20000bf8

08009f74 <__malloc_lock>:
 8009f74:	4770      	bx	lr

08009f76 <__malloc_unlock>:
 8009f76:	4770      	bx	lr

08009f78 <_init>:
 8009f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f7a:	bf00      	nop
 8009f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f7e:	bc08      	pop	{r3}
 8009f80:	469e      	mov	lr, r3
 8009f82:	4770      	bx	lr

08009f84 <_fini>:
 8009f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f86:	bf00      	nop
 8009f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f8a:	bc08      	pop	{r3}
 8009f8c:	469e      	mov	lr, r3
 8009f8e:	4770      	bx	lr
