

================================================================
== Vivado HLS Report for 'b_sort_hw'
================================================================
* Date:           Tue Jun 20 15:08:19 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        TEST
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.735|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   72|  882|   72|  882|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   10|   10|         1|          -|          -|     10|    no    |
        |- Loop 2     |   20|   20|         2|          -|          -|     10|    no    |
        |- Loop 3     |   18|  828|  2 ~ 92  |          -|          -|      9|    no    |
        | + Loop 3.1  |    0|   90|  4 ~ 10  |          -|          -| 0 ~ 9 |    no    |
        |- Loop 4     |   20|   20|         2|          -|          -|     10|    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 3 
5 --> 6 16 
6 --> 7 5 
7 --> 8 
8 --> 9 15 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 6 
16 --> 17 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %output_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %output_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %input_V_data), !map !30"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !36"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %output_V_data), !map !40"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !44"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @b_sort_hw_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr1 = alloca [10 x float], align 16" [F1/bsort.cpp:12]   --->   Operation 27 'alloca' 'arr1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%result = alloca [10 x float], align 16" [F1/bsort.cpp:12]   --->   Operation 28 'alloca' 'result' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [F1/bsort.cpp:8]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [F1/bsort.cpp:19]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %i_0, -6" [F1/bsort.cpp:19]   --->   Operation 32 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [F1/bsort.cpp:19]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader21.preheader, label %2" [F1/bsort.cpp:19]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.63ns)   --->   "%empty_9 = call { float, i1 } @_ssdm_op_Read.ap_fifo.volatile.floatP.i1P(float* %input_V_data, i1* %input_V_last_V)" [F1/bsort.cpp:22]   --->   Operation 36 'read' 'empty_9' <Predicate = (!icmp_ln19)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { float, i1 } %empty_9, 0" [F1/bsort.cpp:22]   --->   Operation 37 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %i_0 to i64" [F1/bsort.cpp:23]   --->   Operation 38 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr1_addr = getelementptr inbounds [10 x float]* %arr1, i64 0, i64 %zext_ln23" [F1/bsort.cpp:23]   --->   Operation 39 'getelementptr' 'arr1_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.32ns)   --->   "store float %tmp_data, float* %arr1_addr, align 4" [F1/bsort.cpp:23]   --->   Operation 40 'store' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [F1/bsort.cpp:19]   --->   Operation 41 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader21" [F1/bsort.cpp:29]   --->   Operation 42 'br' <Predicate = (icmp_ln19)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_2, %3 ], [ 0, %.preheader21.preheader ]"   --->   Operation 43 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %i1_0, -6" [F1/bsort.cpp:29]   --->   Operation 44 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 45 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i1_0, 1" [F1/bsort.cpp:29]   --->   Operation 46 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader20.preheader, label %3" [F1/bsort.cpp:29]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i1_0 to i64" [F1/bsort.cpp:31]   --->   Operation 48 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%arr1_addr_1 = getelementptr inbounds [10 x float]* %arr1, i64 0, i64 %zext_ln31" [F1/bsort.cpp:31]   --->   Operation 49 'getelementptr' 'arr1_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.32ns)   --->   "%arr1_load = load float* %arr1_addr_1, align 4" [F1/bsort.cpp:31]   --->   Operation 50 'load' 'arr1_load' <Predicate = (!icmp_ln29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader20" [F1/bsort.cpp:34]   --->   Operation 51 'br' <Predicate = (icmp_ln29)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 52 [1/2] (2.32ns)   --->   "%arr1_load = load float* %arr1_addr_1, align 4" [F1/bsort.cpp:31]   --->   Operation 52 'load' 'arr1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%result_addr = getelementptr inbounds [10 x float]* %result, i64 0, i64 %zext_ln31" [F1/bsort.cpp:31]   --->   Operation 53 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.32ns)   --->   "store float %arr1_load, float* %result_addr, align 4" [F1/bsort.cpp:31]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader21" [F1/bsort.cpp:29]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%indvars_iv = phi i4 [ %add_ln34, %6 ], [ -7, %.preheader20.preheader ]" [F1/bsort.cpp:34]   --->   Operation 56 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %6 ], [ 0, %.preheader20.preheader ]"   --->   Operation 57 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln34 = icmp eq i4 %j_0, -7" [F1/bsort.cpp:34]   --->   Operation 58 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 59 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [F1/bsort.cpp:34]   --->   Operation 60 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader.preheader, label %.preheader19.preheader" [F1/bsort.cpp:34]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader19" [F1/bsort.cpp:35]   --->   Operation 62 'br' <Predicate = (!icmp_ln34)> <Delay = 1.76>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader" [F1/bsort.cpp:48]   --->   Operation 63 'br' <Predicate = (icmp_ln34)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.05>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_4, %._crit_edge ], [ 0, %.preheader19.preheader ]"   --->   Operation 64 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp eq i4 %i2_0, %indvars_iv" [F1/bsort.cpp:35]   --->   Operation 65 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 9, i64 0)"   --->   Operation 66 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i2_0, 1" [F1/bsort.cpp:38]   --->   Operation 67 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %6, label %4" [F1/bsort.cpp:35]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %i2_0 to i64" [F1/bsort.cpp:38]   --->   Operation 69 'zext' 'zext_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%result_addr_2 = getelementptr inbounds [10 x float]* %result, i64 0, i64 %zext_ln38" [F1/bsort.cpp:38]   --->   Operation 70 'getelementptr' 'result_addr_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (2.32ns)   --->   "%result_load = load float* %result_addr_2, align 4" [F1/bsort.cpp:38]   --->   Operation 71 'load' 'result_load' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %i_4 to i64" [F1/bsort.cpp:38]   --->   Operation 72 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%result_addr_3 = getelementptr inbounds [10 x float]* %result, i64 0, i64 %zext_ln38_1" [F1/bsort.cpp:38]   --->   Operation 73 'getelementptr' 'result_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (2.32ns)   --->   "%result_load_1 = load float* %result_addr_3, align 4" [F1/bsort.cpp:38]   --->   Operation 74 'load' 'result_load_1' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln34 = add i4 %indvars_iv, -1" [F1/bsort.cpp:34]   --->   Operation 75 'add' 'add_ln34' <Predicate = (icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader20" [F1/bsort.cpp:34]   --->   Operation 76 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 7.75>
ST_7 : Operation 77 [1/2] (2.32ns)   --->   "%result_load = load float* %result_addr_2, align 4" [F1/bsort.cpp:38]   --->   Operation 77 'load' 'result_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 78 [1/2] (2.32ns)   --->   "%result_load_1 = load float* %result_addr_3, align 4" [F1/bsort.cpp:38]   --->   Operation 78 'load' 'result_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 79 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp ogt float %result_load, %result_load_1" [F1/bsort.cpp:38]   --->   Operation 79 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %result_load to i32" [F1/bsort.cpp:38]   --->   Operation 80 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [F1/bsort.cpp:38]   --->   Operation 81 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [F1/bsort.cpp:38]   --->   Operation 82 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln38_1 = bitcast float %result_load_1 to i32" [F1/bsort.cpp:38]   --->   Operation 83 'bitcast' 'bitcast_ln38_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln38_1, i32 23, i32 30)" [F1/bsort.cpp:38]   --->   Operation 84 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i32 %bitcast_ln38_1 to i23" [F1/bsort.cpp:38]   --->   Operation 85 'trunc' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp ne i8 %tmp_V, -1" [F1/bsort.cpp:38]   --->   Operation 86 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (2.44ns)   --->   "%icmp_ln38_1 = icmp eq i23 %tmp_V_1, 0" [F1/bsort.cpp:38]   --->   Operation 87 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_1)   --->   "%or_ln38 = or i1 %icmp_ln38_1, %icmp_ln38" [F1/bsort.cpp:38]   --->   Operation 88 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln38_2 = icmp ne i8 %tmp_1, -1" [F1/bsort.cpp:38]   --->   Operation 89 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln38_3 = icmp eq i23 %trunc_ln38_1, 0" [F1/bsort.cpp:38]   --->   Operation 90 'icmp' 'icmp_ln38_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_1)   --->   "%or_ln38_1 = or i1 %icmp_ln38_3, %icmp_ln38_2" [F1/bsort.cpp:38]   --->   Operation 91 'or' 'or_ln38_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_1)   --->   "%and_ln38 = and i1 %or_ln38, %or_ln38_1" [F1/bsort.cpp:38]   --->   Operation 92 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp ogt float %result_load, %result_load_1" [F1/bsort.cpp:38]   --->   Operation 93 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln38_1 = and i1 %and_ln38, %tmp_2" [F1/bsort.cpp:38]   --->   Operation 94 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %and_ln38_1, label %5, label %._crit_edge" [F1/bsort.cpp:38]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 96 'bitselect' 'p_Result_s' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 97 'bitconcatenate' 'mantissa_V' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 98 'zext' 'zext_ln682' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 99 'zext' 'zext_ln339' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 %zext_ln339, -127" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 100 'add' 'add_ln339' <Predicate = (and_ln38_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 101 'bitselect' 'isNeg' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 102 'sub' 'sub_ln1311' <Predicate = (and_ln38_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 103 'sext' 'sext_ln1311' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 104 'select' 'ush' <Predicate = (and_ln38_1)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 105 'sext' 'sext_ln1311_1' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 106 'sext' 'sext_ln1311_2' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 107 'zext' 'zext_ln1287' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 108 'lshr' 'r_V' <Predicate = (and_ln38_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 109 'shl' 'r_V_1' <Predicate = (and_ln38_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 110 'bitselect' 'tmp' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 111 'zext' 'zext_ln662' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 112 'partselect' 'tmp_3' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 113 'select' 'p_Val2_5' <Predicate = (and_ln38_1)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (2.32ns)   --->   "store float %result_load_1, float* %result_addr_2, align 4" [F1/bsort.cpp:41]   --->   Operation 114 'store' <Predicate = (and_ln38_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 115 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 115 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40]   --->   Operation 116 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.41>
ST_10 : Operation 117 [6/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %p_Val2_6 to float" [F1/bsort.cpp:42]   --->   Operation 117 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.41>
ST_11 : Operation 118 [5/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %p_Val2_6 to float" [F1/bsort.cpp:42]   --->   Operation 118 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.41>
ST_12 : Operation 119 [4/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %p_Val2_6 to float" [F1/bsort.cpp:42]   --->   Operation 119 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 11> <Delay = 6.41>
ST_13 : Operation 120 [3/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %p_Val2_6 to float" [F1/bsort.cpp:42]   --->   Operation 120 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 6.41>
ST_14 : Operation 121 [2/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %p_Val2_6 to float" [F1/bsort.cpp:42]   --->   Operation 121 'sitofp' 'tmp_5' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 13> <Delay = 8.73>
ST_15 : Operation 122 [1/6] (6.41ns)   --->   "%tmp_5 = sitofp i32 %p_Val2_6 to float" [F1/bsort.cpp:42]   --->   Operation 122 'sitofp' 'tmp_5' <Predicate = (and_ln38_1)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (2.32ns)   --->   "store float %tmp_5, float* %result_addr_3, align 4" [F1/bsort.cpp:42]   --->   Operation 123 'store' <Predicate = (and_ln38_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge" [F1/bsort.cpp:43]   --->   Operation 124 'br' <Predicate = (and_ln38_1)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader19" [F1/bsort.cpp:35]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 4> <Delay = 2.32>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_3, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 126 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (1.30ns)   --->   "%icmp_ln48 = icmp eq i4 %i_1, -6" [F1/bsort.cpp:48]   --->   Operation 127 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 128 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i_1, 1" [F1/bsort.cpp:48]   --->   Operation 129 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %8, label %7" [F1/bsort.cpp:48]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %i_1 to i64" [F1/bsort.cpp:51]   --->   Operation 131 'zext' 'zext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr inbounds [10 x float]* %result, i64 0, i64 %zext_ln51" [F1/bsort.cpp:51]   --->   Operation 132 'getelementptr' 'result_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 133 [2/2] (2.32ns)   --->   "%tmp_data_1 = load float* %result_addr_1, align 4" [F1/bsort.cpp:51]   --->   Operation 133 'load' 'tmp_data_1' <Predicate = (!icmp_ln48)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 134 [1/1] (1.30ns)   --->   "%tmp_last_V = icmp eq i4 %i_1, -7" [F1/bsort.cpp:52]   --->   Operation 134 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln48)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [F1/bsort.cpp:59]   --->   Operation 135 'ret' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 5.95>
ST_17 : Operation 136 [1/2] (2.32ns)   --->   "%tmp_data_1 = load float* %result_addr_1, align 4" [F1/bsort.cpp:51]   --->   Operation 136 'load' 'tmp_data_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 137 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.i1P(float* %output_V_data, i1* %output_V_last_V, float %tmp_data_1, i1 %tmp_last_V)" [F1/bsort.cpp:56]   --->   Operation 137 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader" [F1/bsort.cpp:48]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', F1/bsort.cpp:19) [19]  (1.77 ns)

 <State 2>: 5.96ns
The critical path consists of the following:
	fifo read on port 'input_V_data' (F1/bsort.cpp:22) [25]  (3.63 ns)
	'store' operation ('store_ln23', F1/bsort.cpp:23) of variable 'tmp.data', F1/bsort.cpp:22 on array 'arr1', F1/bsort.cpp:12 [29]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', F1/bsort.cpp:29) [34]  (0 ns)
	'getelementptr' operation ('arr1_addr_1', F1/bsort.cpp:31) [41]  (0 ns)
	'load' operation ('arr1_load', F1/bsort.cpp:31) on array 'arr1', F1/bsort.cpp:12 [42]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('arr1_load', F1/bsort.cpp:31) on array 'arr1', F1/bsort.cpp:12 [42]  (2.32 ns)
	'store' operation ('store_ln31', F1/bsort.cpp:31) of variable 'arr1_load', F1/bsort.cpp:31 on array 'result', F1/bsort.cpp:12 [44]  (2.32 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', F1/bsort.cpp:38) [58]  (1.77 ns)

 <State 6>: 4.06ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', F1/bsort.cpp:38) [58]  (0 ns)
	'add' operation ('i', F1/bsort.cpp:38) [61]  (1.74 ns)
	'getelementptr' operation ('result_addr_3', F1/bsort.cpp:38) [68]  (0 ns)
	'load' operation ('result_load_1', F1/bsort.cpp:38) on array 'result', F1/bsort.cpp:12 [69]  (2.32 ns)

 <State 7>: 7.75ns
The critical path consists of the following:
	'load' operation ('x', F1/bsort.cpp:38) on array 'result', F1/bsort.cpp:12 [66]  (2.32 ns)
	'fcmp' operation ('tmp_2', F1/bsort.cpp:38) [83]  (5.43 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40) [91]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40) [95]  (0.968 ns)
	'shl' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40) [100]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40) [104]  (4.42 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40) [105]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F1/bsort.cpp:40) [106]  (0.698 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', F1/bsort.cpp:42) [108]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', F1/bsort.cpp:42) [108]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', F1/bsort.cpp:42) [108]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', F1/bsort.cpp:42) [108]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', F1/bsort.cpp:42) [108]  (6.41 ns)

 <State 15>: 8.73ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', F1/bsort.cpp:42) [108]  (6.41 ns)
	'store' operation ('store_ln42', F1/bsort.cpp:42) of variable 'tmp_5', F1/bsort.cpp:42 on array 'result', F1/bsort.cpp:12 [109]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', F1/bsort.cpp:48) [119]  (0 ns)
	'getelementptr' operation ('result_addr_1', F1/bsort.cpp:51) [126]  (0 ns)
	'load' operation ('tmp.data', F1/bsort.cpp:51) on array 'result', F1/bsort.cpp:12 [127]  (2.32 ns)

 <State 17>: 5.96ns
The critical path consists of the following:
	'load' operation ('tmp.data', F1/bsort.cpp:51) on array 'result', F1/bsort.cpp:12 [127]  (2.32 ns)
	fifo write on port 'output_V_data' (F1/bsort.cpp:56) [129]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
