Generating HDL for page 17.11.02.1 EDIT TRANSLATOR at 10/6/2020 8:07:51 PM
Note: DOT Function at 1A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 2 outputs from Gate at 3H to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1A to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1D to ignored block(s) or identical signal names
Removed 2 outputs from Dot Function at 1F to ignored block(s) or identical signal names
Generating Statement for block at 3A with output pin(s) of OUT_3A_NoPin
	and inputs of PS_B_CH_8_BIT,PS_B_CH_4_BIT
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_A
	and inputs of OUT_3A_NoPin,OUT_3B_NoPin
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_NoPin
	and inputs of PS_B_CH_8_BIT,PS_B_CH_2_BIT
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_C
	and inputs of PS_B_CH_NOT_B_BIT,OUT_3C_R,PS_B_CH_NOT_A_BIT
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_R
	and inputs of PS_B_CH_NOT_8_AND_NOT_1_BIT,PS_B_CH_NOT_4_AND_NOT_2_BIT
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_G
	and inputs of PS_B_CH_NOT_B_BIT,PS_B_CH_A_BIT,PS_B_CH_8_BIT
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_G
	and inputs of PS_B_CH_NOT_4_BIT,PS_B_CH_2_BIT,PS_B_CH_1_BIT
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_G
	and inputs of PS_B_CH_B_BIT,PS_B_CH_NOT_A_BIT,PS_B_CH_NOT_8_BIT
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_G
	and inputs of PS_B_CH_NOT_4_BIT,PS_B_CH_NOT_2_BIT,PS_B_CH_NOT_1_BIT
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_G
	and inputs of PS_B_CH_B_BIT,PS_B_CH_A_BIT,PS_B_CH_8_BIT
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_K, OUT_3H_K
	and inputs of OUT_DOT_4H
	and logic function of EQUAL
Generating Statement for block at 5I with output pin(s) of OUT_5I_G
	and inputs of PS_B_CH_NOT_4_BIT,PS_B_CH_2_BIT,PS_B_CH_1_BIT
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_C
	and inputs of OUT_3H_K
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_2A_A,OUT_2B_C
	and logic function of OR
Generating Statement for block at 1D with output pin(s) of OUT_DOT_1D
	and inputs of OUT_3D_G,OUT_3E_G
	and logic function of OR
Generating Statement for block at 1F with output pin(s) of OUT_DOT_1F
	and inputs of OUT_3F_G,OUT_3G_G
	and logic function of OR
Generating Statement for block at 4H with output pin(s) of OUT_DOT_4H
	and inputs of OUT_4H_G,OUT_5I_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_NOT_DECIMAL
	from gate output OUT_3H_K
Generating output sheet edge signal assignment to 
	signal MS_NOT_DECIMAL
	from gate output OUT_2I_C
Generating output sheet edge signal assignment to 
	signal PS_NOT_SIG_DIGIT
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal PS_NOT_COMMA
	from gate output OUT_DOT_1D
Generating output sheet edge signal assignment to 
	signal PS_NOT_MINUS_SYMBOL
	from gate output OUT_DOT_1F
