

================================================================
== Vitis HLS Report for 'hardware_encoding'
================================================================
* Date:           Sat Dec  9 20:27:42 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |computing_U0                 |computing                 |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |read_input_U0                |read_input                |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |write_output_U0              |write_output              |        1|        ?|  6.667 ns|         ?|    1|    ?|     none|
        |Block_split28_proc_U0        |Block_split28_proc        |       70|       70|  0.467 us|  0.467 us|   70|   70|     none|
        |hardware_encoding_entry7_U0  |hardware_encoding_entry7  |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        3|    -|    1009|    648|    -|
|Instance         |      132|    -|    4370|  10699|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      135|    0|    5384|  11381|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       31|    0|       3|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+------+------+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------+--------------------------+---------+----+------+------+-----+
    |Block_split28_proc_U0        |Block_split28_proc        |        0|   0|   168|   422|    0|
    |HP0_m_axi_U                  |HP0_m_axi                 |        2|   0|   512|   580|    0|
    |HP1_m_axi_U                  |HP1_m_axi                 |        2|   0|   512|   580|    0|
    |HP3_m_axi_U                  |HP3_m_axi                 |        2|   0|   537|   677|    0|
    |computing_U0                 |computing                 |      126|   0|  1499|  6456|    0|
    |control_s_axi_U              |control_s_axi             |        0|   0|   316|   552|    0|
    |hardware_encoding_entry7_U0  |hardware_encoding_entry7  |        0|   0|     3|    56|    0|
    |read_input_U0                |read_input                |        0|   0|   571|   836|    0|
    |write_output_U0              |write_output              |        0|   0|   252|   540|    0|
    +-----------------------------+--------------------------+---------+----+------+------+-----+
    |Total                        |                          |      132|   0|  4370| 10699|    0|
    +-----------------------------+--------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |compress_size_0_c_U  |        0|   99|   0|    -|     2|   32|       64|
    |input_size_c_U       |        0|   99|   0|    -|     2|   64|      128|
    |input_stream_U       |        0|   99|   0|    -|    75|    8|      600|
    |inputsize_stream_U   |        2|  158|   0|    -|    75|   32|     2400|
    |lzw_size_c_U         |        0|   99|   0|    -|     4|   64|      256|
    |output_c_U           |        0|   99|   0|    -|     4|   64|      256|
    |output_stream_U      |        1|  158|   0|    -|    75|   16|     1200|
    |p_channel_U          |        0|   99|   0|    -|     2|   32|       64|
    |s1_c_U               |        0|   99|   0|    -|     2|   64|      128|
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |Total                |        3| 1009|   0|    0|   241|  376|     5096|
    +---------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                 |       and|   0|  0|   2|           1|           1|
    |hardware_encoding_entry7_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_hardware_encoding_entry7_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|  16|           8|           8|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_hardware_encoding_entry7_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready                |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  18|          4|    2|          4|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                      |  1|   0|    1|          0|
    |ap_rst_reg_1                                      |  1|   0|    1|          0|
    |ap_rst_reg_2                                      |  1|   0|    1|          0|
    |ap_sync_reg_hardware_encoding_entry7_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready                |  1|   0|    1|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |  5|   0|    5|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  hardware_encoding|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  hardware_encoding|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  hardware_encoding|  return value|
|m_axi_HP1_AWVALID      |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWREADY      |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWADDR       |  out|   64|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWID         |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWLEN        |  out|    8|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWSIZE       |  out|    3|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWBURST      |  out|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWLOCK       |  out|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWCACHE      |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWPROT       |  out|    3|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWQOS        |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWREGION     |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWUSER       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WVALID       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WREADY       |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WDATA        |  out|   32|          m_axi|                HP1|       pointer|
|m_axi_HP1_WSTRB        |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_WLAST        |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WID          |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WUSER        |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARVALID      |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARREADY      |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARADDR       |  out|   64|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARID         |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARLEN        |  out|    8|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARSIZE       |  out|    3|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARBURST      |  out|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARLOCK       |  out|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARCACHE      |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARPROT       |  out|    3|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARQOS        |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARREGION     |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARUSER       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RVALID       |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RREADY       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RDATA        |   in|   32|          m_axi|                HP1|       pointer|
|m_axi_HP1_RLAST        |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RID          |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RUSER        |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RRESP        |   in|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_BVALID       |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_BREADY       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_BRESP        |   in|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_BID          |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_BUSER        |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP3_AWVALID      |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWREADY      |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWADDR       |  out|   64|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWID         |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWLEN        |  out|    8|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWSIZE       |  out|    3|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWBURST      |  out|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWLOCK       |  out|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWCACHE      |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWPROT       |  out|    3|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWQOS        |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWREGION     |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWUSER       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WVALID       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WREADY       |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WDATA        |  out|   32|          m_axi|                HP3|       pointer|
|m_axi_HP3_WSTRB        |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_WLAST        |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WID          |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WUSER        |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARVALID      |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARREADY      |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARADDR       |  out|   64|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARID         |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARLEN        |  out|    8|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARSIZE       |  out|    3|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARBURST      |  out|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARLOCK       |  out|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARCACHE      |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARPROT       |  out|    3|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARQOS        |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARREGION     |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARUSER       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RVALID       |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RREADY       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RDATA        |   in|   32|          m_axi|                HP3|       pointer|
|m_axi_HP3_RLAST        |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RID          |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RUSER        |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RRESP        |   in|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_BVALID       |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_BREADY       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_BRESP        |   in|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_BID          |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_BUSER        |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP0_AWVALID      |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWREADY      |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWADDR       |  out|   64|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWID         |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWLEN        |  out|    8|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWSIZE       |  out|    3|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWBURST      |  out|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWLOCK       |  out|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWCACHE      |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWPROT       |  out|    3|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWQOS        |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWREGION     |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWUSER       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WVALID       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WREADY       |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WDATA        |  out|   32|          m_axi|                HP0|       pointer|
|m_axi_HP0_WSTRB        |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_WLAST        |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WID          |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WUSER        |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARVALID      |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARREADY      |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARADDR       |  out|   64|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARID         |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARLEN        |  out|    8|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARSIZE       |  out|    3|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARBURST      |  out|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARLOCK       |  out|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARCACHE      |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARPROT       |  out|    3|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARQOS        |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARREGION     |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARUSER       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RVALID       |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RREADY       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RDATA        |   in|   32|          m_axi|                HP0|       pointer|
|m_axi_HP0_RLAST        |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RID          |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RUSER        |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RRESP        |   in|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_BVALID       |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_BREADY       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_BRESP        |   in|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_BID          |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_BUSER        |   in|    1|          m_axi|                HP0|       pointer|
+-----------------------+-----+-----+---------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%input_size_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_size"   --->   Operation 8 'read' 'input_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%lzw_size_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %lzw_size"   --->   Operation 9 'read' 'lzw_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 10 'read' 'output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%s1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %s1"   --->   Operation 11 'read' 's1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_channel = alloca i64 1"   --->   Operation 12 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%compress_size_0_c = alloca i64 1"   --->   Operation 13 'alloca' 'compress_size_0_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_size_c = alloca i64 1" [Server/LZW_new.cpp:275]   --->   Operation 14 'alloca' 'input_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lzw_size_c = alloca i64 1" [Server/LZW_new.cpp:275]   --->   Operation 15 'alloca' 'lzw_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_c = alloca i64 1" [Server/LZW_new.cpp:275]   --->   Operation 16 'alloca' 'output_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%s1_c = alloca i64 1" [Server/LZW_new.cpp:275]   --->   Operation 17 'alloca' 's1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_stream = alloca i64 1" [Server/LZW_new.cpp:285]   --->   Operation 18 'alloca' 'input_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 75> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inputsize_stream = alloca i64 1" [Server/LZW_new.cpp:286]   --->   Operation 19 'alloca' 'inputsize_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 75> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_stream = alloca i64 1" [Server/LZW_new.cpp:289]   --->   Operation 20 'alloca' 'output_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 75> <FIFO>
ST_1 : Operation 21 [1/1] (2.16ns)   --->   "%call_ln275 = call void @hardware_encoding.entry7, i64 %s1_read, i64 %output_read, i64 %lzw_size_read, i64 %input_size_read, i64 %s1_c, i64 %output_c, i64 %lzw_size_c, i64 %input_size_c" [Server/LZW_new.cpp:275]   --->   Operation 21 'call' 'call_ln275' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln299 = call void @read_input, i32 %HP1, i8 %input_stream, i32 %inputsize_stream, i64 %s1_c, i64 %input_size_c" [Server/LZW_new.cpp:299]   --->   Operation 22 'call' 'call_ln299' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln299 = call void @read_input, i32 %HP1, i8 %input_stream, i32 %inputsize_stream, i64 %s1_c, i64 %input_size_c" [Server/LZW_new.cpp:299]   --->   Operation 23 'call' 'call_ln299' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln300 = call void @computing, i32 %p_channel, i8 %input_stream, i16 %output_stream, i32 %inputsize_stream, i32 %compress_size_0_c" [Server/LZW_new.cpp:300]   --->   Operation 24 'call' 'call_ln300' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln300 = call void @computing, i32 %p_channel, i8 %input_stream, i16 %output_stream, i32 %inputsize_stream, i32 %compress_size_0_c" [Server/LZW_new.cpp:300]   --->   Operation 25 'call' 'call_ln300' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.11>
ST_6 : Operation 26 [2/2] (1.11ns)   --->   "%call_ln301 = call void @write_output, i16 %output_stream, i16 %HP3, i32 %p_channel, i64 %output_c" [Server/LZW_new.cpp:301]   --->   Operation 26 'call' 'call_ln301' <Predicate = true> <Delay = 1.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln275 = call void @Block_.split28_proc, i32 %compress_size_0_c, i64 %lzw_size_c, i32 %HP0" [Server/LZW_new.cpp:275]   --->   Operation 27 'call' 'call_ln275' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_15"   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 29 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %HP1, void @empty_13, i32 0, i32 0, void @empty_15, i32 64, i32 0, void @empty_2, void @empty_14, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %HP1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HP3, void @empty_13, i32 0, i32 0, void @empty_15, i32 64, i32 0, void @empty_16, void @empty_14, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %HP3"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %HP0, void @empty_13, i32 0, i32 0, void @empty_15, i32 64, i32 0, void @empty_10, void @empty_14, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %HP0"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s1, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s1, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_12, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lzw_size, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_4, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lzw_size, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_size, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_5, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_size, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_18, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @input_stream_str, i32 1, void @p_str, void @p_str, i32 75, i32 75, i8 %input_stream, i8 %input_stream"   --->   Operation 46 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @inputsize_stream_str, i32 1, void @p_str, void @p_str, i32 75, i32 75, i32 %inputsize_stream, i32 %inputsize_stream"   --->   Operation 48 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputsize_stream, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @output_stream_str, i32 1, void @p_str, void @p_str, i32 75, i32 75, i16 %output_stream, i16 %output_stream"   --->   Operation 50 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_stream, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @s1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %s1_c, i64 %s1_c" [Server/LZW_new.cpp:275]   --->   Operation 52 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln275 = specinterface void @_ssdm_op_SpecInterface, i64 %s1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Server/LZW_new.cpp:275]   --->   Operation 53 'specinterface' 'specinterface_ln275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @output_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_c, i64 %output_c" [Server/LZW_new.cpp:275]   --->   Operation 54 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln275 = specinterface void @_ssdm_op_SpecInterface, i64 %output_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Server/LZW_new.cpp:275]   --->   Operation 55 'specinterface' 'specinterface_ln275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @lzw_size_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %lzw_size_c, i64 %lzw_size_c" [Server/LZW_new.cpp:275]   --->   Operation 56 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln275 = specinterface void @_ssdm_op_SpecInterface, i64 %lzw_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Server/LZW_new.cpp:275]   --->   Operation 57 'specinterface' 'specinterface_ln275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @input_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %input_size_c, i64 %input_size_c" [Server/LZW_new.cpp:275]   --->   Operation 58 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln275 = specinterface void @_ssdm_op_SpecInterface, i64 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Server/LZW_new.cpp:275]   --->   Operation 59 'specinterface' 'specinterface_ln275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @compress_size_LF_0_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %compress_size_0_c, i32 %compress_size_0_c"   --->   Operation 60 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compress_size_0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln301 = call void @write_output, i16 %output_stream, i16 %HP3, i32 %p_channel, i64 %output_c" [Server/LZW_new.cpp:301]   --->   Operation 62 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln275 = call void @Block_.split28_proc, i32 %compress_size_0_c, i64 %lzw_size_c, i32 %HP0" [Server/LZW_new.cpp:275]   --->   Operation 63 'call' 'call_ln275' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln305 = ret" [Server/LZW_new.cpp:305]   --->   Operation 64 'ret' 'ret_ln305' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ HP1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ HP3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ HP0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lzw_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_size_read          (read                ) [ 00000000]
lzw_size_read            (read                ) [ 00000000]
output_read              (read                ) [ 00000000]
s1_read                  (read                ) [ 00000000]
p_channel                (alloca              ) [ 00111111]
compress_size_0_c        (alloca              ) [ 00111111]
input_size_c             (alloca              ) [ 01111111]
lzw_size_c               (alloca              ) [ 01111111]
output_c                 (alloca              ) [ 01111111]
s1_c                     (alloca              ) [ 01111111]
input_stream             (alloca              ) [ 00111111]
inputsize_stream         (alloca              ) [ 00111111]
output_stream            (alloca              ) [ 00111111]
call_ln275               (call                ) [ 00000000]
call_ln299               (call                ) [ 00000000]
call_ln300               (call                ) [ 00000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty                    (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_44                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_45                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_46                 (specchannel         ) [ 00000000]
specinterface_ln275      (specinterface       ) [ 00000000]
empty_47                 (specchannel         ) [ 00000000]
specinterface_ln275      (specinterface       ) [ 00000000]
empty_48                 (specchannel         ) [ 00000000]
specinterface_ln275      (specinterface       ) [ 00000000]
empty_49                 (specchannel         ) [ 00000000]
specinterface_ln275      (specinterface       ) [ 00000000]
empty_50                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
call_ln301               (call                ) [ 00000000]
call_ln275               (call                ) [ 00000000]
ret_ln305                (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="HP1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HP1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HP3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HP3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HP0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HP0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lzw_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzw_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hardware_encoding.entry7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_input"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="computing"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_output"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split28_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputsize_stream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s1_c_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzw_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compress_size_LF_0_NF_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="p_channel_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="compress_size_0_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compress_size_0_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_size_c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_size_c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="lzw_size_c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lzw_size_c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="output_c_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_c/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="s1_c_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s1_c/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_stream_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_stream/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="inputsize_stream_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputsize_stream/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="output_stream_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_stream/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_size_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="lzw_size_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lzw_size_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="output_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="s1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s1_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_computing_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="3"/>
<pin id="171" dir="0" index="2" bw="8" slack="3"/>
<pin id="172" dir="0" index="3" bw="16" slack="3"/>
<pin id="173" dir="0" index="4" bw="32" slack="3"/>
<pin id="174" dir="0" index="5" bw="32" slack="3"/>
<pin id="175" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln300/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_read_input_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="1"/>
<pin id="181" dir="0" index="3" bw="32" slack="1"/>
<pin id="182" dir="0" index="4" bw="64" slack="1"/>
<pin id="183" dir="0" index="5" bw="64" slack="1"/>
<pin id="184" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln299/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_write_output_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="5"/>
<pin id="190" dir="0" index="2" bw="16" slack="0"/>
<pin id="191" dir="0" index="3" bw="32" slack="5"/>
<pin id="192" dir="0" index="4" bw="64" slack="5"/>
<pin id="193" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln301/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_Block_split28_proc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="5"/>
<pin id="199" dir="0" index="2" bw="64" slack="5"/>
<pin id="200" dir="0" index="3" bw="32" slack="0"/>
<pin id="201" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln275/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="call_ln275_hardware_encoding_entry7_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="64" slack="0"/>
<pin id="208" dir="0" index="3" bw="64" slack="0"/>
<pin id="209" dir="0" index="4" bw="64" slack="0"/>
<pin id="210" dir="0" index="5" bw="64" slack="0"/>
<pin id="211" dir="0" index="6" bw="64" slack="0"/>
<pin id="212" dir="0" index="7" bw="64" slack="0"/>
<pin id="213" dir="0" index="8" bw="64" slack="0"/>
<pin id="214" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln275/1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_channel_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="3"/>
<pin id="222" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="226" class="1005" name="compress_size_0_c_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="3"/>
<pin id="228" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="compress_size_0_c "/>
</bind>
</comp>

<comp id="232" class="1005" name="input_size_c_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="input_size_c "/>
</bind>
</comp>

<comp id="238" class="1005" name="lzw_size_c_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="lzw_size_c "/>
</bind>
</comp>

<comp id="244" class="1005" name="output_c_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_c "/>
</bind>
</comp>

<comp id="250" class="1005" name="s1_c_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="s1_c "/>
</bind>
</comp>

<comp id="256" class="1005" name="input_stream_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_stream "/>
</bind>
</comp>

<comp id="262" class="1005" name="inputsize_stream_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputsize_stream "/>
</bind>
</comp>

<comp id="268" class="1005" name="output_stream_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="3"/>
<pin id="270" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="output_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="162" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="217"><net_src comp="156" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="218"><net_src comp="150" pin="2"/><net_sink comp="204" pin=3"/></net>

<net id="219"><net_src comp="144" pin="2"/><net_sink comp="204" pin=4"/></net>

<net id="223"><net_src comp="108" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="187" pin=3"/></net>

<net id="229"><net_src comp="112" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="168" pin=5"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="235"><net_src comp="116" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="204" pin=8"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="177" pin=5"/></net>

<net id="241"><net_src comp="120" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="204" pin=7"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="247"><net_src comp="124" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="204" pin=6"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="253"><net_src comp="128" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="259"><net_src comp="132" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="265"><net_src comp="136" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="271"><net_src comp="140" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="187" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: HP3 | {6 7 }
	Port: HP0 | {6 7 }
 - Input state : 
	Port: hardware_encoding : HP1 | {2 3 }
	Port: hardware_encoding : s1 | {1 }
	Port: hardware_encoding : output_r | {1 }
	Port: hardware_encoding : lzw_size | {1 }
	Port: hardware_encoding : input_size | {1 }
  - Chain level:
	State 1
		call_ln275 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |            grp_computing_fu_168            |   126   |  8.603  |   1524  |   5823  |
|          |            grp_read_input_fu_177           |    0    |    0    |   261   |   239   |
|   call   |           grp_write_output_fu_187          |    0    |  0.489  |   159   |    77   |
|          |        grp_Block_split28_proc_fu_196       |    0    |  0.489  |    64   |    0    |
|          | call_ln275_hardware_encoding_entry7_fu_204 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |         input_size_read_read_fu_144        |    0    |    0    |    0    |    0    |
|   read   |          lzw_size_read_read_fu_150         |    0    |    0    |    0    |    0    |
|          |           output_read_read_fu_156          |    0    |    0    |    0    |    0    |
|          |             s1_read_read_fu_162            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |   126   |  9.581  |   2008  |   6139  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|compress_size_0_c_reg_226|   32   |
|   input_size_c_reg_232  |   64   |
|   input_stream_reg_256  |    8   |
| inputsize_stream_reg_262|   32   |
|    lzw_size_c_reg_238   |   64   |
|     output_c_reg_244    |   64   |
|  output_stream_reg_268  |   16   |
|    p_channel_reg_220    |   32   |
|       s1_c_reg_250      |   64   |
+-------------------------+--------+
|          Total          |   376  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   126  |    9   |  2008  |  6139  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   376  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   126  |    9   |  2384  |  6139  |
+-----------+--------+--------+--------+--------+
