// Seed: 2261263906
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(id_4)
  );
  assign id_5 = id_2;
  wire id_7 = !1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    output uwire id_7,
    input wor id_8,
    input wire id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wand id_12,
    input wand id_13
);
  assign id_5 = id_9 != id_10;
  assign id_7 = 1;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
