#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jan 30 14:08:32 2023
# Process ID: 15348
# Current directory: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11620 D:\Xilinx\Project\lab12\FPGALab-RISC-V-CPU-design\lab12.xpr
# Log file: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/vivado.log
# Journal file: D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design\vivado.jou
# Running On: Jusen, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
catch { config_ip_cache -export [get_ips -all dRAM] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
reset_run dRAM_synth_1
launch_runs dRAM_synth_1 -jobs 8
wait_on_run dRAM_synth_1
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
catch { config_ip_cache -export [get_ips -all dRAM] }
catch { [ delete_ip_run [get_ips -all dRAM] ] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
catch { config_ip_cache -export [get_ips -all dRAM] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
catch { config_ip_cache -export [get_ips -all dRAM] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
launch_runs dRAM_synth_1 -jobs 8
wait_on_run dRAM_synth_1
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
catch { config_ip_cache -export [get_ips -all dRAM] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
reset_run dRAM_synth_1
launch_runs dRAM_synth_1 -jobs 8
wait_on_run dRAM_synth_1
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
catch { config_ip_cache -export [get_ips -all dRAM] }
catch { [ delete_ip_run [get_ips -all dRAM] ] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/software/main_d.coe}] [get_ips dRAM]
generate_target all [get_files  D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
catch { config_ip_cache -export [get_ips -all dRAM] }
export_ip_user_files -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci]
export_simulation -of_objects [get_files D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/ip/dRAM/dRAM.xci] -directory D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files -ipstatic_source_dir D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/modelsim} {questa=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/questa} {riviera=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.runs/impl_1/mainDesign.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
