

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3'
================================================================
* Date:           Sun Feb  5 17:00:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  39.975 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_182_2_VITIS_LOOP_184_3  |        ?|        ?|         7|          4|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    4716|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    41|        0|     914|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     151|    -|
|Register             |        -|     -|      679|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    41|      679|    5781|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U3030  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U3031   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |mul_64ns_66ns_129_1_1_U3032           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    |mul_64ns_66ns_129_1_1_U3033           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  41|  0|  914|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln182_1_fu_275_p2     |         +|   0|  0|    71|          64|           1|
    |add_ln182_4_fu_363_p2     |         +|   0|  0|    18|          11|          11|
    |add_ln182_5_fu_386_p2     |         +|   0|  0|    18|          11|          11|
    |add_ln182_fu_266_p2       |         +|   0|  0|   107|          96|           1|
    |add_ln184_fu_527_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln186_1_fu_445_p2     |         +|   0|  0|    48|          41|          41|
    |add_ln186_2_fu_515_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln186_3_fu_521_p2     |         +|   0|  0|    71|          64|          64|
    |add_ln186_4_fu_629_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln186_fu_435_p2       |         +|   0|  0|    48|          41|          15|
    |empty_1567_fu_255_p2      |         -|   0|  0|    18|          11|          11|
    |p_mid113_fu_345_p2        |         -|   0|  0|    18|          11|          11|
    |sub_ln186_1_fu_509_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln186_2_fu_623_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln186_fu_425_p2       |         -|   0|  0|    47|          40|          40|
    |cmp23_i_fu_226_p2         |      icmp|   0|  0|    29|          64|          64|
    |cmp23_i_mid1_fu_308_p2    |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln182_fu_261_p2      |      icmp|   0|  0|    39|          96|          96|
    |icmp_ln184_fu_281_p2      |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln186_1_fu_645_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln186_fu_559_p2      |      lshr|   0|  0|  1865|         448|         448|
    |select_ln182_4_fu_294_p3  |    select|   0|  0|    63|           1|          64|
    |select_ln182_5_fu_313_p3  |    select|   0|  0|     2|           1|           1|
    |select_ln182_6_fu_378_p3  |    select|   0|  0|    11|           1|          11|
    |select_ln182_fu_286_p3    |    select|   0|  0|    32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  4716|        1835|        1694|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_189_p0            |  14|          3|   64|        192|
    |indvar_flatten_fu_108    |   9|          2|   96|        192|
    |j_19_fu_104              |   9|          2|   64|        128|
    |k_fu_100                 |   9|          2|   32|         64|
    |pnp_iter_address0        |  14|          3|   13|         39|
    |ref_tmp251_address0      |  20|          4|    8|         32|
    |ref_tmp251_d0            |  14|          3|   64|        192|
    |ref_tmp251_we0           |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 151|         32|  353|        866|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln186_2_reg_766                   |  64|   0|   64|          0|
    |add_ln186_3_reg_771                   |  61|   0|   64|          3|
    |add_ln186_4_reg_787                   |  61|   0|   64|          3|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |icmp_ln182_reg_743                    |   1|   0|    1|          0|
    |indvar_flatten_fu_108                 |  96|   0|   96|          0|
    |j_19_fu_104                           |  64|   0|   64|          0|
    |k_fu_100                              |  32|   0|   32|          0|
    |mul_i_reg_797                         |  64|   0|   64|          0|
    |ref_tmp251_addr_1_reg_807             |   8|   0|    8|          0|
    |ref_tmp251_addr_reg_802               |   8|   0|    8|          0|
    |select_ln182_5_reg_747                |   1|   0|    1|          0|
    |select_ln182_5_reg_747_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln186_2_reg_792                 |  64|   0|   64|          0|
    |trunc_ln186_reg_777                   |  64|   0|   64|          0|
    |zext_ln180_1_cast_reg_737             |  32|   0|   64|         32|
    |zext_ln182_cast_reg_732               |  35|   0|   41|          6|
    |zext_ln186_mid2_v_reg_751             |   8|   0|    8|          0|
    |zext_ln188_mid2_v_reg_756             |   8|   0|    8|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 679|   0|  723|         44|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|zext_ln180_1         |   in|   32|     ap_none|                                        zext_ln180_1|        scalar|
|mul_ln180            |   in|   96|     ap_none|                                           mul_ln180|        scalar|
|p_cast239            |   in|   32|     ap_none|                                           p_cast239|        scalar|
|empty                |   in|   11|     ap_none|                                               empty|        scalar|
|trunc_ln182          |   in|   11|     ap_none|                                         trunc_ln182|        scalar|
|zext_ln182           |   in|   35|     ap_none|                                          zext_ln182|        scalar|
|pnp_iter_address0    |  out|   13|   ap_memory|                                            pnp_iter|         array|
|pnp_iter_ce0         |  out|    1|   ap_memory|                                            pnp_iter|         array|
|pnp_iter_q0          |   in|  448|   ap_memory|                                            pnp_iter|         array|
|ref_tmp251_address0  |  out|    8|   ap_memory|                                          ref_tmp251|         array|
|ref_tmp251_ce0       |  out|    1|   ap_memory|                                          ref_tmp251|         array|
|ref_tmp251_we0       |  out|    8|   ap_memory|                                          ref_tmp251|         array|
|ref_tmp251_d0        |  out|   64|   ap_memory|                                          ref_tmp251|         array|
|ref_tmp251_q0        |   in|   64|   ap_memory|                                          ref_tmp251|         array|
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+

