Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_rom_16.v" into library work
Parsing module <tdc_rom_16>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/spi_slave_11.v" into library work
Parsing module <spi_slave_11>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/serial_tx_13.v" into library work
Parsing module <serial_tx_13>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/serial_tx_13.v" Line 14. parameter declaration becomes local in serial_tx_13 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/serial_tx2_14.v" into library work
Parsing module <serial_tx2_14>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/serial_tx2_14.v" Line 17. parameter declaration becomes local in serial_tx2_14 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/serial_rx_12.v" into library work
Parsing module <serial_rx_12>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/serial_rx_12.v" Line 12. parameter declaration becomes local in serial_rx_12 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_rom_17.v" into library work
Parsing module <mems_rom_17>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/FIFO_15.v" into library work
Parsing module <fifo_15>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/cclk_detector_10.v" into library work
Parsing module <cclk_detector_10>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/cclk_detector_10.v" Line 10. parameter declaration becomes local in cclk_detector_10 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_spi_master_5.v" into library work
Parsing module <tdc_spi_master_5>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_spi_master_5.v" Line 21. parameter declaration becomes local in tdc_spi_master_5 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_control_4.v" into library work
Parsing module <tdc_control_4>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/my_clk_9.v" into library work
Parsing module <my_clk_9>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/my_clk_9.v" Line 14. parameter declaration becomes local in my_clk_9 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/my_clk_8.v" into library work
Parsing module <my_clk_8>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/my_clk_8.v" Line 14. parameter declaration becomes local in my_clk_8 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_spi_7.v" into library work
Parsing module <mems_spi_7>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_spi_7.v" Line 20. parameter declaration becomes local in mems_spi_7 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_control_6.v" into library work
Parsing module <mems_control_6>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/main_control_2.v" into library work
Parsing module <main_control_2>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/fifo_manager_3.v" into library work
Parsing module <fifo_manager_3>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/avr_interface_1.v" into library work
Parsing module <avr_interface_1>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/avr_interface_1.v" Line 80. parameter declaration becomes local in avr_interface_1 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 570: Port new_data is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 607: Port new_data is not connected to this instance

Elaborating module <mojo_top_0>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 155: Assignment to fake_f2_TDC_START_SIGNAL ignored, since the identifier is never used

Elaborating module <avr_interface_1>.

Elaborating module <cclk_detector_10(CLK_RATE=50000000)>.

Elaborating module <spi_slave_11>.

Elaborating module <serial_rx_12(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_13(CLK_PER_BIT=100)>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 340: Assignment to tx_busy ignored, since the identifier is never used

Elaborating module <main_control_2>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 355: Assignment to f1_ENABLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 357: Assignment to f3_ENABLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 358: Assignment to f4_ENABLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 359: Assignment to f5_ENABLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 360: Assignment to f6_ENABLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 362: Assignment to f1_soft_reset ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 364: Assignment to f3_soft_reset ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 365: Assignment to f4_soft_reset ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 366: Assignment to f5_soft_reset ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 367: Assignment to f6_soft_reset ignored, since the identifier is never used

Elaborating module <fifo_manager_3(BAUD_RATE_PARAM=32'sb0110010,FIFO_WIDTH=6)>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/fifo_manager_3.v" Line 88: Assignment to new_data_FROM_FIFO_TO_SERIAL ignored, since the identifier is never used

Elaborating module <serial_tx2_14(CLK_PER_BIT=32'sb0110010)>.

Elaborating module <fifo_15(FIFO_WIDTH=6)>.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/FIFO_15.v" Line 41: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/FIFO_15.v" Line 43: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/FIFO_15.v" Line 78: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/FIFO_15.v" Line 81: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/fifo_manager_3.v" Line 115: Assignment to w_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 435: Assignment to tx_busy_TDC ignored, since the identifier is never used

Elaborating module <tdc_control_4(SHOOTING_PARAM=32'sb01101111100110)>.

Elaborating module <tdc_rom_16>.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 157: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 201: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 277: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 341: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 370: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 567: Assignment to CHECK_DATA ignored, since the identifier is never used

Elaborating module <tdc_spi_master_5(CLK_DIV=32'sb01000)>.

Elaborating module <mems_control_6>.

Elaborating module <mems_rom_17>.
WARNING:HDLCompiler:872 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_rom_17.v" Line 21: Using initial value of home_step since it is never assigned
WARNING:HDLCompiler:872 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_rom_17.v" Line 22: Using initial value of home_bias since it is never assigned
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_rom_17.v" Line 15: Net <rom_data[1][15]> does not have a driver.

Elaborating module <mems_spi_7(CLK_DIV=32'sb0111110100)>.

Elaborating module <my_clk_8(CLK_DIV=32'sb0100)>.

Elaborating module <my_clk_9(CLK_DIV=32'sb01111000001)>.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 200: Net <tx_data[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 201: Net <new_tx_data> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <SERIAL_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 323: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 323: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 323: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 323: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f1_tdc_enable> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f3_tdc_enable> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f4_tdc_enable> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f5_tdc_enable> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f6_tdc_enable> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f1_soft_reset> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f3_soft_reset> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f4_soft_reset> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f5_soft_reset> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 346: Output port <f6_soft_reset> of the instance <main_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 373: Output port <tx_busy_TDC> of the instance <fifo_manager> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 548: Output port <CHECK_DATA> of the instance <f2_tdc_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 570: Output port <new_data> of the instance <f2_tdc_spi_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mojo_top_0.v" line 607: Output port <new_data> of the instance <f2_mems_spi_master> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <new_tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <avr_interface_1>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/avr_interface_1.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <block_q>.
    Found 1-bit register for signal <busy_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 106
    Found 1-bit tristate buffer for signal <spi_miso> created at line 107
    Found 1-bit tristate buffer for signal <tx> created at line 108
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface_1> synthesized.

Synthesizing Unit <cclk_detector_10>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/cclk_detector_10.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_3_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector_10> synthesized.

Synthesizing Unit <spi_slave_11>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/spi_slave_11.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_4_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave_11> synthesized.

Synthesizing Unit <serial_rx_12>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/serial_rx_12.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_5_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_5_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_12> synthesized.

Synthesizing Unit <serial_tx_13>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/serial_tx_13.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
INFO:Xst:1799 - State 10 is never reached in FSM <state_q>.
INFO:Xst:1799 - State 11 is never reached in FSM <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_13> synthesized.

Synthesizing Unit <main_control_2>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/main_control_2.v".
    Found 1-bit register for signal <tdc_enable_q>.
    Found 20-bit register for signal <countr_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <pause_q>.
    Found 1-bit register for signal <go_home_q>.
    Found 20-bit adder for signal <countr_q[19]_GND_13_o_add_5_OUT> created at line 100.
    Found 4x1-bit Read Only RAM for signal <state_q[1]_f1_soft_reset_Mux_17_o>
    Found 4x1-bit Read Only RAM for signal <state_q[1]_GND_14_o_Mux_18_o>
    Found 2-bit 3-to-1 multiplexer for signal <state_d> created at line 72.
WARNING:Xst:737 - Found 1-bit latch for signal <f2_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state_q> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   5 Multiplexer(s).
Unit <main_control_2> synthesized.

Synthesizing Unit <fifo_manager_3>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/fifo_manager_3.v".
        BAUD_RATE_PARAM = 50
        FIFO_WIDTH = 6
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/fifo_manager_3.v" line 104: Output port <fifo_counter> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/fifo_manager_3.v" line 104: Output port <buf_full> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wr_en_q>.
    Found 48-bit register for signal <data_TO_FIFO_q>.
    Found 1-bit register for signal <new_data_FROM_FIFO_TO_SERIAL_q>.
    Found 6-bit register for signal <delay_q>.
    Found 6-bit adder for signal <delay_q[5]_GND_20_o_add_2_OUT> created at line 180.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <fifo_manager_3> synthesized.

Synthesizing Unit <serial_tx2_14>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/serial_tx2_14.v".
        CLK_PER_BIT = 50
    Found 1-bit register for signal <tx_q>.
    Found 3-bit register for signal <Byte_countr_q>.
    Found 1-bit register for signal <block_q>.
    Found 48-bit register for signal <data_q>.
    Found 7-bit register for signal <bit_ctr_q>.
    Found 6-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_4> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <bit_ctr_q[6]_GND_21_o_add_14_OUT> created at line 81.
    Found 6-bit adder for signal <ctr_q[5]_GND_21_o_add_25_OUT> created at line 91.
    Found 3-bit adder for signal <Byte_countr_q[2]_GND_21_o_add_28_OUT> created at line 98.
    Found 1-bit 48-to-1 multiplexer for signal <bit_ctr_q[5]_X_21_o_Mux_11_o> created at line 77.
    Found 6-bit 4-to-1 multiplexer for signal <ctr_d> created at line 47.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx2_14> synthesized.

Synthesizing Unit <fifo_15>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/FIFO_15.v".
        FIFO_WIDTH = 6
        BUF_SIZE = 64
        BUF_LENGTH = 47
    Found 48-bit register for signal <buf_out>.
    Found 6-bit register for signal <wr_ptr>.
    Found 6-bit register for signal <rd_ptr>.
    Found 7-bit register for signal <fifo_counter>.
    Found 7-bit adder for signal <fifo_counter[6]_GND_22_o_add_2_OUT> created at line 41.
    Found 6-bit adder for signal <wr_ptr[5]_GND_22_o_add_15_OUT> created at line 78.
    Found 6-bit adder for signal <rd_ptr[5]_GND_22_o_add_17_OUT> created at line 81.
    Found 7-bit subtractor for signal <GND_22_o_GND_22_o_sub_4_OUT<6:0>> created at line 43.
    Found 64x48-bit dual-port RAM <Mram_buf_mem> for signal <buf_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo_15> synthesized.

Synthesizing Unit <tdc_control_4>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_control_4.v".
        SHOOTING_PARAM = 7142
    Found 4-bit register for signal <state_q>.
    Found 1-bit register for signal <start_signal_q>.
    Found 32-bit register for signal <data_TO_FIFO_q>.
    Found 1-bit register for signal <wr_en_q>.
    Found 16-bit register for signal <time1_q>.
    Found 16-bit register for signal <calib1_q>.
    Found 16-bit register for signal <calib2_q>.
    Found 16-bit register for signal <calib_diff_q>.
    Found 6-bit register for signal <addr_q>.
    Found 16-bit register for signal <CS_countr_q>.
    Found 4-bit register for signal <Byte_countr_q>.
    Found 1-bit register for signal <CS_END_q>.
    Found 1-bit register for signal <start_q>.
    Found finite state machine <FSM_5> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 50                                             |
    | Inputs             | 15                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <calib2_q[15]_calib1_q[15]_sub_109_OUT> created at line 395.
    Found 16-bit adder for signal <CS_countr_q[15]_GND_23_o_add_52_OUT> created at line 260.
    Found 4-bit adder for signal <Byte_countr_q[3]_GND_23_o_add_91_OUT> created at line 370.
    Found 6-bit adder for signal <addr_q[5]_GND_23_o_add_98_OUT> created at line 387.
WARNING:Xst:737 - Found 1-bit latch for signal <CHECK_DATA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 126 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  53 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tdc_control_4> synthesized.

Synthesizing Unit <tdc_rom_16>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_rom_16.v".
WARNING:Xst:647 - Input <addr<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_q>.
    Found 32x8-bit Read Only RAM for signal <data_d>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <tdc_rom_16> synthesized.

Synthesizing Unit <tdc_spi_master_5>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/tdc_spi_master_5.v".
        CLK_DIV = 8
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 8-bit register for signal <data_out_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_6> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_26_o_add_14_OUT> created at line 86.
    Found 3-bit adder for signal <sck_q[2]_GND_26_o_add_10_OUT> created at line 112.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tdc_spi_master_5> synthesized.

Synthesizing Unit <mems_control_6>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_control_6.v".
    Found 1-bit register for signal <new_line_q>.
    Found 1-bit register for signal <new_frame_q>.
    Found 1-bit register for signal <mems_SPI_start_q>.
    Found 16-bit register for signal <addr_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_7> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <addr_q[15]_GND_27_o_add_97_OUT> created at line 179.
    Found 1-bit 4-to-1 multiplexer for signal <mems_SPI_start_d> created at line 72.
    Found 16-bit 4-to-1 multiplexer for signal <addr_d> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_control_6> synthesized.

Synthesizing Unit <mems_rom_17>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_rom_17.v".
        rom_size = 3201
WARNING:Xst:653 - Signal <rom_data<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rom_data<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <CH_B_q>.
    Found 16-bit register for signal <CH_C_q>.
    Found 16-bit register for signal <CH_D_q>.
    Found 24-bit register for signal <data_q>.
    Found 16-bit register for signal <CH_A_q>.
    Found 16-bit subtractor for signal <CH_A_q[15]_GND_28_o_sub_6_OUT> created at line 59.
    Found 16-bit subtractor for signal <CH_C_q[15]_GND_28_o_sub_12_OUT> created at line 66.
    Found 16-bit subtractor for signal <CH_B_q[15]_GND_28_o_sub_18_OUT> created at line 73.
    Found 16-bit subtractor for signal <CH_D_q[15]_GND_28_o_sub_24_OUT> created at line 80.
    Found 16-bit subtractor for signal <antidata> created at line 118.
    Found 16-bit adder for signal <CH_A_q[15]_GND_28_o_add_7_OUT> created at line 61.
    Found 16-bit adder for signal <CH_C_q[15]_GND_28_o_add_13_OUT> created at line 68.
    Found 16-bit adder for signal <CH_B_q[15]_GND_28_o_add_19_OUT> created at line 75.
    Found 16-bit adder for signal <CH_D_q[15]_GND_28_o_add_25_OUT> created at line 82.
    Found 4096x16-bit Read Only RAM for signal <addrs[11]_X_28_o_wide_mux_33_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[15]_Mux_45_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[14]_Mux_46_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[13]_Mux_47_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[12]_Mux_48_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[11]_Mux_49_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[10]_Mux_50_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[9]_Mux_51_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[8]_Mux_52_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[7]_Mux_53_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[6]_Mux_54_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[5]_Mux_55_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[4]_Mux_56_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[3]_Mux_57_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[2]_Mux_58_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[1]_Mux_59_o> created at line 3328.
    Found 1-bit 4-to-1 multiplexer for signal <addr[2]_CH_D_q[0]_Mux_60_o> created at line 3328.
    Found 16-bit comparator greater for signal <GND_28_o_CH_A_q[15]_LessThan_5_o> created at line 58
    Found 16-bit comparator greater for signal <GND_28_o_CH_C_q[15]_LessThan_11_o> created at line 65
    Found 16-bit comparator greater for signal <GND_28_o_CH_B_q[15]_LessThan_17_o> created at line 72
    Found 16-bit comparator greater for signal <GND_28_o_CH_D_q[15]_LessThan_23_o> created at line 79
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <mems_rom_17> synthesized.

Synthesizing Unit <mems_spi_7>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/mems_spi_7.v".
        CLK_DIV = 500
    Found 24-bit register for signal <data_q>.
    Found 9-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_8> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_29_o_add_12_OUT> created at line 85.
    Found 9-bit adder for signal <sck_q[8]_GND_29_o_add_8_OUT> created at line 107.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_spi_7> synthesized.

Synthesizing Unit <my_clk_8>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/my_clk_8.v".
        CLK_DIV = 4
    Found 1-bit register for signal <my_clk_q>.
    Found 2-bit register for signal <cnt_q>.
    Found 2-bit adder for signal <cnt_d> created at line 22.
    Found 2-bit comparator greater for signal <my_clk_d> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_8> synthesized.

Synthesizing Unit <my_clk_9>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_2/work/planAhead/FEB_2/FEB_2.srcs/sources_1/imports/verilog/my_clk_9.v".
        CLK_DIV = 961
    Found 1-bit register for signal <my_clk_q>.
    Found 10-bit register for signal <cnt_q>.
    Found 10-bit adder for signal <cnt_d> created at line 22.
    Found 10-bit comparator greater for signal <my_clk_d> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_9> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x8-bit single-port Read Only RAM                    : 1
 4096x16-bit single-port Read Only RAM                 : 1
 4x1-bit single-port Read Only RAM                     : 2
 64x48-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 27
 10-bit adder                                          : 2
 16-bit adder                                          : 2
 16-bit addsub                                         : 4
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 4
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 6-bit adder                                           : 5
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 85
 1-bit register                                        : 38
 10-bit register                                       : 3
 16-bit register                                       : 10
 2-bit register                                        : 2
 20-bit register                                       : 1
 24-bit register                                       : 2
 3-bit register                                        : 4
 32-bit register                                       : 1
 4-bit register                                        : 3
 48-bit register                                       : 3
 5-bit register                                        : 2
 6-bit register                                        : 5
 7-bit register                                        : 4
 8-bit register                                        : 6
 9-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 16-bit comparator greater                             : 4
 2-bit comparator greater                              : 1
# Multiplexers                                         : 141
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 4-to-1 multiplexer                              : 17
 1-bit 48-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 22
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 3-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 12
 48-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 14
 6-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 10
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 7
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_10>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector_10> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_15>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <fifo_counter>: 1 register on signal <fifo_counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <buf_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_buf_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 48-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <_n0073>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 48-bit                    |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buf_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <fifo_15> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_manager_3>.
The following registers are absorbed into counter <delay_q>: 1 register on signal <delay_q>.
Unit <fifo_manager_3> synthesized (advanced).

Synthesizing (advanced) Unit <main_control_2>.
INFO:Xst:3231 - The small RAM <Mram_state_q[1]_f1_soft_reset_Mux_17_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state_q>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_state_q[1]_GND_14_o_Mux_18_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state_q>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <main_control_2> synthesized (advanced).

Synthesizing (advanced) Unit <mems_control_6>.
INFO:Xst:3226 - The RAM <mems_rom/Mram_addrs[11]_X_28_o_wide_mux_33_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_d<13:2>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mems_control_6> synthesized (advanced).

Synthesizing (advanced) Unit <mems_spi_7>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <mems_spi_7> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_8>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_8> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_9>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_9> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_12>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_12> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx2_14>.
The following registers are absorbed into counter <Byte_countr_q>: 1 register on signal <Byte_countr_q>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx2_14> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_11>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave_11> synthesized (advanced).

Synthesizing (advanced) Unit <tdc_rom_16>.
INFO:Xst:3231 - The small RAM <Mram_data_d> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_d>        |          |
    -----------------------------------------------------------------------
Unit <tdc_rom_16> synthesized (advanced).

Synthesizing (advanced) Unit <tdc_spi_master_5>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <tdc_spi_master_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x8-bit single-port distributed Read Only RAM        : 1
 4096x16-bit single-port block Read Only RAM           : 1
 4x1-bit single-port distributed Read Only RAM         : 2
 64x48-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 2
 16-bit addsub                                         : 4
 16-bit subtractor                                     : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 13
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 3-bit up counter                                      : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 3
 7-bit up counter                                      : 1
 7-bit updown counter                                  : 1
# Registers                                            : 552
 Flip-Flops                                            : 552
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 16-bit comparator greater                             : 4
 2-bit comparator greater                              : 1
# Multiplexers                                         : 143
 1-bit 2-to-1 multiplexer                              : 40
 1-bit 4-to-1 multiplexer                              : 17
 1-bit 48-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 22
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 3-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 12
 48-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 14
 6-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 7
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <busy_q> (without init value) has a constant value of 0 in block <avr_interface_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_0> is unconnected in block <avr_interface_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_1> is unconnected in block <avr_interface_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_2> is unconnected in block <avr_interface_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_3> is unconnected in block <avr_interface_1>.
WARNING:Xst:1293 - FF/Latch <pause_q> has a constant value of 0 in block <main_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_q> (without init value) has a constant value of 0 in block <serial_tx_13>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <mojo_top_0>, Counter <f2_FCLK/cnt_q> <f2_tdc_ref_clk/cnt_q> are equivalent, XST will keep only <f2_FCLK/cnt_q>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | unreached
 11    | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fifo_manager/serial_tx_TDC/FSM_4> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f2_tdc_control/FSM_5> on signal <state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0101  | 0101
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0010  | 0010
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f2_tdc_spi_master/FSM_6> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f2_mems_control/FSM_7> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f2_mems_spi_master/FSM_8> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <tx_q> (without init value) has a constant value of 1 in block <serial_tx_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctr_q_0> of sequential type is unconnected in block <serial_tx_13>.
WARNING:Xst:2677 - Node <ctr_q_1> of sequential type is unconnected in block <serial_tx_13>.
WARNING:Xst:2677 - Node <ctr_q_2> of sequential type is unconnected in block <serial_tx_13>.
WARNING:Xst:2677 - Node <ctr_q_3> of sequential type is unconnected in block <serial_tx_13>.
WARNING:Xst:2677 - Node <ctr_q_4> of sequential type is unconnected in block <serial_tx_13>.
WARNING:Xst:2677 - Node <ctr_q_5> of sequential type is unconnected in block <serial_tx_13>.
WARNING:Xst:2677 - Node <ctr_q_6> of sequential type is unconnected in block <serial_tx_13>.
WARNING:Xst:1710 - FF/Latch <data_TO_FIFO_q_0> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_1> (without init value) has a constant value of 1 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_2> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_3> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_4> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_5> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_6> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_7> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_8> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_9> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_10> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_11> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_12> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_13> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_14> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_15> (without init value) has a constant value of 0 in block <fifo_manager_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/data_q_18> (without init value) has a constant value of 0 in block <mems_control_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mems_rom/data_q_19> (without init value) has a constant value of 1 in block <mems_control_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mems_rom/data_q_22> (without init value) has a constant value of 0 in block <mems_control_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mems_rom/data_q_23> (without init value) has a constant value of 0 in block <mems_control_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/busy_q> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <spi_slave_11> ...

Optimizing unit <serial_rx_12> ...

Optimizing unit <main_control_2> ...

Optimizing unit <fifo_manager_3> ...

Optimizing unit <serial_tx2_14> ...

Optimizing unit <fifo_15> ...

Optimizing unit <tdc_control_4> ...

Optimizing unit <tdc_rom_16> ...

Optimizing unit <tdc_spi_master_5> ...

Optimizing unit <mems_control_6> ...

Optimizing unit <mems_spi_7> ...
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <f2_tdc_control/CHECK_DATA> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <f2_tdc_spi_master/new_data_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <f2_mems_spi_master/new_data_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1710 - FF/Latch <fifo_manager/delay_q_5> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_manager/delay_q_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_manager/delay_q_3> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_manager/delay_q_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f2_tdc_control/Byte_countr_q_3> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f2_tdc_control/Byte_countr_q_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 25.
FlipFlop f2_mems_control/addr_q_2 has been replicated 1 time(s)
FlipFlop f2_mems_spi_master/state_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop f2_tdc_control/state_q_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 573
 Flip-Flops                                            : 573

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1185
#      GND                         : 6
#      INV                         : 13
#      LUT1                        : 67
#      LUT2                        : 131
#      LUT3                        : 146
#      LUT4                        : 178
#      LUT5                        : 98
#      LUT6                        : 237
#      MUXCY                       : 142
#      MUXF7                       : 8
#      VCC                         : 7
#      XORCY                       : 152
# FlipFlops/Latches                : 574
#      FD                          : 105
#      FDCE                        : 67
#      FDE                         : 283
#      FDR                         : 21
#      FDRE                        : 87
#      FDS                         : 2
#      FDSE                        : 8
#      LD                          : 1
# RAMS                             : 52
#      RAM64X1D                    : 48
#      RAMB16BWER                  : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 8
#      OBUF                        : 11
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             574  out of  11440     5%  
 Number of Slice LUTs:                  966  out of   5720    16%  
    Number used as Logic:               870  out of   5720    15%  
    Number used as Memory:               96  out of   1440     6%  
       Number used as RAM:               96

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1126
   Number with an unused Flip Flop:     552  out of   1126    49%  
   Number with an unused LUT:           160  out of   1126    14%  
   Number of fully used LUT-FF pairs:   414  out of   1126    36%  
   Number of unique control sets:        57

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  26  out of    102    25%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
main_control/state_q_0             | NONE(main_control/f2_soft_reset)| 1     |
clk                                | BUFGP                           | 561   |
f2_mems_control/addr_q_0           | BUFG                            | 64    |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.731ns (Maximum Frequency: 148.566MHz)
   Minimum input arrival time before clock: 8.211ns
   Maximum output required time after clock: 6.126ns
   Maximum combinational path delay: 6.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.731ns (frequency: 148.566MHz)
  Total number of paths / destination ports: 15119 / 1619
-------------------------------------------------------------------------
Delay:               6.731ns (Levels of Logic = 6)
  Source:            f2_mems_control/addr_q_13 (FF)
  Destination:       f2_mems_control_mems_rom/Mram_addrs[11]_X_28_o_wide_mux_33_OUT4 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_28_o_wide_mux_33_OUT4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.525   1.267  addr_q_13 (addr_q_13)
     begin scope: 'f2_mems_control/mems_rom:addr<13>'
     LUT6:I3->O            1   0.235   0.790  Mmux_done11 (Mmux_done1)
     LUT5:I3->O            2   0.250   0.726  Mmux_done13 (rom_scan_is_done)
     end scope: 'f2_mems_control/mems_rom:rom_scan_is_done'
     LUT5:I4->O           15   0.254   1.155  Mmux_addr_d1101 (Mmux_addr_d110)
     LUT4:I3->O            6   0.254   0.875  Mmux_addr_d91 (addr_d<2>)
     end scope: 'f2_mems_control:addr_d<2>'
     begin scope: 'f2_mems_control_mems_rom:addr_d<2>'
     RAMB16BWER:ADDRA2         0.400          Mram_addrs[11]_X_28_o_wide_mux_33_OUT1
    ----------------------------------------
    Total                      6.731ns (1.918ns logic, 4.813ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f2_mems_control/addr_q_0'
  Clock period: 6.645ns (frequency: 150.495MHz)
  Total number of paths / destination ports: 10952 / 64
-------------------------------------------------------------------------
Delay:               6.645ns (Levels of Logic = 20)
  Source:            f2_mems_control/mems_rom/CH_B_q_4 (FF)
  Destination:       f2_mems_control/mems_rom/CH_B_q_15 (FF)
  Source Clock:      f2_mems_control/addr_q_0 rising
  Destination Clock: f2_mems_control/addr_q_0 rising

  Data Path: f2_mems_control/mems_rom/CH_B_q_4 to f2_mems_control/mems_rom/CH_B_q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  CH_B_q_4 (CH_B_q_4)
     LUT6:I0->O            1   0.254   0.682  GND_28_o_CH_B_q[15]_LessThan_17_o21 (GND_28_o_CH_B_q[15]_LessThan_17_o2)
     LUT6:I5->O           17   0.254   1.209  GND_28_o_CH_B_q[15]_LessThan_17_o22 (GND_28_o_CH_B_q[15]_LessThan_17_o21)
     LUT6:I5->O            1   0.254   0.681  GND_28_o_CH_B_q[15]_LessThan_17_o23 (GND_28_o_CH_B_q[15]_LessThan_17_o3)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<0> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<1> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<2> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<3> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<4> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<5> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<6> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<7> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<8> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<9> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<10> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<11> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<12> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<13> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<14> (Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_cy<14>)
     XORCY:CI->O           1   0.206   0.682  Maddsub_CH_B_q[15]_CH_B_q[15]_mux_21_OUT_xor<15> (CH_B_q[15]_CH_B_q[15]_mux_21_OUT<15>)
     LUT3:I2->O            1   0.254   0.000  Mmux__n339971 (_n3399<15>)
     FDE:D                     0.074          CH_B_q_15
    ----------------------------------------
    Total                      6.645ns (2.170ns logic, 4.475ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 336 / 314
-------------------------------------------------------------------------
Offset:              8.211ns (Levels of Logic = 8)
  Source:            rst_n (PAD)
  Destination:       f2_mems_control_mems_rom/Mram_addrs[11]_X_28_o_wide_mux_33_OUT4 (RAM)
  Destination Clock: clk rising

  Data Path: rst_n to f2_mems_control_mems_rom/Mram_addrs[11]_X_28_o_wide_mux_33_OUT4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.328   1.925  rst_n_IBUF (rst_inv)
     begin scope: 'f2_mems_control:rst_inv'
     begin scope: 'f2_mems_control/mems_rom:rst_inv'
     LUT6:I0->O            1   0.254   0.790  Mmux_done11 (Mmux_done1)
     LUT5:I3->O            2   0.250   0.726  Mmux_done13 (rom_scan_is_done)
     end scope: 'f2_mems_control/mems_rom:rom_scan_is_done'
     LUT5:I4->O           15   0.254   1.155  Mmux_addr_d1101 (Mmux_addr_d110)
     LUT4:I3->O            6   0.254   0.875  Mmux_addr_d91 (addr_d<2>)
     end scope: 'f2_mems_control:addr_d<2>'
     begin scope: 'f2_mems_control_mems_rom:addr_d<2>'
     RAMB16BWER:ADDRA2         0.400          Mram_addrs[11]_X_28_o_wide_mux_33_OUT1
    ----------------------------------------
    Total                      8.211ns (2.740ns logic, 5.471ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 22 / 17
-------------------------------------------------------------------------
Offset:              6.126ns (Levels of Logic = 3)
  Source:            f2_mems_spi_master/state_q_FSM_FFd2 (FF)
  Destination:       f2_MEMS_SPI_CLOCK (PAD)
  Source Clock:      clk rising

  Data Path: f2_mems_spi_master/state_q_FSM_FFd2 to f2_MEMS_SPI_CLOCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             46   0.525   1.754  state_q_FSM_FFd2 (state_q_FSM_FFd2)
     LUT3:I2->O            1   0.254   0.681  _n0147_inv111 (sck)
     end scope: 'f2_mems_spi_master:sck'
     OBUF:I->O                 2.912          f2_MEMS_SPI_CLOCK_OBUF (f2_MEMS_SPI_CLOCK)
    ----------------------------------------
    Total                      6.126ns (3.691ns logic, 2.435ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 4)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  spi_ss_IBUF (spi_ss_IBUF)
     begin scope: 'avr_interface:spi_ss'
     LUT2:I0->O            1   0.250   0.681  ready_spi_ss_AND_3_o_inv1 (ready_spi_ss_AND_3_o_inv)
     end scope: 'avr_interface:ready_spi_ss_AND_3_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.005ns (4.490ns logic, 1.515ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    6.731|         |         |         |
f2_mems_control/addr_q_0|    3.300|         |         |         |
main_control/state_q_0  |    3.830|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock f2_mems_control/addr_q_0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    5.505|         |         |         |
f2_mems_control/addr_q_0|    6.645|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock main_control/state_q_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.963|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 62.67 secs
 
--> 


Total memory usage is 473844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  110 (   0 filtered)
Number of infos    :   31 (   0 filtered)

