=====
SETUP
0.005
7.147
7.152
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/n68_s2
2.836
3.046
i2s_tx/n147_s4
3.178
3.595
i2s_tx/dacdat_s1
7.147
=====
SETUP
3.306
8.745
12.050
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n13_s0
8.332
8.745
i2s_tx/daclrc_pose_s0
8.745
=====
SETUP
3.335
8.717
12.052
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n15_s0
8.348
8.717
i2s_tx/daclrc_nege_s0
8.717
=====
SETUP
4.911
3.275
8.186
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_0_s0
2.135
2.441
i2s_tx/dacfifo_rddata_r0_0_s0
3.275
=====
SETUP
4.940
3.245
8.186
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_4_s0
2.127
2.433
i2s_tx/dacfifo_rddata_r0_4_s0
3.245
=====
SETUP
4.983
3.195
8.178
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_16_s0
2.135
2.441
i2s_tx/dacfifo_rddata_r0_16_s0
3.195
=====
SETUP
4.984
3.201
8.186
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_5_s0
2.127
2.433
i2s_tx/dacfifo_rddata_r0_5_s0
3.201
=====
SETUP
4.998
3.187
8.186
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_7_s0
2.127
2.433
i2s_tx/dacfifo_rddata_r0_7_s0
3.187
=====
SETUP
3.258
3.872
7.130
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/n68_s2
2.836
3.046
i2s_tx/n73_s1
3.451
3.872
i2s_tx/bit_cnt_2_s1
3.872
=====
SETUP
3.258
3.872
7.130
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/n68_s2
2.836
3.046
i2s_tx/n72_s1
3.451
3.872
i2s_tx/bit_cnt_3_s1
3.872
=====
SETUP
3.310
3.820
7.130
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/n68_s2
2.836
3.046
i2s_tx/n70_s1
3.451
3.820
i2s_tx/bit_cnt_5_s1
3.820
=====
SETUP
3.347
3.783
7.130
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/n68_s2
2.836
3.046
i2s_tx/n69_s1
3.451
3.783
i2s_tx/bit_cnt_6_s1
3.783
=====
SETUP
3.347
3.783
7.130
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/n68_s2
2.836
3.046
i2s_tx/n68_s1
3.451
3.783
i2s_tx/bit_cnt_7_s1
3.783
=====
SETUP
3.558
3.566
7.124
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/state_1_s4
2.728
3.149
i2s_tx/n138_s10
3.153
3.566
i2s_tx/state_0_s3
3.566
=====
SETUP
3.558
3.566
7.124
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/state_1_s4
2.728
3.149
i2s_tx/n137_s9
3.153
3.566
i2s_tx/state_1_s6
3.566
=====
SETUP
3.563
3.369
6.932
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.136
2.442
i2s_tx/bit_cnt_7_s3
2.572
2.993
i2s_tx/bit_cnt_2_s1
3.369
=====
SETUP
3.563
3.369
6.932
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.136
2.442
i2s_tx/bit_cnt_7_s3
2.572
2.993
i2s_tx/bit_cnt_3_s1
3.369
=====
SETUP
3.563
3.369
6.932
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.136
2.442
i2s_tx/bit_cnt_7_s3
2.572
2.993
i2s_tx/bit_cnt_5_s1
3.369
=====
SETUP
3.563
3.369
6.932
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.136
2.442
i2s_tx/bit_cnt_7_s3
2.572
2.993
i2s_tx/bit_cnt_6_s1
3.369
=====
SETUP
3.563
3.369
6.932
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.136
2.442
i2s_tx/bit_cnt_7_s3
2.572
2.993
i2s_tx/bit_cnt_7_s1
3.369
=====
SETUP
3.587
3.545
7.132
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/n68_s2
2.836
3.046
i2s_tx/n146_s6
3.176
3.545
i2s_tx/bit_cnt_0_s1
3.545
=====
SETUP
3.746
3.386
7.132
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/n68_s2
2.836
3.046
i2s_tx/n74_s1
3.176
3.386
i2s_tx/bit_cnt_1_s1
3.386
=====
SETUP
3.784
3.149
6.934
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.136
2.442
i2s_tx/bit_cnt_7_s3
2.572
2.993
i2s_tx/bit_cnt_1_s1
3.149
=====
SETUP
3.784
3.149
6.934
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.136
2.442
i2s_tx/bit_cnt_7_s3
2.572
2.993
i2s_tx/bit_cnt_4_s1
3.149
=====
SETUP
4.228
2.904
7.132
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.138
2.444
i2s_tx/n71_s1
2.572
2.904
i2s_tx/bit_cnt_4_s1
2.904
=====
HOLD
-0.773
0.581
1.353
I2S_DACLRC_ibuf
0.000
0.581
i2s_tx/daclrc_r0_s0
0.581
=====
HOLD
0.201
1.522
1.321
clk_ibuf
0.000
0.581
dacfifo_writedata_28_s0
1.285
1.429
i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s
1.522
=====
HOLD
0.201
1.522
1.321
clk_ibuf
0.000
0.581
dacfifo_writedata_27_s0
1.285
1.429
i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s
1.522
=====
HOLD
0.205
1.522
1.317
clk_ibuf
0.000
0.581
dacfifo_writedata_8_s0
1.285
1.429
i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s
1.522
=====
HOLD
0.205
1.526
1.321
clk_ibuf
0.000
0.581
dacfifo_writedata_21_s0
1.289
1.433
i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s
1.526
=====
HOLD
0.205
1.526
1.321
clk_ibuf
0.000
0.581
dacfifo_writedata_16_s0
1.289
1.433
i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s
1.526
=====
HOLD
0.275
1.496
1.221
clk_ibuf
0.000
0.581
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/gen_adder_tree_layer1[0].adder_inst/lbit_out_16_s0
1.274
1.418
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/gen_adder_tree_layer2[0].adder_inst/adder_out0_16_s0
1.496
=====
HOLD
0.275
1.496
1.221
clk_ibuf
0.000
0.581
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/gen_adder_tree_layer1[0].adder_inst/lbit_out_17_s0
1.274
1.418
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/gen_adder_tree_layer2[0].adder_inst/adder_out0_17_s0
1.496
=====
HOLD
0.275
1.575
1.300
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/bit_cnt_2_s1
1.275
1.416
i2s_rx/n406_s7
1.422
1.575
i2s_rx/bit_cnt_2_s1
1.575
=====
HOLD
0.275
1.578
1.303
clk_ibuf
0.000
0.581
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/ram_data_addra_0_s4
1.278
1.419
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/n128_s5
1.425
1.578
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/ram_data_addra_0_s4
1.578
=====
HOLD
0.275
1.600
1.325
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/Trans_Done_s2
1.300
1.441
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n484_s14
1.447
1.600
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/Trans_Done_s2
1.600
=====
HOLD
0.275
1.602
1.327
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/i2c_sclk_s0
1.302
1.443
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n502_s18
1.449
1.602
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/i2c_sclk_s0
1.602
=====
HOLD
0.275
1.602
1.327
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4
1.302
1.443
WM8960_Init/I2C_Init_Dev/i2c_control/n293_s11
1.449
1.602
WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4
1.602
=====
HOLD
0.275
1.598
1.323
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1
1.298
1.439
WM8960_Init/I2C_Init_Dev/i2c_control/n274_s7
1.445
1.598
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1
1.598
=====
HOLD
0.275
1.598
1.323
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0
1.298
1.439
WM8960_Init/I2C_Init_Dev/i2c_control/n257_s7
1.445
1.598
WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0
1.598
=====
HOLD
0.275
1.597
1.322
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/wrreg_req_s5
1.297
1.438
WM8960_Init/I2C_Init_Dev/n75_s7
1.444
1.597
WM8960_Init/I2C_Init_Dev/wrreg_req_s5
1.597
=====
HOLD
0.275
1.596
1.321
clk_ibuf
0.000
0.581
WM8960_Init/Delay_Cnt_0_s0
1.296
1.437
WM8960_Init/n24_s2
1.443
1.596
WM8960_Init/Delay_Cnt_0_s0
1.596
=====
HOLD
0.278
1.565
1.287
clk_ibuf
0.000
0.581
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/ram_data_addra_0_s4
1.262
1.403
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/n128_s5
1.412
1.565
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/ram_data_addra_0_s4
1.565
=====
HOLD
0.278
1.574
1.296
clk_ibuf
0.000
0.581
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/cnt_chn_0_s1
1.271
1.412
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/n60_s4
1.421
1.574
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/cnt_chn_0_s1
1.574
=====
HOLD
0.278
1.578
1.300
clk_ibuf
0.000
0.581
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_index_cnt_2_s2
1.275
1.416
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/n557_s3
1.425
1.578
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_index_cnt_2_s2
1.578
=====
HOLD
0.278
1.578
1.300
clk_ibuf
0.000
0.581
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_mem_addr_2_s0
1.275
1.416
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/n508_s2
1.425
1.578
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_mem_addr_2_s0
1.578
=====
HOLD
0.278
1.601
1.323
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_0_s0
1.298
1.439
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n68_s5
1.448
1.601
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_0_s0
1.601
=====
HOLD
0.278
1.603
1.325
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/ack_s4
1.300
1.441
WM8960_Init/I2C_Init_Dev/i2c_control/n242_s15
1.450
1.603
WM8960_Init/I2C_Init_Dev/i2c_control/ack_s4
1.603
=====
HOLD
0.279
6.605
6.326
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/state_1_s6
6.284
6.440
i2s_tx/n137_s9
6.452
6.605
i2s_tx/state_1_s6
6.605
=====
HOLD
0.279
6.609
6.330
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/bit_cnt_0_s1
6.288
6.444
i2s_tx/n146_s6
6.456
6.609
i2s_tx/bit_cnt_0_s1
6.609
