INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab6/Lab6/Lab6.srcs/sources_1/new/LAB6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LAB6
INFO: [VRFC 10-311] analyzing module clock500
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
