

Implementation tool: Xilinx Vivado v.2018.3
Project:             sobel_hls
Solution:            solution3
Device target:       xc7z020clg400-1
Report date:         Wed Jun 26 10:22:40 -0300 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           4540
FF:            4515
DSP:             39
BRAM:             9
SRL:             36
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.922
Timing met
