{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704993860452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704993860453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 22:54:20 2024 " "Processing started: Thu Jan 11 22:54:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704993860453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993860453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b220019cs_arun_4 -c d_Latch " "Command: quartus_map --read_settings_files=on --write_settings_files=off b220019cs_arun_4 -c d_Latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993860453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704993860934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704993860935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b220019cs_arun_4.v 1 1 " "Found 1 design units, including 1 entities, in source file b220019cs_arun_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_Latch " "Found entity 1: d_Latch" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704993869789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b220019cs_arun_4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file b220019cs_arun_4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_Latch_tb " "Found entity 1: d_Latch_tb" {  } { { "b220019cs_arun_4_tb.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704993869791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_Latch " "Elaborating entity \"d_Latch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704993869824 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q b220019cs_arun_4.v(7) " "Verilog HDL Always Construct warning at b220019cs_arun_4.v(7): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704993869826 "|d_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] b220019cs_arun_4.v(7) " "Inferred latch for \"q\[0\]\" at b220019cs_arun_4.v(7)" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869826 "|d_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] b220019cs_arun_4.v(7) " "Inferred latch for \"q\[1\]\" at b220019cs_arun_4.v(7)" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869826 "|d_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] b220019cs_arun_4.v(7) " "Inferred latch for \"q\[2\]\" at b220019cs_arun_4.v(7)" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869826 "|d_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] b220019cs_arun_4.v(7) " "Inferred latch for \"q\[3\]\" at b220019cs_arun_4.v(7)" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869826 "|d_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] b220019cs_arun_4.v(7) " "Inferred latch for \"q\[4\]\" at b220019cs_arun_4.v(7)" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869827 "|d_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] b220019cs_arun_4.v(7) " "Inferred latch for \"q\[5\]\" at b220019cs_arun_4.v(7)" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869827 "|d_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] b220019cs_arun_4.v(7) " "Inferred latch for \"q\[6\]\" at b220019cs_arun_4.v(7)" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869827 "|d_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] b220019cs_arun_4.v(7) " "Inferred latch for \"q\[7\]\" at b220019cs_arun_4.v(7)" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993869827 "|d_Latch"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[0\]\$latch " "Latch q\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704993870136 ""}  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704993870136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[1\]\$latch " "Latch q\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704993870136 ""}  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704993870136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[2\]\$latch " "Latch q\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704993870136 ""}  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704993870136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[3\]\$latch " "Latch q\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704993870137 ""}  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704993870137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[4\]\$latch " "Latch q\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704993870137 ""}  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704993870137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[5\]\$latch " "Latch q\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704993870137 ""}  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704993870137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[6\]\$latch " "Latch q\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704993870137 ""}  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704993870137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[7\]\$latch " "Latch q\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704993870137 ""}  } { { "b220019cs_arun_4.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/b220019cs_arun_4/b220019cs_arun_4.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704993870137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704993870206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704993870620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704993870620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704993870657 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704993870657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704993870657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704993870657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704993870674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 22:54:30 2024 " "Processing ended: Thu Jan 11 22:54:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704993870674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704993870674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704993870674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704993870674 ""}
