
nucleo-H753ZI_TemplateAutoware_Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013cb4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a5c  08013f54  08013f54  00014f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080159b0  080159b0  000169b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000040  080159b8  080159b8  000169b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080159f8  080159f8  000169f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000013ec  24000000  080159fc  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00032140  240013ec  08016de8  000183ec  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2403352c  08016de8  0001852c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000183ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002aa42  00000000  00000000  0001841a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000051e0  00000000  00000000  00042e5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e60  00000000  00000000  00048040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001779  00000000  00000000  00049ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003f269  00000000  00000000  0004b619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002ea2e  00000000  00000000  0008a882  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018ed72  00000000  00000000  000b92b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000076  00000000  00000000  00248022  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000087d0  00000000  00000000  00248098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000080  00000000  00000000  00250868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240013ec 	.word	0x240013ec
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08013f3c 	.word	0x08013f3c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240013f0 	.word	0x240013f0
 80002dc:	08013f3c 	.word	0x08013f3c

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr

08000304 <__aeabi_uldivmod>:
 8000304:	b953      	cbnz	r3, 800031c <__aeabi_uldivmod+0x18>
 8000306:	b94a      	cbnz	r2, 800031c <__aeabi_uldivmod+0x18>
 8000308:	2900      	cmp	r1, #0
 800030a:	bf08      	it	eq
 800030c:	2800      	cmpeq	r0, #0
 800030e:	bf1c      	itt	ne
 8000310:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000314:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000318:	f000 b96a 	b.w	80005f0 <__aeabi_idiv0>
 800031c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000320:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000324:	f000 f806 	bl	8000334 <__udivmoddi4>
 8000328:	f8dd e004 	ldr.w	lr, [sp, #4]
 800032c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000330:	b004      	add	sp, #16
 8000332:	4770      	bx	lr

08000334 <__udivmoddi4>:
 8000334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000338:	9d08      	ldr	r5, [sp, #32]
 800033a:	460c      	mov	r4, r1
 800033c:	2b00      	cmp	r3, #0
 800033e:	d14e      	bne.n	80003de <__udivmoddi4+0xaa>
 8000340:	4694      	mov	ip, r2
 8000342:	458c      	cmp	ip, r1
 8000344:	4686      	mov	lr, r0
 8000346:	fab2 f282 	clz	r2, r2
 800034a:	d962      	bls.n	8000412 <__udivmoddi4+0xde>
 800034c:	b14a      	cbz	r2, 8000362 <__udivmoddi4+0x2e>
 800034e:	f1c2 0320 	rsb	r3, r2, #32
 8000352:	4091      	lsls	r1, r2
 8000354:	fa20 f303 	lsr.w	r3, r0, r3
 8000358:	fa0c fc02 	lsl.w	ip, ip, r2
 800035c:	4319      	orrs	r1, r3
 800035e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000362:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000366:	fa1f f68c 	uxth.w	r6, ip
 800036a:	fbb1 f4f7 	udiv	r4, r1, r7
 800036e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000372:	fb07 1114 	mls	r1, r7, r4, r1
 8000376:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037a:	fb04 f106 	mul.w	r1, r4, r6
 800037e:	4299      	cmp	r1, r3
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x64>
 8000382:	eb1c 0303 	adds.w	r3, ip, r3
 8000386:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800038a:	f080 8112 	bcs.w	80005b2 <__udivmoddi4+0x27e>
 800038e:	4299      	cmp	r1, r3
 8000390:	f240 810f 	bls.w	80005b2 <__udivmoddi4+0x27e>
 8000394:	3c02      	subs	r4, #2
 8000396:	4463      	add	r3, ip
 8000398:	1a59      	subs	r1, r3, r1
 800039a:	fa1f f38e 	uxth.w	r3, lr
 800039e:	fbb1 f0f7 	udiv	r0, r1, r7
 80003a2:	fb07 1110 	mls	r1, r7, r0, r1
 80003a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003aa:	fb00 f606 	mul.w	r6, r0, r6
 80003ae:	429e      	cmp	r6, r3
 80003b0:	d90a      	bls.n	80003c8 <__udivmoddi4+0x94>
 80003b2:	eb1c 0303 	adds.w	r3, ip, r3
 80003b6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80003ba:	f080 80fc 	bcs.w	80005b6 <__udivmoddi4+0x282>
 80003be:	429e      	cmp	r6, r3
 80003c0:	f240 80f9 	bls.w	80005b6 <__udivmoddi4+0x282>
 80003c4:	4463      	add	r3, ip
 80003c6:	3802      	subs	r0, #2
 80003c8:	1b9b      	subs	r3, r3, r6
 80003ca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ce:	2100      	movs	r1, #0
 80003d0:	b11d      	cbz	r5, 80003da <__udivmoddi4+0xa6>
 80003d2:	40d3      	lsrs	r3, r2
 80003d4:	2200      	movs	r2, #0
 80003d6:	e9c5 3200 	strd	r3, r2, [r5]
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	428b      	cmp	r3, r1
 80003e0:	d905      	bls.n	80003ee <__udivmoddi4+0xba>
 80003e2:	b10d      	cbz	r5, 80003e8 <__udivmoddi4+0xb4>
 80003e4:	e9c5 0100 	strd	r0, r1, [r5]
 80003e8:	2100      	movs	r1, #0
 80003ea:	4608      	mov	r0, r1
 80003ec:	e7f5      	b.n	80003da <__udivmoddi4+0xa6>
 80003ee:	fab3 f183 	clz	r1, r3
 80003f2:	2900      	cmp	r1, #0
 80003f4:	d146      	bne.n	8000484 <__udivmoddi4+0x150>
 80003f6:	42a3      	cmp	r3, r4
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0xcc>
 80003fa:	4290      	cmp	r0, r2
 80003fc:	f0c0 80f0 	bcc.w	80005e0 <__udivmoddi4+0x2ac>
 8000400:	1a86      	subs	r6, r0, r2
 8000402:	eb64 0303 	sbc.w	r3, r4, r3
 8000406:	2001      	movs	r0, #1
 8000408:	2d00      	cmp	r5, #0
 800040a:	d0e6      	beq.n	80003da <__udivmoddi4+0xa6>
 800040c:	e9c5 6300 	strd	r6, r3, [r5]
 8000410:	e7e3      	b.n	80003da <__udivmoddi4+0xa6>
 8000412:	2a00      	cmp	r2, #0
 8000414:	f040 8090 	bne.w	8000538 <__udivmoddi4+0x204>
 8000418:	eba1 040c 	sub.w	r4, r1, ip
 800041c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	2101      	movs	r1, #1
 8000426:	fbb4 f6f8 	udiv	r6, r4, r8
 800042a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800042e:	fb08 4416 	mls	r4, r8, r6, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb07 f006 	mul.w	r0, r7, r6
 800043a:	4298      	cmp	r0, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x11c>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x11a>
 8000448:	4298      	cmp	r0, r3
 800044a:	f200 80cd 	bhi.w	80005e8 <__udivmoddi4+0x2b4>
 800044e:	4626      	mov	r6, r4
 8000450:	1a1c      	subs	r4, r3, r0
 8000452:	fa1f f38e 	uxth.w	r3, lr
 8000456:	fbb4 f0f8 	udiv	r0, r4, r8
 800045a:	fb08 4410 	mls	r4, r8, r0, r4
 800045e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000462:	fb00 f707 	mul.w	r7, r0, r7
 8000466:	429f      	cmp	r7, r3
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x148>
 800046a:	eb1c 0303 	adds.w	r3, ip, r3
 800046e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000472:	d202      	bcs.n	800047a <__udivmoddi4+0x146>
 8000474:	429f      	cmp	r7, r3
 8000476:	f200 80b0 	bhi.w	80005da <__udivmoddi4+0x2a6>
 800047a:	4620      	mov	r0, r4
 800047c:	1bdb      	subs	r3, r3, r7
 800047e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000482:	e7a5      	b.n	80003d0 <__udivmoddi4+0x9c>
 8000484:	f1c1 0620 	rsb	r6, r1, #32
 8000488:	408b      	lsls	r3, r1
 800048a:	fa22 f706 	lsr.w	r7, r2, r6
 800048e:	431f      	orrs	r7, r3
 8000490:	fa20 fc06 	lsr.w	ip, r0, r6
 8000494:	fa04 f301 	lsl.w	r3, r4, r1
 8000498:	ea43 030c 	orr.w	r3, r3, ip
 800049c:	40f4      	lsrs	r4, r6
 800049e:	fa00 f801 	lsl.w	r8, r0, r1
 80004a2:	0c38      	lsrs	r0, r7, #16
 80004a4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004a8:	fbb4 fef0 	udiv	lr, r4, r0
 80004ac:	fa1f fc87 	uxth.w	ip, r7
 80004b0:	fb00 441e 	mls	r4, r0, lr, r4
 80004b4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004b8:	fb0e f90c 	mul.w	r9, lr, ip
 80004bc:	45a1      	cmp	r9, r4
 80004be:	fa02 f201 	lsl.w	r2, r2, r1
 80004c2:	d90a      	bls.n	80004da <__udivmoddi4+0x1a6>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80004ca:	f080 8084 	bcs.w	80005d6 <__udivmoddi4+0x2a2>
 80004ce:	45a1      	cmp	r9, r4
 80004d0:	f240 8081 	bls.w	80005d6 <__udivmoddi4+0x2a2>
 80004d4:	f1ae 0e02 	sub.w	lr, lr, #2
 80004d8:	443c      	add	r4, r7
 80004da:	eba4 0409 	sub.w	r4, r4, r9
 80004de:	fa1f f983 	uxth.w	r9, r3
 80004e2:	fbb4 f3f0 	udiv	r3, r4, r0
 80004e6:	fb00 4413 	mls	r4, r0, r3, r4
 80004ea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ee:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f2:	45a4      	cmp	ip, r4
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x1d2>
 80004f6:	193c      	adds	r4, r7, r4
 80004f8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004fc:	d267      	bcs.n	80005ce <__udivmoddi4+0x29a>
 80004fe:	45a4      	cmp	ip, r4
 8000500:	d965      	bls.n	80005ce <__udivmoddi4+0x29a>
 8000502:	3b02      	subs	r3, #2
 8000504:	443c      	add	r4, r7
 8000506:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800050a:	fba0 9302 	umull	r9, r3, r0, r2
 800050e:	eba4 040c 	sub.w	r4, r4, ip
 8000512:	429c      	cmp	r4, r3
 8000514:	46ce      	mov	lr, r9
 8000516:	469c      	mov	ip, r3
 8000518:	d351      	bcc.n	80005be <__udivmoddi4+0x28a>
 800051a:	d04e      	beq.n	80005ba <__udivmoddi4+0x286>
 800051c:	b155      	cbz	r5, 8000534 <__udivmoddi4+0x200>
 800051e:	ebb8 030e 	subs.w	r3, r8, lr
 8000522:	eb64 040c 	sbc.w	r4, r4, ip
 8000526:	fa04 f606 	lsl.w	r6, r4, r6
 800052a:	40cb      	lsrs	r3, r1
 800052c:	431e      	orrs	r6, r3
 800052e:	40cc      	lsrs	r4, r1
 8000530:	e9c5 6400 	strd	r6, r4, [r5]
 8000534:	2100      	movs	r1, #0
 8000536:	e750      	b.n	80003da <__udivmoddi4+0xa6>
 8000538:	f1c2 0320 	rsb	r3, r2, #32
 800053c:	fa20 f103 	lsr.w	r1, r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa24 f303 	lsr.w	r3, r4, r3
 8000548:	4094      	lsls	r4, r2
 800054a:	430c      	orrs	r4, r1
 800054c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000550:	fa00 fe02 	lsl.w	lr, r0, r2
 8000554:	fa1f f78c 	uxth.w	r7, ip
 8000558:	fbb3 f0f8 	udiv	r0, r3, r8
 800055c:	fb08 3110 	mls	r1, r8, r0, r3
 8000560:	0c23      	lsrs	r3, r4, #16
 8000562:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000566:	fb00 f107 	mul.w	r1, r0, r7
 800056a:	4299      	cmp	r1, r3
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x24c>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000576:	d22c      	bcs.n	80005d2 <__udivmoddi4+0x29e>
 8000578:	4299      	cmp	r1, r3
 800057a:	d92a      	bls.n	80005d2 <__udivmoddi4+0x29e>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1a5b      	subs	r3, r3, r1
 8000582:	b2a4      	uxth	r4, r4
 8000584:	fbb3 f1f8 	udiv	r1, r3, r8
 8000588:	fb08 3311 	mls	r3, r8, r1, r3
 800058c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000590:	fb01 f307 	mul.w	r3, r1, r7
 8000594:	42a3      	cmp	r3, r4
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x276>
 8000598:	eb1c 0404 	adds.w	r4, ip, r4
 800059c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80005a0:	d213      	bcs.n	80005ca <__udivmoddi4+0x296>
 80005a2:	42a3      	cmp	r3, r4
 80005a4:	d911      	bls.n	80005ca <__udivmoddi4+0x296>
 80005a6:	3902      	subs	r1, #2
 80005a8:	4464      	add	r4, ip
 80005aa:	1ae4      	subs	r4, r4, r3
 80005ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005b0:	e739      	b.n	8000426 <__udivmoddi4+0xf2>
 80005b2:	4604      	mov	r4, r0
 80005b4:	e6f0      	b.n	8000398 <__udivmoddi4+0x64>
 80005b6:	4608      	mov	r0, r1
 80005b8:	e706      	b.n	80003c8 <__udivmoddi4+0x94>
 80005ba:	45c8      	cmp	r8, r9
 80005bc:	d2ae      	bcs.n	800051c <__udivmoddi4+0x1e8>
 80005be:	ebb9 0e02 	subs.w	lr, r9, r2
 80005c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80005c6:	3801      	subs	r0, #1
 80005c8:	e7a8      	b.n	800051c <__udivmoddi4+0x1e8>
 80005ca:	4631      	mov	r1, r6
 80005cc:	e7ed      	b.n	80005aa <__udivmoddi4+0x276>
 80005ce:	4603      	mov	r3, r0
 80005d0:	e799      	b.n	8000506 <__udivmoddi4+0x1d2>
 80005d2:	4630      	mov	r0, r6
 80005d4:	e7d4      	b.n	8000580 <__udivmoddi4+0x24c>
 80005d6:	46d6      	mov	lr, sl
 80005d8:	e77f      	b.n	80004da <__udivmoddi4+0x1a6>
 80005da:	4463      	add	r3, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e74d      	b.n	800047c <__udivmoddi4+0x148>
 80005e0:	4606      	mov	r6, r0
 80005e2:	4623      	mov	r3, r4
 80005e4:	4608      	mov	r0, r1
 80005e6:	e70f      	b.n	8000408 <__udivmoddi4+0xd4>
 80005e8:	3e02      	subs	r6, #2
 80005ea:	4463      	add	r3, ip
 80005ec:	e730      	b.n	8000450 <__udivmoddi4+0x11c>
 80005ee:	bf00      	nop

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	@ 0x28
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005fa:	f107 031c 	add.w	r3, r7, #28
 80005fe:	2200      	movs	r2, #0
 8000600:	601a      	str	r2, [r3, #0]
 8000602:	605a      	str	r2, [r3, #4]
 8000604:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000606:	463b      	mov	r3, r7
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
 8000612:	611a      	str	r2, [r3, #16]
 8000614:	615a      	str	r2, [r3, #20]
 8000616:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000618:	4b37      	ldr	r3, [pc, #220]	@ (80006f8 <MX_ADC1_Init+0x104>)
 800061a:	4a38      	ldr	r2, [pc, #224]	@ (80006fc <MX_ADC1_Init+0x108>)
 800061c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 800061e:	4b36      	ldr	r3, [pc, #216]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000620:	f44f 1230 	mov.w	r2, #2883584	@ 0x2c0000
 8000624:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000626:	4b34      	ldr	r3, [pc, #208]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000628:	2200      	movs	r2, #0
 800062a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800062c:	4b32      	ldr	r3, [pc, #200]	@ (80006f8 <MX_ADC1_Init+0x104>)
 800062e:	2201      	movs	r2, #1
 8000630:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000632:	4b31      	ldr	r3, [pc, #196]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000634:	2204      	movs	r2, #4
 8000636:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000638:	4b2f      	ldr	r3, [pc, #188]	@ (80006f8 <MX_ADC1_Init+0x104>)
 800063a:	2200      	movs	r2, #0
 800063c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800063e:	4b2e      	ldr	r3, [pc, #184]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000640:	2201      	movs	r2, #1
 8000642:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 2;
 8000644:	4b2c      	ldr	r3, [pc, #176]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000646:	2202      	movs	r2, #2
 8000648:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064a:	4b2b      	ldr	r3, [pc, #172]	@ (80006f8 <MX_ADC1_Init+0x104>)
 800064c:	2200      	movs	r2, #0
 800064e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000650:	4b29      	ldr	r3, [pc, #164]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000652:	2200      	movs	r2, #0
 8000654:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000656:	4b28      	ldr	r3, [pc, #160]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000658:	2200      	movs	r2, #0
 800065a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800065c:	4b26      	ldr	r3, [pc, #152]	@ (80006f8 <MX_ADC1_Init+0x104>)
 800065e:	2203      	movs	r2, #3
 8000660:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000662:	4b25      	ldr	r3, [pc, #148]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000664:	2200      	movs	r2, #0
 8000666:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000668:	4b23      	ldr	r3, [pc, #140]	@ (80006f8 <MX_ADC1_Init+0x104>)
 800066a:	2200      	movs	r2, #0
 800066c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800066e:	4b22      	ldr	r3, [pc, #136]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000670:	2200      	movs	r2, #0
 8000672:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000676:	4820      	ldr	r0, [pc, #128]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000678:	f001 fee0 	bl	800243c <HAL_ADC_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000682:	f000 fd1d 	bl	80010c0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	4619      	mov	r1, r3
 8000690:	4819      	ldr	r0, [pc, #100]	@ (80006f8 <MX_ADC1_Init+0x104>)
 8000692:	f002 ff03 	bl	800349c <HAL_ADCEx_MultiModeConfigChannel>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800069c:	f000 fd10 	bl	80010c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006a0:	4b17      	ldr	r3, [pc, #92]	@ (8000700 <MX_ADC1_Init+0x10c>)
 80006a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006a4:	2306      	movs	r3, #6
 80006a6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 80006a8:	2306      	movs	r3, #6
 80006aa:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ac:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80006b0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006b2:	2304      	movs	r3, #4
 80006b4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80006ba:	2300      	movs	r3, #0
 80006bc:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006be:	463b      	mov	r3, r7
 80006c0:	4619      	mov	r1, r3
 80006c2:	480d      	ldr	r0, [pc, #52]	@ (80006f8 <MX_ADC1_Init+0x104>)
 80006c4:	f002 f93e 	bl	8002944 <HAL_ADC_ConfigChannel>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006ce:	f000 fcf7 	bl	80010c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80006d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000704 <MX_ADC1_Init+0x110>)
 80006d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006d6:	230c      	movs	r3, #12
 80006d8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006da:	463b      	mov	r3, r7
 80006dc:	4619      	mov	r1, r3
 80006de:	4806      	ldr	r0, [pc, #24]	@ (80006f8 <MX_ADC1_Init+0x104>)
 80006e0:	f002 f930 	bl	8002944 <HAL_ADC_ConfigChannel>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80006ea:	f000 fce9 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ee:	bf00      	nop
 80006f0:	3728      	adds	r7, #40	@ 0x28
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	24001408 	.word	0x24001408
 80006fc:	40022000 	.word	0x40022000
 8000700:	19200040 	.word	0x19200040
 8000704:	08600004 	.word	0x08600004

08000708 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b0ba      	sub	sp, #232	@ 0xe8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000710:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000720:	f107 0310 	add.w	r3, r7, #16
 8000724:	22c0      	movs	r2, #192	@ 0xc0
 8000726:	2100      	movs	r1, #0
 8000728:	4618      	mov	r0, r3
 800072a:	f013 f995 	bl	8013a58 <memset>
  if(adcHandle->Instance==ADC1)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4a45      	ldr	r2, [pc, #276]	@ (8000848 <HAL_ADC_MspInit+0x140>)
 8000734:	4293      	cmp	r3, r2
 8000736:	f040 8083 	bne.w	8000840 <HAL_ADC_MspInit+0x138>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800073a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800073e:	f04f 0300 	mov.w	r3, #0
 8000742:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000746:	2301      	movs	r3, #1
 8000748:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 37;
 800074a:	2325      	movs	r3, #37	@ 0x25
 800074c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800074e:	2302      	movs	r3, #2
 8000750:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000752:	2302      	movs	r3, #2
 8000754:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000756:	2302      	movs	r3, #2
 8000758:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 800075a:	2380      	movs	r3, #128	@ 0x80
 800075c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800075e:	2320      	movs	r3, #32
 8000760:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 4096;
 8000762:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000766:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000768:	2300      	movs	r3, #0
 800076a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800076e:	f107 0310 	add.w	r3, r7, #16
 8000772:	4618      	mov	r0, r3
 8000774:	f007 f8d2 	bl	800791c <HAL_RCCEx_PeriphCLKConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <HAL_ADC_MspInit+0x7a>
    {
      Error_Handler();
 800077e:	f000 fc9f 	bl	80010c0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000782:	4b32      	ldr	r3, [pc, #200]	@ (800084c <HAL_ADC_MspInit+0x144>)
 8000784:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000788:	4a30      	ldr	r2, [pc, #192]	@ (800084c <HAL_ADC_MspInit+0x144>)
 800078a:	f043 0320 	orr.w	r3, r3, #32
 800078e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000792:	4b2e      	ldr	r3, [pc, #184]	@ (800084c <HAL_ADC_MspInit+0x144>)
 8000794:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000798:	f003 0320 	and.w	r3, r3, #32
 800079c:	60fb      	str	r3, [r7, #12]
 800079e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80007a0:	4b2a      	ldr	r3, [pc, #168]	@ (800084c <HAL_ADC_MspInit+0x144>)
 80007a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007a6:	4a29      	ldr	r2, [pc, #164]	@ (800084c <HAL_ADC_MspInit+0x144>)
 80007a8:	f043 0320 	orr.w	r3, r3, #32
 80007ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007b0:	4b26      	ldr	r3, [pc, #152]	@ (800084c <HAL_ADC_MspInit+0x144>)
 80007b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007b6:	f003 0320 	and.w	r3, r3, #32
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80007be:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80007c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007c6:	2303      	movs	r3, #3
 80007c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007d2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80007d6:	4619      	mov	r1, r3
 80007d8:	481d      	ldr	r0, [pc, #116]	@ (8000850 <HAL_ADC_MspInit+0x148>)
 80007da:	f005 fe59 	bl	8006490 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80007de:	4b1d      	ldr	r3, [pc, #116]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 80007e0:	4a1d      	ldr	r2, [pc, #116]	@ (8000858 <HAL_ADC_MspInit+0x150>)
 80007e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80007e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 80007e6:	2209      	movs	r2, #9
 80007e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007f0:	4b18      	ldr	r3, [pc, #96]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80007f6:	4b17      	ldr	r3, [pc, #92]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 80007f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80007fe:	4b15      	ldr	r3, [pc, #84]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 8000800:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000804:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000806:	4b13      	ldr	r3, [pc, #76]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 8000808:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800080c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800080e:	4b11      	ldr	r3, [pc, #68]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 8000810:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000814:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000816:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 8000818:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800081c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800081e:	4b0d      	ldr	r3, [pc, #52]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 8000820:	2200      	movs	r2, #0
 8000822:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000824:	480b      	ldr	r0, [pc, #44]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 8000826:	f002 fff7 	bl	8003818 <HAL_DMA_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <HAL_ADC_MspInit+0x12c>
    {
      Error_Handler();
 8000830:	f000 fc46 	bl	80010c0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	4a07      	ldr	r2, [pc, #28]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 8000838:	64da      	str	r2, [r3, #76]	@ 0x4c
 800083a:	4a06      	ldr	r2, [pc, #24]	@ (8000854 <HAL_ADC_MspInit+0x14c>)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000840:	bf00      	nop
 8000842:	37e8      	adds	r7, #232	@ 0xe8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40022000 	.word	0x40022000
 800084c:	58024400 	.word	0x58024400
 8000850:	58021400 	.word	0x58021400
 8000854:	2400146c 	.word	0x2400146c
 8000858:	40020410 	.word	0x40020410

0800085c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000862:	4b21      	ldr	r3, [pc, #132]	@ (80008e8 <MX_DMA_Init+0x8c>)
 8000864:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000868:	4a1f      	ldr	r2, [pc, #124]	@ (80008e8 <MX_DMA_Init+0x8c>)
 800086a:	f043 0301 	orr.w	r3, r3, #1
 800086e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000872:	4b1d      	ldr	r3, [pc, #116]	@ (80008e8 <MX_DMA_Init+0x8c>)
 8000874:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000878:	f003 0301 	and.w	r3, r3, #1
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000880:	4b19      	ldr	r3, [pc, #100]	@ (80008e8 <MX_DMA_Init+0x8c>)
 8000882:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000886:	4a18      	ldr	r2, [pc, #96]	@ (80008e8 <MX_DMA_Init+0x8c>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000890:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <MX_DMA_Init+0x8c>)
 8000892:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000896:	f003 0302 	and.w	r3, r3, #2
 800089a:	603b      	str	r3, [r7, #0]
 800089c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	2105      	movs	r1, #5
 80008a2:	200b      	movs	r0, #11
 80008a4:	f002 ff90 	bl	80037c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80008a8:	200b      	movs	r0, #11
 80008aa:	f002 ffa7 	bl	80037fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2105      	movs	r1, #5
 80008b2:	200c      	movs	r0, #12
 80008b4:	f002 ff88 	bl	80037c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80008b8:	200c      	movs	r0, #12
 80008ba:	f002 ff9f 	bl	80037fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2105      	movs	r1, #5
 80008c2:	2039      	movs	r0, #57	@ 0x39
 80008c4:	f002 ff80 	bl	80037c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80008c8:	2039      	movs	r0, #57	@ 0x39
 80008ca:	f002 ff97 	bl	80037fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2105      	movs	r1, #5
 80008d2:	203a      	movs	r0, #58	@ 0x3a
 80008d4:	f002 ff78 	bl	80037c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80008d8:	203a      	movs	r0, #58	@ 0x3a
 80008da:	f002 ff8f 	bl	80037fc <HAL_NVIC_EnableIRQ>

}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	58024400 	.word	0x58024400

080008ec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of MutexControlSignal */
  MutexControlSignalHandle = osMutexNew(&MutexControlSignal_attributes);
 80008f0:	480a      	ldr	r0, [pc, #40]	@ (800091c <MX_FREERTOS_Init+0x30>)
 80008f2:	f00c fa48 	bl	800cd86 <osMutexNew>
 80008f6:	4603      	mov	r3, r0
 80008f8:	4a09      	ldr	r2, [pc, #36]	@ (8000920 <MX_FREERTOS_Init+0x34>)
 80008fa:	6013      	str	r3, [r2, #0]

  /* creation of MutexControlAction */
  MutexControlActionHandle = osMutexNew(&MutexControlAction_attributes);
 80008fc:	4809      	ldr	r0, [pc, #36]	@ (8000924 <MX_FREERTOS_Init+0x38>)
 80008fe:	f00c fa42 	bl	800cd86 <osMutexNew>
 8000902:	4603      	mov	r3, r0
 8000904:	4a08      	ldr	r2, [pc, #32]	@ (8000928 <MX_FREERTOS_Init+0x3c>)
 8000906:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskControle */
  TaskControleHandle = osThreadNew(StartTaskControle, NULL, &TaskControle_attributes);
 8000908:	4a08      	ldr	r2, [pc, #32]	@ (800092c <MX_FREERTOS_Init+0x40>)
 800090a:	2100      	movs	r1, #0
 800090c:	4808      	ldr	r0, [pc, #32]	@ (8000930 <MX_FREERTOS_Init+0x44>)
 800090e:	f00c f89c 	bl	800ca4a <osThreadNew>
 8000912:	4603      	mov	r3, r0
 8000914:	4a07      	ldr	r2, [pc, #28]	@ (8000934 <MX_FREERTOS_Init+0x48>)
 8000916:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	08013fd8 	.word	0x08013fd8
 8000920:	240014ec 	.word	0x240014ec
 8000924:	08013fe8 	.word	0x08013fe8
 8000928:	240014f0 	.word	0x240014f0
 800092c:	08013fb4 	.word	0x08013fb4
 8000930:	08001541 	.word	0x08001541
 8000934:	240014e4 	.word	0x240014e4

08000938 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b08e      	sub	sp, #56	@ 0x38
 800093c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
 800094c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800094e:	4b9e      	ldr	r3, [pc, #632]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000954:	4a9c      	ldr	r2, [pc, #624]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000956:	f043 0304 	orr.w	r3, r3, #4
 800095a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800095e:	4b9a      	ldr	r3, [pc, #616]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000964:	f003 0304 	and.w	r3, r3, #4
 8000968:	623b      	str	r3, [r7, #32]
 800096a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800096c:	4b96      	ldr	r3, [pc, #600]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 800096e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000972:	4a95      	ldr	r2, [pc, #596]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800097c:	4b92      	ldr	r3, [pc, #584]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 800097e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000986:	61fb      	str	r3, [r7, #28]
 8000988:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098a:	4b8f      	ldr	r3, [pc, #572]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 800098c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000990:	4a8d      	ldr	r2, [pc, #564]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800099a:	4b8b      	ldr	r3, [pc, #556]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	f003 0301 	and.w	r3, r3, #1
 80009a4:	61bb      	str	r3, [r7, #24]
 80009a6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a8:	4b87      	ldr	r3, [pc, #540]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 80009aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ae:	4a86      	ldr	r2, [pc, #536]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 80009b0:	f043 0302 	orr.w	r3, r3, #2
 80009b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009b8:	4b83      	ldr	r3, [pc, #524]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 80009ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009be:	f003 0302 	and.w	r3, r3, #2
 80009c2:	617b      	str	r3, [r7, #20]
 80009c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009c6:	4b80      	ldr	r3, [pc, #512]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 80009c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009cc:	4a7e      	ldr	r2, [pc, #504]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 80009ce:	f043 0320 	orr.w	r3, r3, #32
 80009d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009d6:	4b7c      	ldr	r3, [pc, #496]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 80009d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009dc:	f003 0320 	and.w	r3, r3, #32
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009e4:	4b78      	ldr	r3, [pc, #480]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 80009e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ea:	4a77      	ldr	r2, [pc, #476]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 80009ec:	f043 0308 	orr.w	r3, r3, #8
 80009f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009f4:	4b74      	ldr	r3, [pc, #464]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 80009f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009fa:	f003 0308 	and.w	r3, r3, #8
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a02:	4b71      	ldr	r3, [pc, #452]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a08:	4a6f      	ldr	r2, [pc, #444]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000a0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a12:	4b6d      	ldr	r3, [pc, #436]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a1c:	60bb      	str	r3, [r7, #8]
 8000a1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a20:	4b69      	ldr	r3, [pc, #420]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a26:	4a68      	ldr	r2, [pc, #416]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000a28:	f043 0310 	orr.w	r3, r3, #16
 8000a2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a30:	4b65      	ldr	r3, [pc, #404]	@ (8000bc8 <MX_GPIO_Init+0x290>)
 8000a32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a36:	f003 0310 	and.w	r3, r3, #16
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000a44:	4861      	ldr	r0, [pc, #388]	@ (8000bcc <MX_GPIO_Init+0x294>)
 8000a46:	f005 fed3 	bl	80067f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a50:	485f      	ldr	r0, [pc, #380]	@ (8000bd0 <MX_GPIO_Init+0x298>)
 8000a52:	f005 fecd 	bl	80067f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2102      	movs	r1, #2
 8000a5a:	485e      	ldr	r0, [pc, #376]	@ (8000bd4 <MX_GPIO_Init+0x29c>)
 8000a5c:	f005 fec8 	bl	80067f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a66:	2300      	movs	r3, #0
 8000a68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a72:	4619      	mov	r1, r3
 8000a74:	4858      	ldr	r0, [pc, #352]	@ (8000bd8 <MX_GPIO_Init+0x2a0>)
 8000a76:	f005 fd0b 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000a7a:	2332      	movs	r3, #50	@ 0x32
 8000a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a8a:	230b      	movs	r3, #11
 8000a8c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a92:	4619      	mov	r1, r3
 8000a94:	4850      	ldr	r0, [pc, #320]	@ (8000bd8 <MX_GPIO_Init+0x2a0>)
 8000a96:	f005 fcfb 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000a9a:	2386      	movs	r3, #134	@ 0x86
 8000a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000aaa:	230b      	movs	r3, #11
 8000aac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4849      	ldr	r0, [pc, #292]	@ (8000bdc <MX_GPIO_Init+0x2a4>)
 8000ab6:	f005 fceb 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000aba:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000abe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000acc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	483e      	ldr	r0, [pc, #248]	@ (8000bcc <MX_GPIO_Init+0x294>)
 8000ad4:	f005 fcdc 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JoySW_Pin;
 8000ad8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000adc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ade:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(JoySW_GPIO_Port, &GPIO_InitStruct);
 8000ae8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aec:	4619      	mov	r1, r3
 8000aee:	483c      	ldr	r0, [pc, #240]	@ (8000be0 <MX_GPIO_Init+0x2a8>)
 8000af0:	f005 fcce 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000af4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000af8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afa:	2302      	movs	r3, #2
 8000afc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2300      	movs	r3, #0
 8000b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b02:	2300      	movs	r3, #0
 8000b04:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b06:	230b      	movs	r3, #11
 8000b08:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b0e:	4619      	mov	r1, r3
 8000b10:	482e      	ldr	r0, [pc, #184]	@ (8000bcc <MX_GPIO_Init+0x294>)
 8000b12:	f005 fcbd 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000b16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2300      	movs	r3, #0
 8000b26:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000b28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4828      	ldr	r0, [pc, #160]	@ (8000bd0 <MX_GPIO_Init+0x298>)
 8000b30:	f005 fcae 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000b34:	2380      	movs	r3, #128	@ 0x80
 8000b36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000b42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b46:	4619      	mov	r1, r3
 8000b48:	4826      	ldr	r0, [pc, #152]	@ (8000be4 <MX_GPIO_Init+0x2ac>)
 8000b4a:	f005 fca1 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000b4e:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000b52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b54:	2302      	movs	r3, #2
 8000b56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000b60:	230a      	movs	r3, #10
 8000b62:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b68:	4619      	mov	r1, r3
 8000b6a:	481c      	ldr	r0, [pc, #112]	@ (8000bdc <MX_GPIO_Init+0x2a4>)
 8000b6c:	f005 fc90 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000b70:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000b74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b76:	2302      	movs	r3, #2
 8000b78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b82:	230b      	movs	r3, #11
 8000b84:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4815      	ldr	r0, [pc, #84]	@ (8000be4 <MX_GPIO_Init+0x2ac>)
 8000b8e:	f005 fc7f 	bl	8006490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b92:	2302      	movs	r3, #2
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b96:	2301      	movs	r3, #1
 8000b98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	480a      	ldr	r0, [pc, #40]	@ (8000bd4 <MX_GPIO_Init+0x29c>)
 8000baa:	f005 fc71 	bl	8006490 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2107      	movs	r1, #7
 8000bb2:	2028      	movs	r0, #40	@ 0x28
 8000bb4:	f002 fe08 	bl	80037c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bb8:	2028      	movs	r0, #40	@ 0x28
 8000bba:	f002 fe1f 	bl	80037fc <HAL_NVIC_EnableIRQ>

}
 8000bbe:	bf00      	nop
 8000bc0:	3738      	adds	r7, #56	@ 0x38
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	58024400 	.word	0x58024400
 8000bcc:	58020400 	.word	0x58020400
 8000bd0:	58020c00 	.word	0x58020c00
 8000bd4:	58021000 	.word	0x58021000
 8000bd8:	58020800 	.word	0x58020800
 8000bdc:	58020000 	.word	0x58020000
 8000be0:	58021400 	.word	0x58021400
 8000be4:	58021800 	.word	0x58021800

08000be8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bec:	f001 f9d6 	bl	8001f9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf0:	f000 f81c 	bl	8000c2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf4:	f7ff fea0 	bl	8000938 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bf8:	f7ff fe30 	bl	800085c <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000bfc:	f000 fe9a 	bl	8001934 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000c00:	f7ff fcf8 	bl	80005f4 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000c04:	f000 fe4a 	bl	800189c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Starting ADC1 reading by DMA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t * ) uiADC1Buffer, 2);
 8000c08:	2202      	movs	r2, #2
 8000c0a:	4906      	ldr	r1, [pc, #24]	@ (8000c24 <main+0x3c>)
 8000c0c:	4806      	ldr	r0, [pc, #24]	@ (8000c28 <main+0x40>)
 8000c0e:	f001 fdb7 	bl	8002780 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c12:	f00b febb 	bl	800c98c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000c16:	f7ff fe69 	bl	80008ec <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000c1a:	f00b fedb 	bl	800c9d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c1e:	bf00      	nop
 8000c20:	e7fd      	b.n	8000c1e <main+0x36>
 8000c22:	bf00      	nop
 8000c24:	240014f8 	.word	0x240014f8
 8000c28:	24001408 	.word	0x24001408

08000c2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b09e      	sub	sp, #120	@ 0x78
 8000c30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c32:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c36:	224c      	movs	r2, #76	@ 0x4c
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f012 ff0c 	bl	8013a58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	2220      	movs	r2, #32
 8000c46:	2100      	movs	r1, #0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f012 ff05 	bl	8013a58 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000c4e:	2002      	movs	r0, #2
 8000c50:	f005 fe02 	bl	8006858 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c54:	2300      	movs	r3, #0
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	4b49      	ldr	r3, [pc, #292]	@ (8000d80 <SystemClock_Config+0x154>)
 8000c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c5c:	4a48      	ldr	r2, [pc, #288]	@ (8000d80 <SystemClock_Config+0x154>)
 8000c5e:	f023 0301 	bic.w	r3, r3, #1
 8000c62:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000c64:	4b46      	ldr	r3, [pc, #280]	@ (8000d80 <SystemClock_Config+0x154>)
 8000c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c68:	f003 0301 	and.w	r3, r3, #1
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	4b45      	ldr	r3, [pc, #276]	@ (8000d84 <SystemClock_Config+0x158>)
 8000c70:	699b      	ldr	r3, [r3, #24]
 8000c72:	4a44      	ldr	r2, [pc, #272]	@ (8000d84 <SystemClock_Config+0x158>)
 8000c74:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c78:	6193      	str	r3, [r2, #24]
 8000c7a:	4b42      	ldr	r3, [pc, #264]	@ (8000d84 <SystemClock_Config+0x158>)
 8000c7c:	699b      	ldr	r3, [r3, #24]
 8000c7e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c86:	bf00      	nop
 8000c88:	4b3e      	ldr	r3, [pc, #248]	@ (8000d84 <SystemClock_Config+0x158>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c94:	d1f8      	bne.n	8000c88 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c96:	4b3c      	ldr	r3, [pc, #240]	@ (8000d88 <SystemClock_Config+0x15c>)
 8000c98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c9c:	4a3a      	ldr	r2, [pc, #232]	@ (8000d88 <SystemClock_Config+0x15c>)
 8000c9e:	f043 0302 	orr.w	r3, r3, #2
 8000ca2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ca6:	4b38      	ldr	r3, [pc, #224]	@ (8000d88 <SystemClock_Config+0x15c>)
 8000ca8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000cac:	f003 0302 	and.w	r3, r3, #2
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	603b      	str	r3, [r7, #0]
 8000cb8:	4b32      	ldr	r3, [pc, #200]	@ (8000d84 <SystemClock_Config+0x158>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	4a31      	ldr	r2, [pc, #196]	@ (8000d84 <SystemClock_Config+0x158>)
 8000cbe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cc2:	6193      	str	r3, [r2, #24]
 8000cc4:	4b2f      	ldr	r3, [pc, #188]	@ (8000d84 <SystemClock_Config+0x158>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ccc:	603b      	str	r3, [r7, #0]
 8000cce:	4b2c      	ldr	r3, [pc, #176]	@ (8000d80 <SystemClock_Config+0x154>)
 8000cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cd2:	4a2b      	ldr	r2, [pc, #172]	@ (8000d80 <SystemClock_Config+0x154>)
 8000cd4:	f043 0301 	orr.w	r3, r3, #1
 8000cd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000cda:	4b29      	ldr	r3, [pc, #164]	@ (8000d80 <SystemClock_Config+0x154>)
 8000cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	603b      	str	r3, [r7, #0]
 8000ce4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ce6:	bf00      	nop
 8000ce8:	4b26      	ldr	r3, [pc, #152]	@ (8000d84 <SystemClock_Config+0x158>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000cf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000cf4:	d1f8      	bne.n	8000ce8 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8000cf6:	2310      	movs	r3, #16
 8000cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000cfa:	2380      	movs	r3, #128	@ 0x80
 8000cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000cfe:	2320      	movs	r3, #32
 8000d00:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d02:	2302      	movs	r3, #2
 8000d04:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 8000d06:	2301      	movs	r3, #1
 8000d08:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 240;
 8000d0e:	23f0      	movs	r3, #240	@ 0xf0
 8000d10:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d12:	2302      	movs	r3, #2
 8000d14:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d16:	2304      	movs	r3, #4
 8000d18:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000d1e:	2308      	movs	r3, #8
 8000d20:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d22:	2300      	movs	r3, #0
 8000d24:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f005 fdcc 	bl	80068cc <HAL_RCC_OscConfig>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <SystemClock_Config+0x112>
  {
    Error_Handler();
 8000d3a:	f000 f9c1 	bl	80010c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d3e:	233f      	movs	r3, #63	@ 0x3f
 8000d40:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d42:	2303      	movs	r3, #3
 8000d44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000d4a:	2308      	movs	r3, #8
 8000d4c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d4e:	2340      	movs	r3, #64	@ 0x40
 8000d50:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d52:	2340      	movs	r3, #64	@ 0x40
 8000d54:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d5c:	2340      	movs	r3, #64	@ 0x40
 8000d5e:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d60:	f107 030c 	add.w	r3, r7, #12
 8000d64:	2104      	movs	r1, #4
 8000d66:	4618      	mov	r0, r3
 8000d68:	f006 fa0a 	bl	8007180 <HAL_RCC_ClockConfig>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <SystemClock_Config+0x14a>
  {
    Error_Handler();
 8000d72:	f000 f9a5 	bl	80010c0 <Error_Handler>
  }
}
 8000d76:	bf00      	nop
 8000d78:	3778      	adds	r7, #120	@ 0x78
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	58000400 	.word	0x58000400
 8000d84:	58024800 	.word	0x58024800
 8000d88:	58024400 	.word	0x58024400

08000d8c <HAL_GPIO_EXTI_Callback>:
  * @brief  ISR callback for the JoySW, switching the control mode.
  * @param  GPIO_Pin: EXTI pin.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) 
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	80fb      	strh	r3, [r7, #6]
  if(JoySW_Pin == GPIO_Pin){
 8000d96:	88fb      	ldrh	r3, [r7, #6]
 8000d98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d9c:	d11a      	bne.n	8000dd4 <HAL_GPIO_EXTI_Callback+0x48>

    unsigned int uiTick = osKernelGetTickCount();
 8000d9e:	f00b fe3f 	bl	800ca20 <osKernelGetTickCount>
 8000da2:	60f8      	str	r0, [r7, #12]

    if(uiTick > (uiJoySWTickOnPress + DEBOUNCE_TICKS)) // DEBOUNCE_TICKS debounce
 8000da4:	4b0d      	ldr	r3, [pc, #52]	@ (8000ddc <HAL_GPIO_EXTI_Callback+0x50>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000dac:	68fa      	ldr	r2, [r7, #12]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d910      	bls.n	8000dd4 <HAL_GPIO_EXTI_Callback+0x48>
    {
      ucButtonState ^= 1;
 8000db2:	4b0b      	ldr	r3, [pc, #44]	@ (8000de0 <HAL_GPIO_EXTI_Callback+0x54>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	f083 0301 	eor.w	r3, r3, #1
 8000dba:	b2da      	uxtb	r2, r3
 8000dbc:	4b08      	ldr	r3, [pc, #32]	@ (8000de0 <HAL_GPIO_EXTI_Callback+0x54>)
 8000dbe:	701a      	strb	r2, [r3, #0]
      uiJoySWTickOnPress = uiTick;
 8000dc0:	4a06      	ldr	r2, [pc, #24]	@ (8000ddc <HAL_GPIO_EXTI_Callback+0x50>)
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	6013      	str	r3, [r2, #0]
      osThreadFlagsSet(TaskControleHandle, 0x1000);
 8000dc6:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <HAL_GPIO_EXTI_Callback+0x58>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f00b fece 	bl	800cb70 <osThreadFlagsSet>
    }
  }
}
 8000dd4:	bf00      	nop
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	24001500 	.word	0x24001500
 8000de0:	240014f4 	.word	0x240014f4
 8000de4:	240014e4 	.word	0x240014e4

08000de8 <HAL_UART_RxCpltCallback>:
  * @brief  ISR callback for reading msg from UART with UART2_DMA_BUFFER_SIZE bytes.
  * @param  huart: Handle for serial UART
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  if(&huart2 == huart)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4aa6      	ldr	r2, [pc, #664]	@ (800108c <HAL_UART_RxCpltCallback+0x2a4>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	f040 8145 	bne.w	8001084 <HAL_UART_RxCpltCallback+0x29c>
  {

    // State machine state
    unsigned int ucSmState = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60fb      	str	r3, [r7, #12]

    for(unsigned char i = 0; i<UART2_DMA_BUFFER_SIZE; i++)
 8000dfe:	2300      	movs	r3, #0
 8000e00:	72fb      	strb	r3, [r7, #11]
 8000e02:	e136      	b.n	8001072 <HAL_UART_RxCpltCallback+0x28a>
    {
      switch (ucSmState)
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	2b28      	cmp	r3, #40	@ 0x28
 8000e08:	f200 812c 	bhi.w	8001064 <HAL_UART_RxCpltCallback+0x27c>
 8000e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e14 <HAL_UART_RxCpltCallback+0x2c>)
 8000e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e12:	bf00      	nop
 8000e14:	08000eb9 	.word	0x08000eb9
 8000e18:	08000ecb 	.word	0x08000ecb
 8000e1c:	08001065 	.word	0x08001065
 8000e20:	08001065 	.word	0x08001065
 8000e24:	08001065 	.word	0x08001065
 8000e28:	08001065 	.word	0x08001065
 8000e2c:	08001065 	.word	0x08001065
 8000e30:	08001065 	.word	0x08001065
 8000e34:	08001065 	.word	0x08001065
 8000e38:	08001065 	.word	0x08001065
 8000e3c:	08000f95 	.word	0x08000f95
 8000e40:	08000fa5 	.word	0x08000fa5
 8000e44:	08000fb5 	.word	0x08000fb5
 8000e48:	08000fc5 	.word	0x08000fc5
 8000e4c:	08001065 	.word	0x08001065
 8000e50:	08001065 	.word	0x08001065
 8000e54:	08001065 	.word	0x08001065
 8000e58:	08001065 	.word	0x08001065
 8000e5c:	08001065 	.word	0x08001065
 8000e60:	08001065 	.word	0x08001065
 8000e64:	08000fd5 	.word	0x08000fd5
 8000e68:	08000fe5 	.word	0x08000fe5
 8000e6c:	08000ff5 	.word	0x08000ff5
 8000e70:	08001005 	.word	0x08001005
 8000e74:	08001065 	.word	0x08001065
 8000e78:	08001065 	.word	0x08001065
 8000e7c:	08001065 	.word	0x08001065
 8000e80:	08001065 	.word	0x08001065
 8000e84:	08001065 	.word	0x08001065
 8000e88:	08001065 	.word	0x08001065
 8000e8c:	08001015 	.word	0x08001015
 8000e90:	08001025 	.word	0x08001025
 8000e94:	08001035 	.word	0x08001035
 8000e98:	08001045 	.word	0x08001045
 8000e9c:	08001065 	.word	0x08001065
 8000ea0:	08001065 	.word	0x08001065
 8000ea4:	08001065 	.word	0x08001065
 8000ea8:	08001065 	.word	0x08001065
 8000eac:	08001065 	.word	0x08001065
 8000eb0:	08001065 	.word	0x08001065
 8000eb4:	08001055 	.word	0x08001055
      {
        case 0:
          if('#' == ucDmaBuffer[i])
 8000eb8:	7afb      	ldrb	r3, [r7, #11]
 8000eba:	4a75      	ldr	r2, [pc, #468]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8000ebc:	5cd3      	ldrb	r3, [r2, r3]
 8000ebe:	2b23      	cmp	r3, #35	@ 0x23
 8000ec0:	f040 80d3 	bne.w	800106a <HAL_UART_RxCpltCallback+0x282>
          {
            ucSmState = 1;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	60fb      	str	r3, [r7, #12]
          }
          break;
 8000ec8:	e0cf      	b.n	800106a <HAL_UART_RxCpltCallback+0x282>

        case 1:
          switch (ucDmaBuffer[i])
 8000eca:	7afb      	ldrb	r3, [r7, #11]
 8000ecc:	4a70      	ldr	r2, [pc, #448]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8000ece:	5cd3      	ldrb	r3, [r2, r3]
 8000ed0:	3b24      	subs	r3, #36	@ 0x24
 8000ed2:	2b20      	cmp	r3, #32
 8000ed4:	d85a      	bhi.n	8000f8c <HAL_UART_RxCpltCallback+0x1a4>
 8000ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8000edc <HAL_UART_RxCpltCallback+0xf4>)
 8000ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000edc:	08000f79 	.word	0x08000f79
 8000ee0:	08000f8d 	.word	0x08000f8d
 8000ee4:	08000f8d 	.word	0x08000f8d
 8000ee8:	08000f8d 	.word	0x08000f8d
 8000eec:	08000f8d 	.word	0x08000f8d
 8000ef0:	08000f8d 	.word	0x08000f8d
 8000ef4:	08000f8d 	.word	0x08000f8d
 8000ef8:	08000f8d 	.word	0x08000f8d
 8000efc:	08000f8d 	.word	0x08000f8d
 8000f00:	08000f8d 	.word	0x08000f8d
 8000f04:	08000f8d 	.word	0x08000f8d
 8000f08:	08000f8d 	.word	0x08000f8d
 8000f0c:	08000f8d 	.word	0x08000f8d
 8000f10:	08000f8d 	.word	0x08000f8d
 8000f14:	08000f8d 	.word	0x08000f8d
 8000f18:	08000f8d 	.word	0x08000f8d
 8000f1c:	08000f8d 	.word	0x08000f8d
 8000f20:	08000f8d 	.word	0x08000f8d
 8000f24:	08000f8d 	.word	0x08000f8d
 8000f28:	08000f8d 	.word	0x08000f8d
 8000f2c:	08000f8d 	.word	0x08000f8d
 8000f30:	08000f8d 	.word	0x08000f8d
 8000f34:	08000f8d 	.word	0x08000f8d
 8000f38:	08000f8d 	.word	0x08000f8d
 8000f3c:	08000f8d 	.word	0x08000f8d
 8000f40:	08000f8d 	.word	0x08000f8d
 8000f44:	08000f8d 	.word	0x08000f8d
 8000f48:	08000f8d 	.word	0x08000f8d
 8000f4c:	08000f8d 	.word	0x08000f8d
 8000f50:	08000f61 	.word	0x08000f61
 8000f54:	08000f67 	.word	0x08000f67
 8000f58:	08000f6d 	.word	0x08000f6d
 8000f5c:	08000f73 	.word	0x08000f73
          {
            case 'A':
            ucSmState = 10;
 8000f60:	230a      	movs	r3, #10
 8000f62:	60fb      	str	r3, [r7, #12]
            break;
 8000f64:	e015      	b.n	8000f92 <HAL_UART_RxCpltCallback+0x1aa>

            case 'B':
            ucSmState = 20;
 8000f66:	2314      	movs	r3, #20
 8000f68:	60fb      	str	r3, [r7, #12]
            break;
 8000f6a:	e012      	b.n	8000f92 <HAL_UART_RxCpltCallback+0x1aa>

            case 'C':
            ucSmState = 30;
 8000f6c:	231e      	movs	r3, #30
 8000f6e:	60fb      	str	r3, [r7, #12]
            break;
 8000f70:	e00f      	b.n	8000f92 <HAL_UART_RxCpltCallback+0x1aa>

            case 'D':
            ucSmState = 40;
 8000f72:	2328      	movs	r3, #40	@ 0x28
 8000f74:	60fb      	str	r3, [r7, #12]
            break;
 8000f76:	e00c      	b.n	8000f92 <HAL_UART_RxCpltCallback+0x1aa>

            case '$':
            ucSmState = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60fb      	str	r3, [r7, #12]

            // Message fully received, setting TaskControle ThreadFlag for sync.
            osThreadFlagsSet(TaskControleHandle, 0x10000);
 8000f7c:	4b45      	ldr	r3, [pc, #276]	@ (8001094 <HAL_UART_RxCpltCallback+0x2ac>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8000f84:	4618      	mov	r0, r3
 8000f86:	f00b fdf3 	bl	800cb70 <osThreadFlagsSet>
            break;
 8000f8a:	e002      	b.n	8000f92 <HAL_UART_RxCpltCallback+0x1aa>

            default:
              ucSmState = 0;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60fb      	str	r3, [r7, #12]
              break;
 8000f90:	bf00      	nop
          }
          break;
 8000f92:	e06b      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 10:
          xVehicleStatus.xLongSpeed.ucBytes[0] = ucDmaBuffer[i];
 8000f94:	7afb      	ldrb	r3, [r7, #11]
 8000f96:	4a3e      	ldr	r2, [pc, #248]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8000f98:	5cd2      	ldrb	r2, [r2, r3]
 8000f9a:	4b3f      	ldr	r3, [pc, #252]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 8000f9c:	701a      	strb	r2, [r3, #0]
          ucSmState = 11;
 8000f9e:	230b      	movs	r3, #11
 8000fa0:	60fb      	str	r3, [r7, #12]
          break;
 8000fa2:	e063      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 11:
          xVehicleStatus.xLongSpeed.ucBytes[1] = ucDmaBuffer[i];
 8000fa4:	7afb      	ldrb	r3, [r7, #11]
 8000fa6:	4a3a      	ldr	r2, [pc, #232]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8000fa8:	5cd2      	ldrb	r2, [r2, r3]
 8000faa:	4b3b      	ldr	r3, [pc, #236]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 8000fac:	705a      	strb	r2, [r3, #1]
          ucSmState = 12;
 8000fae:	230c      	movs	r3, #12
 8000fb0:	60fb      	str	r3, [r7, #12]
          break;
 8000fb2:	e05b      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 12:
          xVehicleStatus.xLongSpeed.ucBytes[2] = ucDmaBuffer[i];
 8000fb4:	7afb      	ldrb	r3, [r7, #11]
 8000fb6:	4a36      	ldr	r2, [pc, #216]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8000fb8:	5cd2      	ldrb	r2, [r2, r3]
 8000fba:	4b37      	ldr	r3, [pc, #220]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 8000fbc:	709a      	strb	r2, [r3, #2]
          ucSmState = 13;
 8000fbe:	230d      	movs	r3, #13
 8000fc0:	60fb      	str	r3, [r7, #12]
          break;
 8000fc2:	e053      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 13:
          xVehicleStatus.xLongSpeed.ucBytes[3] = ucDmaBuffer[i];
 8000fc4:	7afb      	ldrb	r3, [r7, #11]
 8000fc6:	4a32      	ldr	r2, [pc, #200]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8000fc8:	5cd2      	ldrb	r2, [r2, r3]
 8000fca:	4b33      	ldr	r3, [pc, #204]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 8000fcc:	70da      	strb	r2, [r3, #3]
          ucSmState = 1;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	60fb      	str	r3, [r7, #12]
          break;
 8000fd2:	e04b      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 20:
          xVehicleStatus.xLatSpeed.ucBytes[0] = ucDmaBuffer[i];
 8000fd4:	7afb      	ldrb	r3, [r7, #11]
 8000fd6:	4a2e      	ldr	r2, [pc, #184]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8000fd8:	5cd2      	ldrb	r2, [r2, r3]
 8000fda:	4b2f      	ldr	r3, [pc, #188]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 8000fdc:	711a      	strb	r2, [r3, #4]
          ucSmState = 21;
 8000fde:	2315      	movs	r3, #21
 8000fe0:	60fb      	str	r3, [r7, #12]
          break;
 8000fe2:	e043      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 21:
          xVehicleStatus.xLatSpeed.ucBytes[1] = ucDmaBuffer[i];
 8000fe4:	7afb      	ldrb	r3, [r7, #11]
 8000fe6:	4a2a      	ldr	r2, [pc, #168]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8000fe8:	5cd2      	ldrb	r2, [r2, r3]
 8000fea:	4b2b      	ldr	r3, [pc, #172]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 8000fec:	715a      	strb	r2, [r3, #5]
          ucSmState = 22;
 8000fee:	2316      	movs	r3, #22
 8000ff0:	60fb      	str	r3, [r7, #12]
          break;
 8000ff2:	e03b      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 22:
          xVehicleStatus.xLatSpeed.ucBytes[2] = ucDmaBuffer[i];
 8000ff4:	7afb      	ldrb	r3, [r7, #11]
 8000ff6:	4a26      	ldr	r2, [pc, #152]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8000ff8:	5cd2      	ldrb	r2, [r2, r3]
 8000ffa:	4b27      	ldr	r3, [pc, #156]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 8000ffc:	719a      	strb	r2, [r3, #6]
          ucSmState = 23;
 8000ffe:	2317      	movs	r3, #23
 8001000:	60fb      	str	r3, [r7, #12]
          break;
 8001002:	e033      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 23:
          xVehicleStatus.xLatSpeed.ucBytes[3] = ucDmaBuffer[i];
 8001004:	7afb      	ldrb	r3, [r7, #11]
 8001006:	4a22      	ldr	r2, [pc, #136]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8001008:	5cd2      	ldrb	r2, [r2, r3]
 800100a:	4b23      	ldr	r3, [pc, #140]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 800100c:	71da      	strb	r2, [r3, #7]
          ucSmState = 1;
 800100e:	2301      	movs	r3, #1
 8001010:	60fb      	str	r3, [r7, #12]
          break;
 8001012:	e02b      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 30:
          xVehicleStatus.xHeadingRate.ucBytes[0] = ucDmaBuffer[i];
 8001014:	7afb      	ldrb	r3, [r7, #11]
 8001016:	4a1e      	ldr	r2, [pc, #120]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8001018:	5cd2      	ldrb	r2, [r2, r3]
 800101a:	4b1f      	ldr	r3, [pc, #124]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 800101c:	721a      	strb	r2, [r3, #8]
          ucSmState = 31;
 800101e:	231f      	movs	r3, #31
 8001020:	60fb      	str	r3, [r7, #12]
          break;
 8001022:	e023      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 31:
          xVehicleStatus.xHeadingRate.ucBytes[1] = ucDmaBuffer[i];
 8001024:	7afb      	ldrb	r3, [r7, #11]
 8001026:	4a1a      	ldr	r2, [pc, #104]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8001028:	5cd2      	ldrb	r2, [r2, r3]
 800102a:	4b1b      	ldr	r3, [pc, #108]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 800102c:	725a      	strb	r2, [r3, #9]
          ucSmState = 32;
 800102e:	2320      	movs	r3, #32
 8001030:	60fb      	str	r3, [r7, #12]
          break;
 8001032:	e01b      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 32:
          xVehicleStatus.xHeadingRate.ucBytes[2] = ucDmaBuffer[i];
 8001034:	7afb      	ldrb	r3, [r7, #11]
 8001036:	4a16      	ldr	r2, [pc, #88]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8001038:	5cd2      	ldrb	r2, [r2, r3]
 800103a:	4b17      	ldr	r3, [pc, #92]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 800103c:	729a      	strb	r2, [r3, #10]
          ucSmState = 33;
 800103e:	2321      	movs	r3, #33	@ 0x21
 8001040:	60fb      	str	r3, [r7, #12]
          break;
 8001042:	e013      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 33:
          xVehicleStatus.xHeadingRate.ucBytes[3] = ucDmaBuffer[i];
 8001044:	7afb      	ldrb	r3, [r7, #11]
 8001046:	4a12      	ldr	r2, [pc, #72]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8001048:	5cd2      	ldrb	r2, [r2, r3]
 800104a:	4b13      	ldr	r3, [pc, #76]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 800104c:	72da      	strb	r2, [r3, #11]
          ucSmState = 1;
 800104e:	2301      	movs	r3, #1
 8001050:	60fb      	str	r3, [r7, #12]
          break;
 8001052:	e00b      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        case 40:
          xVehicleStatus.ucGear = ucDmaBuffer[i];
 8001054:	7afb      	ldrb	r3, [r7, #11]
 8001056:	4a0e      	ldr	r2, [pc, #56]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 8001058:	5cd2      	ldrb	r2, [r2, r3]
 800105a:	4b0f      	ldr	r3, [pc, #60]	@ (8001098 <HAL_UART_RxCpltCallback+0x2b0>)
 800105c:	731a      	strb	r2, [r3, #12]
          ucSmState = 1;
 800105e:	2301      	movs	r3, #1
 8001060:	60fb      	str	r3, [r7, #12]
          break;
 8001062:	e003      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>

        default:
		      ucSmState = 0;
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]
          break;
 8001068:	e000      	b.n	800106c <HAL_UART_RxCpltCallback+0x284>
          break;
 800106a:	bf00      	nop
    for(unsigned char i = 0; i<UART2_DMA_BUFFER_SIZE; i++)
 800106c:	7afb      	ldrb	r3, [r7, #11]
 800106e:	3301      	adds	r3, #1
 8001070:	72fb      	strb	r3, [r7, #11]
 8001072:	7afb      	ldrb	r3, [r7, #11]
 8001074:	2b12      	cmp	r3, #18
 8001076:	f67f aec5 	bls.w	8000e04 <HAL_UART_RxCpltCallback+0x1c>
      }
    }
    // Starting other UART reading
    HAL_UART_Receive_DMA(&huart2, ucDmaBuffer, UART2_DMA_BUFFER_SIZE);
 800107a:	2213      	movs	r2, #19
 800107c:	4904      	ldr	r1, [pc, #16]	@ (8001090 <HAL_UART_RxCpltCallback+0x2a8>)
 800107e:	4803      	ldr	r0, [pc, #12]	@ (800108c <HAL_UART_RxCpltCallback+0x2a4>)
 8001080:	f009 fce8 	bl	800aa54 <HAL_UART_Receive_DMA>
  }
}
 8001084:	bf00      	nop
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	240015ac 	.word	0x240015ac
 8001090:	24001548 	.word	0x24001548
 8001094:	240014e4 	.word	0x240014e4
 8001098:	24001538 	.word	0x24001538

0800109c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a04      	ldr	r2, [pc, #16]	@ (80010bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d101      	bne.n	80010b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010ae:	f000 ffb1 	bl	8002014 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40001000 	.word	0x40001000

080010c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c4:	b672      	cpsid	i
}
 80010c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <Error_Handler+0x8>

080010cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <HAL_MspInit+0x38>)
 80010d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <HAL_MspInit+0x38>)
 80010da:	f043 0302 	orr.w	r3, r3, #2
 80010de:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <HAL_MspInit+0x38>)
 80010e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010f0:	2200      	movs	r2, #0
 80010f2:	210f      	movs	r1, #15
 80010f4:	f06f 0001 	mvn.w	r0, #1
 80010f8:	f002 fb66 	bl	80037c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	58024400 	.word	0x58024400

08001108 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b090      	sub	sp, #64	@ 0x40
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b0f      	cmp	r3, #15
 8001114:	d827      	bhi.n	8001166 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8001116:	2200      	movs	r2, #0
 8001118:	6879      	ldr	r1, [r7, #4]
 800111a:	2036      	movs	r0, #54	@ 0x36
 800111c:	f002 fb54 	bl	80037c8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001120:	2036      	movs	r0, #54	@ 0x36
 8001122:	f002 fb6b 	bl	80037fc <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8001126:	4a29      	ldr	r2, [pc, #164]	@ (80011cc <HAL_InitTick+0xc4>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800112c:	4b28      	ldr	r3, [pc, #160]	@ (80011d0 <HAL_InitTick+0xc8>)
 800112e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001132:	4a27      	ldr	r2, [pc, #156]	@ (80011d0 <HAL_InitTick+0xc8>)
 8001134:	f043 0310 	orr.w	r3, r3, #16
 8001138:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800113c:	4b24      	ldr	r3, [pc, #144]	@ (80011d0 <HAL_InitTick+0xc8>)
 800113e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800114a:	f107 0210 	add.w	r2, r7, #16
 800114e:	f107 0314 	add.w	r3, r7, #20
 8001152:	4611      	mov	r1, r2
 8001154:	4618      	mov	r0, r3
 8001156:	f006 fb9f 	bl	8007898 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800115a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800115c:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800115e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001160:	2b00      	cmp	r3, #0
 8001162:	d106      	bne.n	8001172 <HAL_InitTick+0x6a>
 8001164:	e001      	b.n	800116a <HAL_InitTick+0x62>
    return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e02b      	b.n	80011c2 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800116a:	f006 fb69 	bl	8007840 <HAL_RCC_GetPCLK1Freq>
 800116e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001170:	e004      	b.n	800117c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001172:	f006 fb65 	bl	8007840 <HAL_RCC_GetPCLK1Freq>
 8001176:	4603      	mov	r3, r0
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800117c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800117e:	4a15      	ldr	r2, [pc, #84]	@ (80011d4 <HAL_InitTick+0xcc>)
 8001180:	fba2 2303 	umull	r2, r3, r2, r3
 8001184:	0c9b      	lsrs	r3, r3, #18
 8001186:	3b01      	subs	r3, #1
 8001188:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800118a:	4b13      	ldr	r3, [pc, #76]	@ (80011d8 <HAL_InitTick+0xd0>)
 800118c:	4a13      	ldr	r2, [pc, #76]	@ (80011dc <HAL_InitTick+0xd4>)
 800118e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001190:	4b11      	ldr	r3, [pc, #68]	@ (80011d8 <HAL_InitTick+0xd0>)
 8001192:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001196:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001198:	4a0f      	ldr	r2, [pc, #60]	@ (80011d8 <HAL_InitTick+0xd0>)
 800119a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800119c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800119e:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <HAL_InitTick+0xd0>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a4:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <HAL_InitTick+0xd0>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80011aa:	480b      	ldr	r0, [pc, #44]	@ (80011d8 <HAL_InitTick+0xd0>)
 80011ac:	f009 f8b4 	bl	800a318 <HAL_TIM_Base_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d104      	bne.n	80011c0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80011b6:	4808      	ldr	r0, [pc, #32]	@ (80011d8 <HAL_InitTick+0xd0>)
 80011b8:	f009 f910 	bl	800a3dc <HAL_TIM_Base_Start_IT>
 80011bc:	4603      	mov	r3, r0
 80011be:	e000      	b.n	80011c2 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3740      	adds	r7, #64	@ 0x40
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	24000008 	.word	0x24000008
 80011d0:	58024400 	.word	0x58024400
 80011d4:	431bde83 	.word	0x431bde83
 80011d8:	2400155c 	.word	0x2400155c
 80011dc:	40001000 	.word	0x40001000

080011e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <NMI_Handler+0x4>

080011e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <HardFault_Handler+0x4>

080011f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <MemManage_Handler+0x4>

080011f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <BusFault_Handler+0x4>

08001200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <UsageFault_Handler+0x4>

08001208 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
	...

08001218 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800121c:	4802      	ldr	r0, [pc, #8]	@ (8001228 <DMA1_Stream0_IRQHandler+0x10>)
 800121e:	f003 fe25 	bl	8004e6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	240017c4 	.word	0x240017c4

0800122c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001230:	4802      	ldr	r0, [pc, #8]	@ (800123c <DMA1_Stream1_IRQHandler+0x10>)
 8001232:	f003 fe1b 	bl	8004e6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	2400183c 	.word	0x2400183c

08001240 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001244:	4802      	ldr	r0, [pc, #8]	@ (8001250 <USART2_IRQHandler+0x10>)
 8001246:	f009 fc51 	bl	800aaec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	240015ac 	.word	0x240015ac

08001254 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001258:	4802      	ldr	r0, [pc, #8]	@ (8001264 <USART3_IRQHandler+0x10>)
 800125a:	f009 fc47 	bl	800aaec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	24001640 	.word	0x24001640

08001268 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JoySW_Pin);
 800126c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001270:	f005 fad7 	bl	8006822 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}

08001278 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800127c:	4802      	ldr	r0, [pc, #8]	@ (8001288 <TIM6_DAC_IRQHandler+0x10>)
 800127e:	f009 f925 	bl	800a4cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	2400155c 	.word	0x2400155c

0800128c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001290:	4802      	ldr	r0, [pc, #8]	@ (800129c <DMA2_Stream1_IRQHandler+0x10>)
 8001292:	f003 fdeb 	bl	8004e6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	240016d4 	.word	0x240016d4

080012a0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80012a4:	4802      	ldr	r0, [pc, #8]	@ (80012b0 <DMA2_Stream2_IRQHandler+0x10>)
 80012a6:	f003 fde1 	bl	8004e6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	2400174c 	.word	0x2400174c

080012b4 <_kill>:
{
  return 1;
}

int _kill(int pid, int sig)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012be:	f012 fc7f 	bl	8013bc0 <__errno>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2216      	movs	r2, #22
 80012c6:	601a      	str	r2, [r3, #0]
  return -1;
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <_exit>:

void _exit (int status)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffe7 	bl	80012b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80012e6:	bf00      	nop
 80012e8:	e7fd      	b.n	80012e6 <_exit+0x12>

080012ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b086      	sub	sp, #24
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	60f8      	str	r0, [r7, #12]
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]
 80012fa:	e00a      	b.n	8001312 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012fc:	f3af 8000 	nop.w
 8001300:	4601      	mov	r1, r0
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	1c5a      	adds	r2, r3, #1
 8001306:	60ba      	str	r2, [r7, #8]
 8001308:	b2ca      	uxtb	r2, r1
 800130a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	3301      	adds	r3, #1
 8001310:	617b      	str	r3, [r7, #20]
 8001312:	697a      	ldr	r2, [r7, #20]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	429a      	cmp	r2, r3
 8001318:	dbf0      	blt.n	80012fc <_read+0x12>
  }

  return len;
 800131a:	687b      	ldr	r3, [r7, #4]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3718      	adds	r7, #24
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
 8001334:	e009      	b.n	800134a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	1c5a      	adds	r2, r3, #1
 800133a:	60ba      	str	r2, [r7, #8]
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	4618      	mov	r0, r3
 8001340:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	3301      	adds	r3, #1
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	697a      	ldr	r2, [r7, #20]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	429a      	cmp	r2, r3
 8001350:	dbf1      	blt.n	8001336 <_write+0x12>
  }
  return len;
 8001352:	687b      	ldr	r3, [r7, #4]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <_close>:

int _close(int file)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001364:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001368:	4618      	mov	r0, r3
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr

08001374 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001384:	605a      	str	r2, [r3, #4]
  return 0;
 8001386:	2300      	movs	r3, #0
}
 8001388:	4618      	mov	r0, r3
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <_isatty>:

int _isatty(int file)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800139c:	2301      	movs	r3, #1
}
 800139e:	4618      	mov	r0, r3
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013aa:	b480      	push	{r7}
 80013ac:	b085      	sub	sp, #20
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	60f8      	str	r0, [r7, #12]
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013b6:	2300      	movs	r3, #0
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013cc:	4a14      	ldr	r2, [pc, #80]	@ (8001420 <_sbrk+0x5c>)
 80013ce:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <_sbrk+0x60>)
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013d8:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <_sbrk+0x64>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d102      	bne.n	80013e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e0:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <_sbrk+0x64>)
 80013e2:	4a12      	ldr	r2, [pc, #72]	@ (800142c <_sbrk+0x68>)
 80013e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013e6:	4b10      	ldr	r3, [pc, #64]	@ (8001428 <_sbrk+0x64>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4413      	add	r3, r2
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d207      	bcs.n	8001404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013f4:	f012 fbe4 	bl	8013bc0 <__errno>
 80013f8:	4603      	mov	r3, r0
 80013fa:	220c      	movs	r2, #12
 80013fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001402:	e009      	b.n	8001418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001404:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800140a:	4b07      	ldr	r3, [pc, #28]	@ (8001428 <_sbrk+0x64>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4413      	add	r3, r2
 8001412:	4a05      	ldr	r2, [pc, #20]	@ (8001428 <_sbrk+0x64>)
 8001414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001416:	68fb      	ldr	r3, [r7, #12]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	24080000 	.word	0x24080000
 8001424:	00000400 	.word	0x00000400
 8001428:	240015a8 	.word	0x240015a8
 800142c:	24033530 	.word	0x24033530

08001430 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001434:	4b37      	ldr	r3, [pc, #220]	@ (8001514 <SystemInit+0xe4>)
 8001436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800143a:	4a36      	ldr	r2, [pc, #216]	@ (8001514 <SystemInit+0xe4>)
 800143c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001440:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001444:	4b34      	ldr	r3, [pc, #208]	@ (8001518 <SystemInit+0xe8>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 030f 	and.w	r3, r3, #15
 800144c:	2b06      	cmp	r3, #6
 800144e:	d807      	bhi.n	8001460 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001450:	4b31      	ldr	r3, [pc, #196]	@ (8001518 <SystemInit+0xe8>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f023 030f 	bic.w	r3, r3, #15
 8001458:	4a2f      	ldr	r2, [pc, #188]	@ (8001518 <SystemInit+0xe8>)
 800145a:	f043 0307 	orr.w	r3, r3, #7
 800145e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001460:	4b2e      	ldr	r3, [pc, #184]	@ (800151c <SystemInit+0xec>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a2d      	ldr	r2, [pc, #180]	@ (800151c <SystemInit+0xec>)
 8001466:	f043 0301 	orr.w	r3, r3, #1
 800146a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800146c:	4b2b      	ldr	r3, [pc, #172]	@ (800151c <SystemInit+0xec>)
 800146e:	2200      	movs	r2, #0
 8001470:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001472:	4b2a      	ldr	r3, [pc, #168]	@ (800151c <SystemInit+0xec>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4929      	ldr	r1, [pc, #164]	@ (800151c <SystemInit+0xec>)
 8001478:	4b29      	ldr	r3, [pc, #164]	@ (8001520 <SystemInit+0xf0>)
 800147a:	4013      	ands	r3, r2
 800147c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800147e:	4b26      	ldr	r3, [pc, #152]	@ (8001518 <SystemInit+0xe8>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	2b00      	cmp	r3, #0
 8001488:	d007      	beq.n	800149a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800148a:	4b23      	ldr	r3, [pc, #140]	@ (8001518 <SystemInit+0xe8>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f023 030f 	bic.w	r3, r3, #15
 8001492:	4a21      	ldr	r2, [pc, #132]	@ (8001518 <SystemInit+0xe8>)
 8001494:	f043 0307 	orr.w	r3, r3, #7
 8001498:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800149a:	4b20      	ldr	r3, [pc, #128]	@ (800151c <SystemInit+0xec>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80014a0:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <SystemInit+0xec>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80014a6:	4b1d      	ldr	r3, [pc, #116]	@ (800151c <SystemInit+0xec>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80014ac:	4b1b      	ldr	r3, [pc, #108]	@ (800151c <SystemInit+0xec>)
 80014ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001524 <SystemInit+0xf4>)
 80014b0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80014b2:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <SystemInit+0xec>)
 80014b4:	4a1c      	ldr	r2, [pc, #112]	@ (8001528 <SystemInit+0xf8>)
 80014b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80014b8:	4b18      	ldr	r3, [pc, #96]	@ (800151c <SystemInit+0xec>)
 80014ba:	4a1c      	ldr	r2, [pc, #112]	@ (800152c <SystemInit+0xfc>)
 80014bc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80014be:	4b17      	ldr	r3, [pc, #92]	@ (800151c <SystemInit+0xec>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80014c4:	4b15      	ldr	r3, [pc, #84]	@ (800151c <SystemInit+0xec>)
 80014c6:	4a19      	ldr	r2, [pc, #100]	@ (800152c <SystemInit+0xfc>)
 80014c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80014ca:	4b14      	ldr	r3, [pc, #80]	@ (800151c <SystemInit+0xec>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80014d0:	4b12      	ldr	r3, [pc, #72]	@ (800151c <SystemInit+0xec>)
 80014d2:	4a16      	ldr	r2, [pc, #88]	@ (800152c <SystemInit+0xfc>)
 80014d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80014d6:	4b11      	ldr	r3, [pc, #68]	@ (800151c <SystemInit+0xec>)
 80014d8:	2200      	movs	r2, #0
 80014da:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <SystemInit+0xec>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a0e      	ldr	r2, [pc, #56]	@ (800151c <SystemInit+0xec>)
 80014e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014e6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80014e8:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <SystemInit+0xec>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80014ee:	4b10      	ldr	r3, [pc, #64]	@ (8001530 <SystemInit+0x100>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <SystemInit+0x104>)
 80014f4:	4013      	ands	r3, r2
 80014f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80014fa:	d202      	bcs.n	8001502 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80014fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <SystemInit+0x108>)
 80014fe:	2201      	movs	r2, #1
 8001500:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001502:	4b0e      	ldr	r3, [pc, #56]	@ (800153c <SystemInit+0x10c>)
 8001504:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001508:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	e000ed00 	.word	0xe000ed00
 8001518:	52002000 	.word	0x52002000
 800151c:	58024400 	.word	0x58024400
 8001520:	eaf6ed7f 	.word	0xeaf6ed7f
 8001524:	02020200 	.word	0x02020200
 8001528:	01ff0000 	.word	0x01ff0000
 800152c:	01010280 	.word	0x01010280
 8001530:	5c001000 	.word	0x5c001000
 8001534:	ffff0000 	.word	0xffff0000
 8001538:	51008108 	.word	0x51008108
 800153c:	52004000 	.word	0x52004000

08001540 <StartTaskControle>:
  * @brief  TaskControle task function.
  * @param  argument: not used.
  * @retval None
  */
void StartTaskControle(void *argument)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b096      	sub	sp, #88	@ 0x58
 8001544:	af02      	add	r7, sp, #8
 8001546:	6078      	str	r0, [r7, #4]
  // Local variables -- START
  unsigned char ucControlMode;
  unsigned char ucFlagFullMsg;

  // Joystick calibration
  unsigned int uiX0   = 33970;
 8001548:	f248 43b2 	movw	r3, #33970	@ 0x84b2
 800154c:	64bb      	str	r3, [r7, #72]	@ 0x48
  unsigned int uiXMin = 1057;
 800154e:	f240 4321 	movw	r3, #1057	@ 0x421
 8001552:	647b      	str	r3, [r7, #68]	@ 0x44
  unsigned int uiXMax = 65535;
 8001554:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001558:	643b      	str	r3, [r7, #64]	@ 0x40
  unsigned int uiY0   = 33580;
 800155a:	f248 332c 	movw	r3, #33580	@ 0x832c
 800155e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  unsigned int uiYMin = 1062;
 8001560:	f240 4326 	movw	r3, #1062	@ 0x426
 8001564:	63bb      	str	r3, [r7, #56]	@ 0x38
  unsigned int uiYMax = 65535;
 8001566:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800156a:	637b      	str	r3, [r7, #52]	@ 0x34

  // Return flags
  unsigned int uiFlags = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	633b      	str	r3, [r7, #48]	@ 0x30
  unsigned char ucTxMsgToCarla[MSG_TO_CARLA_SIZE];

  // Local variables -- END

  // Initialization of DMA RX in circular mode
  HAL_UART_Receive_DMA(&huart2, ucDmaBuffer, UART2_DMA_BUFFER_SIZE);
 8001570:	2213      	movs	r2, #19
 8001572:	497c      	ldr	r1, [pc, #496]	@ (8001764 <StartTaskControle+0x224>)
 8001574:	487c      	ldr	r0, [pc, #496]	@ (8001768 <StartTaskControle+0x228>)
 8001576:	f009 fa6d 	bl	800aa54 <HAL_UART_Receive_DMA>

  // Initialization of operation mode
  ucControlMode = MANUAL; // ! MANUAL for testing joy + UART
 800157a:	2302      	movs	r3, #2
 800157c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  // Task loop
  for(;;)
  {

    // Looking fot operation mode change by Autoware -- START
	uiFlags = osThreadFlagsGet();
 8001580:	f00b fb44 	bl	800cc0c <osThreadFlagsGet>
 8001584:	6338      	str	r0, [r7, #48]	@ 0x30
    uiFlags = osThreadFlagsWait(0x11, osFlagsWaitAny, 0);
 8001586:	2200      	movs	r2, #0
 8001588:	2100      	movs	r1, #0
 800158a:	2011      	movs	r0, #17
 800158c:	f00b fb5f 	bl	800cc4e <osThreadFlagsWait>
 8001590:	6338      	str	r0, [r7, #48]	@ 0x30

    if(0x01 == uiFlags)
 8001592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001594:	2b01      	cmp	r3, #1
 8001596:	d102      	bne.n	800159e <StartTaskControle+0x5e>
    {
      ucControlMode = AUTOWARE;
 8001598:	2301      	movs	r3, #1
 800159a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    }

    if(0x10 == uiFlags)
 800159e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015a0:	2b10      	cmp	r3, #16
 80015a2:	d102      	bne.n	80015aa <StartTaskControle+0x6a>
    {
      ucControlMode = MANUAL;
 80015a4:	2302      	movs	r3, #2
 80015a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    }
    // Looking for operation mode change by Autoware -- END

    // Looking for operation mode change by JoySW -- START
    uiFlags = osThreadFlagsGet();
 80015aa:	f00b fb2f 	bl	800cc0c <osThreadFlagsGet>
 80015ae:	6338      	str	r0, [r7, #48]	@ 0x30
    uiFlags = osThreadFlagsWait(0x1000, osFlagsWaitAll, 0);
 80015b0:	2200      	movs	r2, #0
 80015b2:	2101      	movs	r1, #1
 80015b4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80015b8:	f00b fb49 	bl	800cc4e <osThreadFlagsWait>
 80015bc:	6338      	str	r0, [r7, #48]	@ 0x30


    if(0x1000 == uiFlags)
 80015be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015c4:	d11a      	bne.n	80015fc <StartTaskControle+0xbc>
    {
      if(AUTOWARE == ucControlMode)
 80015c6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d109      	bne.n	80015e2 <StartTaskControle+0xa2>
      {
      ucControlMode = MANUAL;
 80015ce:	2302      	movs	r3, #2
 80015d0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      osThreadFlagsSet(TaskMicroAutowaHandle, 0x10);
 80015d4:	4b65      	ldr	r3, [pc, #404]	@ (800176c <StartTaskControle+0x22c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2110      	movs	r1, #16
 80015da:	4618      	mov	r0, r3
 80015dc:	f00b fac8 	bl	800cb70 <osThreadFlagsSet>
 80015e0:	e00c      	b.n	80015fc <StartTaskControle+0xbc>
      }
      else if(MANUAL == ucControlMode)
 80015e2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d108      	bne.n	80015fc <StartTaskControle+0xbc>
      {
      ucControlMode = AUTOWARE;
 80015ea:	2301      	movs	r3, #1
 80015ec:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      osThreadFlagsSet(TaskMicroAutowaHandle, 0x01);
 80015f0:	4b5e      	ldr	r3, [pc, #376]	@ (800176c <StartTaskControle+0x22c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2101      	movs	r1, #1
 80015f6:	4618      	mov	r0, r3
 80015f8:	f00b faba 	bl	800cb70 <osThreadFlagsSet>
      }
    }
    // Looking for operation mode change by JoySW -- END

    // Autonomous mode (AUTOWARE) routine -- START
    if(AUTOWARE == ucControlMode)
 80015fc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001600:	2b01      	cmp	r3, #1
 8001602:	d172      	bne.n	80016ea <StartTaskControle+0x1aa>
    {
      // Setting driving mode lights
	  vDrivingModeLights(ucControlMode);
 8001604:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001608:	4618      	mov	r0, r3
 800160a:	f000 fc53 	bl	8001eb4 <vDrivingModeLights>

      // WAIT for flag to sync xControlAction update
  	  uiFlags = osThreadFlagsGet();
 800160e:	f00b fafd 	bl	800cc0c <osThreadFlagsGet>
 8001612:	6338      	str	r0, [r7, #48]	@ 0x30
      uiFlags = osThreadFlagsWait(0x100, osFlagsWaitAll, TIMEOUT_GET_CONTROL_ACTION);
 8001614:	221e      	movs	r2, #30
 8001616:	2101      	movs	r1, #1
 8001618:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800161c:	f00b fb17 	bl	800cc4e <osThreadFlagsWait>
 8001620:	6338      	str	r0, [r7, #48]	@ 0x30
      if(osFlagsErrorTimeout == uiFlags)
      {
      // Deu ruim timeout
      }

      if(0x100 == uiFlags)
 8001622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001624:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001628:	d15f      	bne.n	80016ea <StartTaskControle+0x1aa>
      {
        osMutexAcquire(MutexControlActionHandle, osWaitForever);
 800162a:	4b51      	ldr	r3, [pc, #324]	@ (8001770 <StartTaskControle+0x230>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001632:	4618      	mov	r0, r3
 8001634:	f00b fc2d 	bl	800ce92 <osMutexAcquire>
        vGetStringFromControlAction(xControlAction, ucTxMsgToCarla);
 8001638:	4b4e      	ldr	r3, [pc, #312]	@ (8001774 <StartTaskControle+0x234>)
 800163a:	f107 020c 	add.w	r2, r7, #12
 800163e:	9201      	str	r2, [sp, #4]
 8001640:	691a      	ldr	r2, [r3, #16]
 8001642:	9200      	str	r2, [sp, #0]
 8001644:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001646:	f000 fbb5 	bl	8001db4 <vGetStringFromControlAction>
        osMutexRelease(MutexControlActionHandle);
 800164a:	4b49      	ldr	r3, [pc, #292]	@ (8001770 <StartTaskControle+0x230>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4618      	mov	r0, r3
 8001650:	f00b fc6a 	bl	800cf28 <osMutexRelease>

        // Send cTxMsgToCarla to CARLA
        HAL_UART_Transmit_DMA(&huart2, ucTxMsgToCarla, strlen((char * ) ucTxMsgToCarla));
 8001654:	f107 030c 	add.w	r3, r7, #12
 8001658:	4618      	mov	r0, r3
 800165a:	f7fe fe4b 	bl	80002f4 <strlen>
 800165e:	4603      	mov	r3, r0
 8001660:	b29a      	uxth	r2, r3
 8001662:	f107 030c 	add.w	r3, r7, #12
 8001666:	4619      	mov	r1, r3
 8001668:	483f      	ldr	r0, [pc, #252]	@ (8001768 <StartTaskControle+0x228>)
 800166a:	f009 f973 	bl	800a954 <HAL_UART_Transmit_DMA>

        // Recieve data from CARLA

        osMutexAcquire(MutexControlSignalHandle, osWaitForever);
 800166e:	4b42      	ldr	r3, [pc, #264]	@ (8001778 <StartTaskControle+0x238>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001676:	4618      	mov	r0, r3
 8001678:	f00b fc0b 	bl	800ce92 <osMutexAcquire>
        xControlSignal.fThrottle = xControlAction.fTrottle;
 800167c:	4b3d      	ldr	r3, [pc, #244]	@ (8001774 <StartTaskControle+0x234>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a3e      	ldr	r2, [pc, #248]	@ (800177c <StartTaskControle+0x23c>)
 8001682:	6013      	str	r3, [r2, #0]
        xControlSignal.fBrake = xControlAction.fBrake;
 8001684:	4b3b      	ldr	r3, [pc, #236]	@ (8001774 <StartTaskControle+0x234>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	4a3c      	ldr	r2, [pc, #240]	@ (800177c <StartTaskControle+0x23c>)
 800168a:	6053      	str	r3, [r2, #4]
        xControlSignal.fSteeringAngle = xControlAction.fSteeringAngle;
 800168c:	4b39      	ldr	r3, [pc, #228]	@ (8001774 <StartTaskControle+0x234>)
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	4a3a      	ldr	r2, [pc, #232]	@ (800177c <StartTaskControle+0x23c>)
 8001692:	6093      	str	r3, [r2, #8]
        xControlSignal.ucManualGearShift = xControlAction.ucManualGearShift;
 8001694:	4b37      	ldr	r3, [pc, #220]	@ (8001774 <StartTaskControle+0x234>)
 8001696:	7b9a      	ldrb	r2, [r3, #14]
 8001698:	4b38      	ldr	r3, [pc, #224]	@ (800177c <StartTaskControle+0x23c>)
 800169a:	739a      	strb	r2, [r3, #14]
        xControlSignal.ucHandBrake = xControlAction.ucHandBrake;
 800169c:	4b35      	ldr	r3, [pc, #212]	@ (8001774 <StartTaskControle+0x234>)
 800169e:	7b1a      	ldrb	r2, [r3, #12]
 80016a0:	4b36      	ldr	r3, [pc, #216]	@ (800177c <StartTaskControle+0x23c>)
 80016a2:	731a      	strb	r2, [r3, #12]
        xControlSignal.ucReverse = xControlAction.ucReverse;
 80016a4:	4b33      	ldr	r3, [pc, #204]	@ (8001774 <StartTaskControle+0x234>)
 80016a6:	7b5a      	ldrb	r2, [r3, #13]
 80016a8:	4b34      	ldr	r3, [pc, #208]	@ (800177c <StartTaskControle+0x23c>)
 80016aa:	735a      	strb	r2, [r3, #13]
        xControlSignal.ucControlMode = AUTOWARE;
 80016ac:	4b33      	ldr	r3, [pc, #204]	@ (800177c <StartTaskControle+0x23c>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	741a      	strb	r2, [r3, #16]
        xControlSignal.ucGear = xVehicleStatus.ucGear;
 80016b2:	4b33      	ldr	r3, [pc, #204]	@ (8001780 <StartTaskControle+0x240>)
 80016b4:	7b1a      	ldrb	r2, [r3, #12]
 80016b6:	4b31      	ldr	r3, [pc, #196]	@ (800177c <StartTaskControle+0x23c>)
 80016b8:	73da      	strb	r2, [r3, #15]
        xControlSignal.fLongSpeed = xVehicleStatus.xLongSpeed.fFloat;
 80016ba:	4b31      	ldr	r3, [pc, #196]	@ (8001780 <StartTaskControle+0x240>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a2f      	ldr	r2, [pc, #188]	@ (800177c <StartTaskControle+0x23c>)
 80016c0:	6153      	str	r3, [r2, #20]
        xControlSignal.fLatSpeed = xVehicleStatus.xLatSpeed.fFloat;
 80016c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001780 <StartTaskControle+0x240>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	4a2d      	ldr	r2, [pc, #180]	@ (800177c <StartTaskControle+0x23c>)
 80016c8:	6193      	str	r3, [r2, #24]
        xControlSignal.fHeadingRate = xVehicleStatus.xHeadingRate.fFloat;
 80016ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001780 <StartTaskControle+0x240>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	4a2b      	ldr	r2, [pc, #172]	@ (800177c <StartTaskControle+0x23c>)
 80016d0:	61d3      	str	r3, [r2, #28]
        osMutexRelease(MutexControlSignalHandle);
 80016d2:	4b29      	ldr	r3, [pc, #164]	@ (8001778 <StartTaskControle+0x238>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f00b fc26 	bl	800cf28 <osMutexRelease>

        osThreadFlagsSet(TaskMicroAutowaHandle, 0x100);
 80016dc:	4b23      	ldr	r3, [pc, #140]	@ (800176c <StartTaskControle+0x22c>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016e4:	4618      	mov	r0, r3
 80016e6:	f00b fa43 	bl	800cb70 <osThreadFlagsSet>
    }
    // Autonomous mode (AUTOWARE) routine -- END


    // Manual mode (MANUAL) routine -- START
    if(MANUAL == ucControlMode)
 80016ea:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	f47f af46 	bne.w	8001580 <StartTaskControle+0x40>
    {
      // Setting driving mode lights
  	  vDrivingModeLights(ucControlMode);
 80016f4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 fbdb 	bl	8001eb4 <vDrivingModeLights>

      // Joystick read block -- START
      fJoyXAxis = fGetJoyPostition((unsigned int) uiADC1Buffer[0], uiX0, uiXMax, uiXMin);
 80016fe:	4b21      	ldr	r3, [pc, #132]	@ (8001784 <StartTaskControle+0x244>)
 8001700:	6818      	ldr	r0, [r3, #0]
 8001702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001704:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001706:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001708:	f000 fb20 	bl	8001d4c <fGetJoyPostition>
 800170c:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
      fJoyYAxis = fGetJoyPostition((unsigned int) uiADC1Buffer[1], uiY0, uiYMax, uiYMin);
 8001710:	4b1c      	ldr	r3, [pc, #112]	@ (8001784 <StartTaskControle+0x244>)
 8001712:	6858      	ldr	r0, [r3, #4]
 8001714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001716:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001718:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800171a:	f000 fb17 	bl	8001d4c <fGetJoyPostition>
 800171e:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

      osMutexAcquire(MutexControlActionHandle, osWaitForever);
 8001722:	4b13      	ldr	r3, [pc, #76]	@ (8001770 <StartTaskControle+0x230>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800172a:	4618      	mov	r0, r3
 800172c:	f00b fbb1 	bl	800ce92 <osMutexAcquire>
      xControlAction.fTrottle = (fJoyYAxis > 0) ? fJoyYAxis*MAX_TROTTLE : 0.0;
 8001730:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001734:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800173c:	dd01      	ble.n	8001742 <StartTaskControle+0x202>
 800173e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001740:	e001      	b.n	8001746 <StartTaskControle+0x206>
 8001742:	f04f 0300 	mov.w	r3, #0
 8001746:	4a0b      	ldr	r2, [pc, #44]	@ (8001774 <StartTaskControle+0x234>)
 8001748:	6013      	str	r3, [r2, #0]
      xControlAction.fBrake = (fJoyYAxis < 0) ? -fJoyYAxis*MAX_BRAKE : 0.0;
 800174a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800174e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001756:	d519      	bpl.n	800178c <StartTaskControle+0x24c>
 8001758:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800175c:	eef1 7a67 	vneg.f32	s15, s15
 8001760:	e016      	b.n	8001790 <StartTaskControle+0x250>
 8001762:	bf00      	nop
 8001764:	24001548 	.word	0x24001548
 8001768:	240015ac 	.word	0x240015ac
 800176c:	240014e8 	.word	0x240014e8
 8001770:	240014f0 	.word	0x240014f0
 8001774:	24001504 	.word	0x24001504
 8001778:	240014ec 	.word	0x240014ec
 800177c:	24001518 	.word	0x24001518
 8001780:	24001538 	.word	0x24001538
 8001784:	240014f8 	.word	0x240014f8
 8001788:	00000000 	.word	0x00000000
 800178c:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 8001788 <StartTaskControle+0x248>
 8001790:	4b3b      	ldr	r3, [pc, #236]	@ (8001880 <StartTaskControle+0x340>)
 8001792:	edc3 7a01 	vstr	s15, [r3, #4]
      xControlAction.fSteeringAngle = fJoyXAxis*MAX_STEERING_ANGLE;
 8001796:	4a3a      	ldr	r2, [pc, #232]	@ (8001880 <StartTaskControle+0x340>)
 8001798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800179a:	6093      	str	r3, [r2, #8]
      xControlAction.ucManualGearShift = 0;
 800179c:	4b38      	ldr	r3, [pc, #224]	@ (8001880 <StartTaskControle+0x340>)
 800179e:	2200      	movs	r2, #0
 80017a0:	739a      	strb	r2, [r3, #14]
      xControlAction.ucHandBrake = 0;
 80017a2:	4b37      	ldr	r3, [pc, #220]	@ (8001880 <StartTaskControle+0x340>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	731a      	strb	r2, [r3, #12]
      xControlAction.ucReverse = 0;
 80017a8:	4b35      	ldr	r3, [pc, #212]	@ (8001880 <StartTaskControle+0x340>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	735a      	strb	r2, [r3, #13]
      xControlAction.ucControlMode = MANUAL;
 80017ae:	4b34      	ldr	r3, [pc, #208]	@ (8001880 <StartTaskControle+0x340>)
 80017b0:	2202      	movs	r2, #2
 80017b2:	741a      	strb	r2, [r3, #16]
      xControlAction.ucGear = 1;
 80017b4:	4b32      	ldr	r3, [pc, #200]	@ (8001880 <StartTaskControle+0x340>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	73da      	strb	r2, [r3, #15]

      vGetStringFromControlAction(xControlAction, ucTxMsgToCarla);
 80017ba:	4b31      	ldr	r3, [pc, #196]	@ (8001880 <StartTaskControle+0x340>)
 80017bc:	f107 020c 	add.w	r2, r7, #12
 80017c0:	9201      	str	r2, [sp, #4]
 80017c2:	691a      	ldr	r2, [r3, #16]
 80017c4:	9200      	str	r2, [sp, #0]
 80017c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017c8:	f000 faf4 	bl	8001db4 <vGetStringFromControlAction>

      osMutexRelease(MutexControlActionHandle);
 80017cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001884 <StartTaskControle+0x344>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f00b fba9 	bl	800cf28 <osMutexRelease>

      // Send cTxMsgToCarla to CARLA
      //if(huart2.gState == HAL_UART_STATE_READY)
      //{
        HAL_UART_Transmit_DMA(&huart2, ucTxMsgToCarla, MSG_TO_CARLA_SIZE);
 80017d6:	f107 030c 	add.w	r3, r7, #12
 80017da:	221a      	movs	r2, #26
 80017dc:	4619      	mov	r1, r3
 80017de:	482a      	ldr	r0, [pc, #168]	@ (8001888 <StartTaskControle+0x348>)
 80017e0:	f009 f8b8 	bl	800a954 <HAL_UART_Transmit_DMA>
      //}

      // Wait CARLA full msg xVehicleStatusRx
  	  uiFlags = osThreadFlagsGet();
 80017e4:	f00b fa12 	bl	800cc0c <osThreadFlagsGet>
 80017e8:	6338      	str	r0, [r7, #48]	@ 0x30
      uiFlags = osThreadFlagsWait(0x10000, osFlagsWaitAll, TIMEOUT_GET_CARLA_RX);
 80017ea:	2214      	movs	r2, #20
 80017ec:	2101      	movs	r1, #1
 80017ee:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80017f2:	f00b fa2c 	bl	800cc4e <osThreadFlagsWait>
 80017f6:	6338      	str	r0, [r7, #48]	@ 0x30
      if(osFlagsErrorTimeout == uiFlags)
      {
      // Deu ruim timeout

      }
      uiFlags = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	633b      	str	r3, [r7, #48]	@ 0x30

      // Empacota xControlSignal

      osMutexAcquire(MutexControlSignalHandle, osWaitForever);
 80017fc:	4b23      	ldr	r3, [pc, #140]	@ (800188c <StartTaskControle+0x34c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001804:	4618      	mov	r0, r3
 8001806:	f00b fb44 	bl	800ce92 <osMutexAcquire>
      xControlSignal.fThrottle = xControlAction.fTrottle;
 800180a:	4b1d      	ldr	r3, [pc, #116]	@ (8001880 <StartTaskControle+0x340>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a20      	ldr	r2, [pc, #128]	@ (8001890 <StartTaskControle+0x350>)
 8001810:	6013      	str	r3, [r2, #0]
      xControlSignal.fBrake = xControlAction.fBrake;
 8001812:	4b1b      	ldr	r3, [pc, #108]	@ (8001880 <StartTaskControle+0x340>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4a1e      	ldr	r2, [pc, #120]	@ (8001890 <StartTaskControle+0x350>)
 8001818:	6053      	str	r3, [r2, #4]
      xControlSignal.fSteeringAngle = xControlAction.fSteeringAngle;
 800181a:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <StartTaskControle+0x340>)
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	4a1c      	ldr	r2, [pc, #112]	@ (8001890 <StartTaskControle+0x350>)
 8001820:	6093      	str	r3, [r2, #8]
      xControlSignal.ucManualGearShift = xControlAction.ucManualGearShift;
 8001822:	4b17      	ldr	r3, [pc, #92]	@ (8001880 <StartTaskControle+0x340>)
 8001824:	7b9a      	ldrb	r2, [r3, #14]
 8001826:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <StartTaskControle+0x350>)
 8001828:	739a      	strb	r2, [r3, #14]
      xControlSignal.ucHandBrake = xControlAction.ucHandBrake;
 800182a:	4b15      	ldr	r3, [pc, #84]	@ (8001880 <StartTaskControle+0x340>)
 800182c:	7b1a      	ldrb	r2, [r3, #12]
 800182e:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <StartTaskControle+0x350>)
 8001830:	731a      	strb	r2, [r3, #12]
      xControlSignal.ucReverse = xControlAction.ucReverse;
 8001832:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <StartTaskControle+0x340>)
 8001834:	7b5a      	ldrb	r2, [r3, #13]
 8001836:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <StartTaskControle+0x350>)
 8001838:	735a      	strb	r2, [r3, #13]
      xControlSignal.ucControlMode = MANUAL;
 800183a:	4b15      	ldr	r3, [pc, #84]	@ (8001890 <StartTaskControle+0x350>)
 800183c:	2202      	movs	r2, #2
 800183e:	741a      	strb	r2, [r3, #16]
      xControlSignal.ucGear = xVehicleStatus.ucGear;
 8001840:	4b14      	ldr	r3, [pc, #80]	@ (8001894 <StartTaskControle+0x354>)
 8001842:	7b1a      	ldrb	r2, [r3, #12]
 8001844:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <StartTaskControle+0x350>)
 8001846:	73da      	strb	r2, [r3, #15]
      xControlSignal.fLongSpeed = xVehicleStatus.xLongSpeed.fFloat;
 8001848:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <StartTaskControle+0x354>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a10      	ldr	r2, [pc, #64]	@ (8001890 <StartTaskControle+0x350>)
 800184e:	6153      	str	r3, [r2, #20]
      xControlSignal.fLatSpeed = xVehicleStatus.xLatSpeed.fFloat;
 8001850:	4b10      	ldr	r3, [pc, #64]	@ (8001894 <StartTaskControle+0x354>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	4a0e      	ldr	r2, [pc, #56]	@ (8001890 <StartTaskControle+0x350>)
 8001856:	6193      	str	r3, [r2, #24]
      xControlSignal.fHeadingRate = xVehicleStatus.xHeadingRate.fFloat;
 8001858:	4b0e      	ldr	r3, [pc, #56]	@ (8001894 <StartTaskControle+0x354>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	4a0c      	ldr	r2, [pc, #48]	@ (8001890 <StartTaskControle+0x350>)
 800185e:	61d3      	str	r3, [r2, #28]
      osMutexRelease(MutexControlSignalHandle);
 8001860:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <StartTaskControle+0x34c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4618      	mov	r0, r3
 8001866:	f00b fb5f 	bl	800cf28 <osMutexRelease>

      osThreadFlagsSet(TaskMicroAutowaHandle, 0x100);
 800186a:	4b0b      	ldr	r3, [pc, #44]	@ (8001898 <StartTaskControle+0x358>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001872:	4618      	mov	r0, r3
 8001874:	f00b f97c 	bl	800cb70 <osThreadFlagsSet>

      // WAIT
      osDelay(200);
 8001878:	20c8      	movs	r0, #200	@ 0xc8
 800187a:	f00b fa69 	bl	800cd50 <osDelay>
	uiFlags = osThreadFlagsGet();
 800187e:	e67f      	b.n	8001580 <StartTaskControle+0x40>
 8001880:	24001504 	.word	0x24001504
 8001884:	240014f0 	.word	0x240014f0
 8001888:	240015ac 	.word	0x240015ac
 800188c:	240014ec 	.word	0x240014ec
 8001890:	24001518 	.word	0x24001518
 8001894:	24001538 	.word	0x24001538
 8001898:	240014e8 	.word	0x240014e8

0800189c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018a0:	4b22      	ldr	r3, [pc, #136]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018a2:	4a23      	ldr	r2, [pc, #140]	@ (8001930 <MX_USART2_UART_Init+0x94>)
 80018a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80018a6:	4b21      	ldr	r3, [pc, #132]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018a8:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80018ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018ae:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018b4:	4b1d      	ldr	r3, [pc, #116]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018ba:	4b1c      	ldr	r3, [pc, #112]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018c0:	4b1a      	ldr	r3, [pc, #104]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018c2:	220c      	movs	r2, #12
 80018c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018c6:	4b19      	ldr	r3, [pc, #100]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018cc:	4b17      	ldr	r3, [pc, #92]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018d2:	4b16      	ldr	r3, [pc, #88]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018d8:	4b14      	ldr	r3, [pc, #80]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018da:	2200      	movs	r2, #0
 80018dc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018de:	4b13      	ldr	r3, [pc, #76]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018e4:	4811      	ldr	r0, [pc, #68]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018e6:	f008 ffe5 	bl	800a8b4 <HAL_UART_Init>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80018f0:	f7ff fbe6 	bl	80010c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018f4:	2100      	movs	r1, #0
 80018f6:	480d      	ldr	r0, [pc, #52]	@ (800192c <MX_USART2_UART_Init+0x90>)
 80018f8:	f00a ff3a 	bl	800c770 <HAL_UARTEx_SetTxFifoThreshold>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001902:	f7ff fbdd 	bl	80010c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001906:	2100      	movs	r1, #0
 8001908:	4808      	ldr	r0, [pc, #32]	@ (800192c <MX_USART2_UART_Init+0x90>)
 800190a:	f00a ff6f 	bl	800c7ec <HAL_UARTEx_SetRxFifoThreshold>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001914:	f7ff fbd4 	bl	80010c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001918:	4804      	ldr	r0, [pc, #16]	@ (800192c <MX_USART2_UART_Init+0x90>)
 800191a:	f00a fef0 	bl	800c6fe <HAL_UARTEx_DisableFifoMode>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001924:	f7ff fbcc 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}
 800192c:	240015ac 	.word	0x240015ac
 8001930:	40004400 	.word	0x40004400

08001934 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001938:	4b22      	ldr	r3, [pc, #136]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 800193a:	4a23      	ldr	r2, [pc, #140]	@ (80019c8 <MX_USART3_UART_Init+0x94>)
 800193c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 800193e:	4b21      	ldr	r3, [pc, #132]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 8001940:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001944:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001946:	4b1f      	ldr	r3, [pc, #124]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800194c:	4b1d      	ldr	r3, [pc, #116]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001952:	4b1c      	ldr	r3, [pc, #112]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 8001954:	2200      	movs	r2, #0
 8001956:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001958:	4b1a      	ldr	r3, [pc, #104]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 800195a:	220c      	movs	r2, #12
 800195c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800195e:	4b19      	ldr	r3, [pc, #100]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 8001960:	2200      	movs	r2, #0
 8001962:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001964:	4b17      	ldr	r3, [pc, #92]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 8001966:	2200      	movs	r2, #0
 8001968:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800196a:	4b16      	ldr	r3, [pc, #88]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 800196c:	2200      	movs	r2, #0
 800196e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001970:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 8001972:	2200      	movs	r2, #0
 8001974:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001976:	4b13      	ldr	r3, [pc, #76]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 8001978:	2200      	movs	r2, #0
 800197a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800197c:	4811      	ldr	r0, [pc, #68]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 800197e:	f008 ff99 	bl	800a8b4 <HAL_UART_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001988:	f7ff fb9a 	bl	80010c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800198c:	2100      	movs	r1, #0
 800198e:	480d      	ldr	r0, [pc, #52]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 8001990:	f00a feee 	bl	800c770 <HAL_UARTEx_SetTxFifoThreshold>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800199a:	f7ff fb91 	bl	80010c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800199e:	2100      	movs	r1, #0
 80019a0:	4808      	ldr	r0, [pc, #32]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 80019a2:	f00a ff23 	bl	800c7ec <HAL_UARTEx_SetRxFifoThreshold>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80019ac:	f7ff fb88 	bl	80010c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80019b0:	4804      	ldr	r0, [pc, #16]	@ (80019c4 <MX_USART3_UART_Init+0x90>)
 80019b2:	f00a fea4 	bl	800c6fe <HAL_UARTEx_DisableFifoMode>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80019bc:	f7ff fb80 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019c0:	bf00      	nop
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	24001640 	.word	0x24001640
 80019c8:	40004800 	.word	0x40004800

080019cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b0be      	sub	sp, #248	@ 0xf8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019e4:	f107 0320 	add.w	r3, r7, #32
 80019e8:	22c0      	movs	r2, #192	@ 0xc0
 80019ea:	2100      	movs	r1, #0
 80019ec:	4618      	mov	r0, r3
 80019ee:	f012 f833 	bl	8013a58 <memset>
  if(uartHandle->Instance==USART2)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a6a      	ldr	r2, [pc, #424]	@ (8001ba0 <HAL_UART_MspInit+0x1d4>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	f040 80e1 	bne.w	8001bc0 <HAL_UART_MspInit+0x1f4>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019fe:	f04f 0202 	mov.w	r2, #2
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a10:	f107 0320 	add.w	r3, r7, #32
 8001a14:	4618      	mov	r0, r3
 8001a16:	f005 ff81 	bl	800791c <HAL_RCCEx_PeriphCLKConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8001a20:	f7ff fb4e 	bl	80010c0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a24:	4b5f      	ldr	r3, [pc, #380]	@ (8001ba4 <HAL_UART_MspInit+0x1d8>)
 8001a26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a2a:	4a5e      	ldr	r2, [pc, #376]	@ (8001ba4 <HAL_UART_MspInit+0x1d8>)
 8001a2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a30:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a34:	4b5b      	ldr	r3, [pc, #364]	@ (8001ba4 <HAL_UART_MspInit+0x1d8>)
 8001a36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3e:	61fb      	str	r3, [r7, #28]
 8001a40:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	4b58      	ldr	r3, [pc, #352]	@ (8001ba4 <HAL_UART_MspInit+0x1d8>)
 8001a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a48:	4a56      	ldr	r2, [pc, #344]	@ (8001ba4 <HAL_UART_MspInit+0x1d8>)
 8001a4a:	f043 0301 	orr.w	r3, r3, #1
 8001a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a52:	4b54      	ldr	r3, [pc, #336]	@ (8001ba4 <HAL_UART_MspInit+0x1d8>)
 8001a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	61bb      	str	r3, [r7, #24]
 8001a5e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a60:	4b50      	ldr	r3, [pc, #320]	@ (8001ba4 <HAL_UART_MspInit+0x1d8>)
 8001a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a66:	4a4f      	ldr	r2, [pc, #316]	@ (8001ba4 <HAL_UART_MspInit+0x1d8>)
 8001a68:	f043 0308 	orr.w	r3, r3, #8
 8001a6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a70:	4b4c      	ldr	r3, [pc, #304]	@ (8001ba4 <HAL_UART_MspInit+0x1d8>)
 8001a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a76:	f003 0308 	and.w	r3, r3, #8
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a7e:	2308      	movs	r3, #8
 8001a80:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a84:	2302      	movs	r3, #2
 8001a86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	2300      	movs	r3, #0
 8001a92:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a96:	2307      	movs	r3, #7
 8001a98:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4841      	ldr	r0, [pc, #260]	@ (8001ba8 <HAL_UART_MspInit+0x1dc>)
 8001aa4:	f004 fcf4 	bl	8006490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001aa8:	2320      	movs	r3, #32
 8001aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ac0:	2307      	movs	r3, #7
 8001ac2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ac6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001aca:	4619      	mov	r1, r3
 8001acc:	4837      	ldr	r0, [pc, #220]	@ (8001bac <HAL_UART_MspInit+0x1e0>)
 8001ace:	f004 fcdf 	bl	8006490 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA2_Stream1;
 8001ad2:	4b37      	ldr	r3, [pc, #220]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001ad4:	4a37      	ldr	r2, [pc, #220]	@ (8001bb4 <HAL_UART_MspInit+0x1e8>)
 8001ad6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001ad8:	4b35      	ldr	r3, [pc, #212]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001ada:	222b      	movs	r2, #43	@ 0x2b
 8001adc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ade:	4b34      	ldr	r3, [pc, #208]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ae4:	4b32      	ldr	r3, [pc, #200]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001aea:	4b31      	ldr	r3, [pc, #196]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001aec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001af0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001af2:	4b2f      	ldr	r3, [pc, #188]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001af8:	4b2d      	ldr	r3, [pc, #180]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001afe:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001b04:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001b06:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001b0a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b0c:	4b28      	ldr	r3, [pc, #160]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001b12:	4827      	ldr	r0, [pc, #156]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001b14:	f001 fe80 	bl	8003818 <HAL_DMA_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <HAL_UART_MspInit+0x156>
    {
      Error_Handler();
 8001b1e:	f7ff facf 	bl	80010c0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a22      	ldr	r2, [pc, #136]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001b26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001b2a:	4a21      	ldr	r2, [pc, #132]	@ (8001bb0 <HAL_UART_MspInit+0x1e4>)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA2_Stream2;
 8001b30:	4b21      	ldr	r3, [pc, #132]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b32:	4a22      	ldr	r2, [pc, #136]	@ (8001bbc <HAL_UART_MspInit+0x1f0>)
 8001b34:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001b36:	4b20      	ldr	r3, [pc, #128]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b38:	222c      	movs	r2, #44	@ 0x2c
 8001b3a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b3e:	2240      	movs	r2, #64	@ 0x40
 8001b40:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b42:	4b1d      	ldr	r3, [pc, #116]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b48:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b4e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b50:	4b19      	ldr	r3, [pc, #100]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b56:	4b18      	ldr	r3, [pc, #96]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001b5c:	4b16      	ldr	r3, [pc, #88]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001b62:	4b15      	ldr	r3, [pc, #84]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b64:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001b68:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b6a:	4b13      	ldr	r3, [pc, #76]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001b70:	4811      	ldr	r0, [pc, #68]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b72:	f001 fe51 	bl	8003818 <HAL_DMA_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <HAL_UART_MspInit+0x1b4>
    {
      Error_Handler();
 8001b7c:	f7ff faa0 	bl	80010c0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b84:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001b86:	4a0c      	ldr	r2, [pc, #48]	@ (8001bb8 <HAL_UART_MspInit+0x1ec>)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2105      	movs	r1, #5
 8001b90:	2026      	movs	r0, #38	@ 0x26
 8001b92:	f001 fe19 	bl	80037c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b96:	2026      	movs	r0, #38	@ 0x26
 8001b98:	f001 fe30 	bl	80037fc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b9c:	e0c3      	b.n	8001d26 <HAL_UART_MspInit+0x35a>
 8001b9e:	bf00      	nop
 8001ba0:	40004400 	.word	0x40004400
 8001ba4:	58024400 	.word	0x58024400
 8001ba8:	58020000 	.word	0x58020000
 8001bac:	58020c00 	.word	0x58020c00
 8001bb0:	240016d4 	.word	0x240016d4
 8001bb4:	40020428 	.word	0x40020428
 8001bb8:	2400174c 	.word	0x2400174c
 8001bbc:	40020440 	.word	0x40020440
  else if(uartHandle->Instance==USART3)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a5a      	ldr	r2, [pc, #360]	@ (8001d30 <HAL_UART_MspInit+0x364>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	f040 80ad 	bne.w	8001d26 <HAL_UART_MspInit+0x35a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001bcc:	f04f 0202 	mov.w	r2, #2
 8001bd0:	f04f 0300 	mov.w	r3, #0
 8001bd4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bde:	f107 0320 	add.w	r3, r7, #32
 8001be2:	4618      	mov	r0, r3
 8001be4:	f005 fe9a 	bl	800791c <HAL_RCCEx_PeriphCLKConfig>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <HAL_UART_MspInit+0x226>
      Error_Handler();
 8001bee:	f7ff fa67 	bl	80010c0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bf2:	4b50      	ldr	r3, [pc, #320]	@ (8001d34 <HAL_UART_MspInit+0x368>)
 8001bf4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bf8:	4a4e      	ldr	r2, [pc, #312]	@ (8001d34 <HAL_UART_MspInit+0x368>)
 8001bfa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bfe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c02:	4b4c      	ldr	r3, [pc, #304]	@ (8001d34 <HAL_UART_MspInit+0x368>)
 8001c04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c0c:	613b      	str	r3, [r7, #16]
 8001c0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c10:	4b48      	ldr	r3, [pc, #288]	@ (8001d34 <HAL_UART_MspInit+0x368>)
 8001c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c16:	4a47      	ldr	r2, [pc, #284]	@ (8001d34 <HAL_UART_MspInit+0x368>)
 8001c18:	f043 0308 	orr.w	r3, r3, #8
 8001c1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c20:	4b44      	ldr	r3, [pc, #272]	@ (8001d34 <HAL_UART_MspInit+0x368>)
 8001c22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c26:	f003 0308 	and.w	r3, r3, #8
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001c2e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c36:	2302      	movs	r3, #2
 8001c38:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	2300      	movs	r3, #0
 8001c44:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c48:	2307      	movs	r3, #7
 8001c4a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c4e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001c52:	4619      	mov	r1, r3
 8001c54:	4838      	ldr	r0, [pc, #224]	@ (8001d38 <HAL_UART_MspInit+0x36c>)
 8001c56:	f004 fc1b 	bl	8006490 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream0;
 8001c5a:	4b38      	ldr	r3, [pc, #224]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c5c:	4a38      	ldr	r2, [pc, #224]	@ (8001d40 <HAL_UART_MspInit+0x374>)
 8001c5e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8001c60:	4b36      	ldr	r3, [pc, #216]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c62:	222d      	movs	r2, #45	@ 0x2d
 8001c64:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c66:	4b35      	ldr	r3, [pc, #212]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c6c:	4b33      	ldr	r3, [pc, #204]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c72:	4b32      	ldr	r3, [pc, #200]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c78:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c7a:	4b30      	ldr	r3, [pc, #192]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c80:	4b2e      	ldr	r3, [pc, #184]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001c86:	4b2d      	ldr	r3, [pc, #180]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c8c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001c8e:	4b2b      	ldr	r3, [pc, #172]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c90:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001c94:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c96:	4b29      	ldr	r3, [pc, #164]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001c9c:	4827      	ldr	r0, [pc, #156]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001c9e:	f001 fdbb 	bl	8003818 <HAL_DMA_Init>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <HAL_UART_MspInit+0x2e0>
      Error_Handler();
 8001ca8:	f7ff fa0a 	bl	80010c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a23      	ldr	r2, [pc, #140]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001cb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001cb4:	4a21      	ldr	r2, [pc, #132]	@ (8001d3c <HAL_UART_MspInit+0x370>)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream1;
 8001cba:	4b22      	ldr	r3, [pc, #136]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001cbc:	4a22      	ldr	r2, [pc, #136]	@ (8001d48 <HAL_UART_MspInit+0x37c>)
 8001cbe:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8001cc0:	4b20      	ldr	r3, [pc, #128]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001cc2:	222e      	movs	r2, #46	@ 0x2e
 8001cc4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cc6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001cc8:	2240      	movs	r2, #64	@ 0x40
 8001cca:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001cd4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cd8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cda:	4b1a      	ldr	r3, [pc, #104]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ce0:	4b18      	ldr	r3, [pc, #96]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001ce6:	4b17      	ldr	r3, [pc, #92]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001cec:	4b15      	ldr	r3, [pc, #84]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001cee:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001cf2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cf4:	4b13      	ldr	r3, [pc, #76]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001cfa:	4812      	ldr	r0, [pc, #72]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001cfc:	f001 fd8c 	bl	8003818 <HAL_DMA_Init>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_UART_MspInit+0x33e>
      Error_Handler();
 8001d06:	f7ff f9db 	bl	80010c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001d0e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001d10:	4a0c      	ldr	r2, [pc, #48]	@ (8001d44 <HAL_UART_MspInit+0x378>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 8, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2108      	movs	r1, #8
 8001d1a:	2027      	movs	r0, #39	@ 0x27
 8001d1c:	f001 fd54 	bl	80037c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d20:	2027      	movs	r0, #39	@ 0x27
 8001d22:	f001 fd6b 	bl	80037fc <HAL_NVIC_EnableIRQ>
}
 8001d26:	bf00      	nop
 8001d28:	37f8      	adds	r7, #248	@ 0xf8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40004800 	.word	0x40004800
 8001d34:	58024400 	.word	0x58024400
 8001d38:	58020c00 	.word	0x58020c00
 8001d3c:	240017c4 	.word	0x240017c4
 8001d40:	40020010 	.word	0x40020010
 8001d44:	2400183c 	.word	0x2400183c
 8001d48:	40020028 	.word	0x40020028

08001d4c <fGetJoyPostition>:
  * @param  uiRefMax: Analog value for axis maximum limit.
  * @param  uiRefMin: Analog value for axis minimum limit.
  * @retval Float value with joystick position between -1 and 1.
  */
float fGetJoyPostition(unsigned int uiValue, unsigned int uiRef0, unsigned int uiRefMax, unsigned int uiRefMin)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
 8001d58:	603b      	str	r3, [r7, #0]
  return ((int)(uiValue - uiRef0) > 0) ? ((int)(uiValue - uiRef0))/((float)(uiRefMax - uiRef0)) : ((int)(uiValue - uiRef0))/((float)(uiRef0 - uiRefMin));
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	dd10      	ble.n	8001d86 <fGetJoyPostition+0x3a>
 8001d64:	68fa      	ldr	r2, [r7, #12]
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	ee07 3a90 	vmov	s15, r3
 8001d6e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	ee07 3a90 	vmov	s15, r3
 8001d7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d84:	e00f      	b.n	8001da6 <fGetJoyPostition+0x5a>
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	ee07 3a90 	vmov	s15, r3
 8001d90:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d94:	68ba      	ldr	r2, [r7, #8]
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	ee07 3a90 	vmov	s15, r3
 8001d9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001da2:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8001da6:	eeb0 0a67 	vmov.f32	s0, s15
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <vGetStringFromControlAction>:
  * @param  xControlActionTx: Compressed data with information to CARLA.
  * @param  ucTxMsg: Formated msg to be transmitted.
  * @retval None.
  */
void vGetStringFromControlAction(control_action xControlActionTx, unsigned char * ucTxMsg)
{
 8001db4:	b084      	sub	sp, #16
 8001db6:	b480      	push	{r7}
 8001db8:	b085      	sub	sp, #20
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	f107 0c18 	add.w	ip, r7, #24
 8001dc0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  float_bytes xThrottle;
  float_bytes xSteering;
  float_bytes xBrake;

  xThrottle.fFloat = xControlActionTx.fTrottle;
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	60fb      	str	r3, [r7, #12]
  xSteering.fFloat = xControlActionTx.fSteeringAngle;
 8001dc8:	6a3b      	ldr	r3, [r7, #32]
 8001dca:	60bb      	str	r3, [r7, #8]
  xBrake.fFloat = xControlActionTx.fBrake;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	607b      	str	r3, [r7, #4]

  ucTxMsg[0]  = (unsigned char)'#';
 8001dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dd2:	2223      	movs	r2, #35	@ 0x23
 8001dd4:	701a      	strb	r2, [r3, #0]
  ucTxMsg[1]  = (unsigned char)'T';
 8001dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dd8:	3301      	adds	r3, #1
 8001dda:	2254      	movs	r2, #84	@ 0x54
 8001ddc:	701a      	strb	r2, [r3, #0]
  ucTxMsg[2]  = xThrottle.ucBytes[0];
 8001dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001de0:	3302      	adds	r3, #2
 8001de2:	7b3a      	ldrb	r2, [r7, #12]
 8001de4:	701a      	strb	r2, [r3, #0]
  ucTxMsg[3]  = xThrottle.ucBytes[1];
 8001de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001de8:	3303      	adds	r3, #3
 8001dea:	7b7a      	ldrb	r2, [r7, #13]
 8001dec:	701a      	strb	r2, [r3, #0]
  ucTxMsg[4]  = xThrottle.ucBytes[2];
 8001dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df0:	3304      	adds	r3, #4
 8001df2:	7bba      	ldrb	r2, [r7, #14]
 8001df4:	701a      	strb	r2, [r3, #0]
  ucTxMsg[5]  = xThrottle.ucBytes[3];
 8001df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df8:	3305      	adds	r3, #5
 8001dfa:	7bfa      	ldrb	r2, [r7, #15]
 8001dfc:	701a      	strb	r2, [r3, #0]
  ucTxMsg[6]  = (unsigned char)'S';
 8001dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e00:	3306      	adds	r3, #6
 8001e02:	2253      	movs	r2, #83	@ 0x53
 8001e04:	701a      	strb	r2, [r3, #0]
  ucTxMsg[7]  = xSteering.ucBytes[0];
 8001e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e08:	3307      	adds	r3, #7
 8001e0a:	7a3a      	ldrb	r2, [r7, #8]
 8001e0c:	701a      	strb	r2, [r3, #0]
  ucTxMsg[8]  = xSteering.ucBytes[1];
 8001e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e10:	3308      	adds	r3, #8
 8001e12:	7a7a      	ldrb	r2, [r7, #9]
 8001e14:	701a      	strb	r2, [r3, #0]
  ucTxMsg[9]  = xSteering.ucBytes[2];
 8001e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e18:	3309      	adds	r3, #9
 8001e1a:	7aba      	ldrb	r2, [r7, #10]
 8001e1c:	701a      	strb	r2, [r3, #0]
  ucTxMsg[10] = xSteering.ucBytes[3];
 8001e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e20:	330a      	adds	r3, #10
 8001e22:	7afa      	ldrb	r2, [r7, #11]
 8001e24:	701a      	strb	r2, [r3, #0]
  ucTxMsg[11] = (unsigned char)'B';
 8001e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e28:	330b      	adds	r3, #11
 8001e2a:	2242      	movs	r2, #66	@ 0x42
 8001e2c:	701a      	strb	r2, [r3, #0]
  ucTxMsg[12] = xBrake.ucBytes[0];
 8001e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e30:	330c      	adds	r3, #12
 8001e32:	793a      	ldrb	r2, [r7, #4]
 8001e34:	701a      	strb	r2, [r3, #0]
  ucTxMsg[13] = xBrake.ucBytes[1];
 8001e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e38:	330d      	adds	r3, #13
 8001e3a:	797a      	ldrb	r2, [r7, #5]
 8001e3c:	701a      	strb	r2, [r3, #0]
  ucTxMsg[14] = xBrake.ucBytes[2];
 8001e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e40:	330e      	adds	r3, #14
 8001e42:	79ba      	ldrb	r2, [r7, #6]
 8001e44:	701a      	strb	r2, [r3, #0]
  ucTxMsg[15] = xBrake.ucBytes[3];
 8001e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e48:	330f      	adds	r3, #15
 8001e4a:	79fa      	ldrb	r2, [r7, #7]
 8001e4c:	701a      	strb	r2, [r3, #0]
  ucTxMsg[16] = (unsigned char)'H';
 8001e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e50:	3310      	adds	r3, #16
 8001e52:	2248      	movs	r2, #72	@ 0x48
 8001e54:	701a      	strb	r2, [r3, #0]
  ucTxMsg[17] = xControlActionTx.ucHandBrake;
 8001e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e58:	3311      	adds	r3, #17
 8001e5a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001e5e:	701a      	strb	r2, [r3, #0]
  ucTxMsg[18] = (unsigned char)'R';
 8001e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e62:	3312      	adds	r3, #18
 8001e64:	2252      	movs	r2, #82	@ 0x52
 8001e66:	701a      	strb	r2, [r3, #0]
  ucTxMsg[19] = xControlActionTx.ucReverse;
 8001e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e6a:	3313      	adds	r3, #19
 8001e6c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001e70:	701a      	strb	r2, [r3, #0]
  ucTxMsg[20] = (unsigned char)'G';
 8001e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e74:	3314      	adds	r3, #20
 8001e76:	2247      	movs	r2, #71	@ 0x47
 8001e78:	701a      	strb	r2, [r3, #0]
  ucTxMsg[21] = xControlActionTx.ucGear;
 8001e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e7c:	3315      	adds	r3, #21
 8001e7e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001e82:	701a      	strb	r2, [r3, #0]
  ucTxMsg[22] = (unsigned char)'M';
 8001e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e86:	3316      	adds	r3, #22
 8001e88:	224d      	movs	r2, #77	@ 0x4d
 8001e8a:	701a      	strb	r2, [r3, #0]
  ucTxMsg[23] = xControlActionTx.ucManualGearShift;
 8001e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e8e:	3317      	adds	r3, #23
 8001e90:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001e94:	701a      	strb	r2, [r3, #0]
  ucTxMsg[24] = (unsigned char)'$';
 8001e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e98:	3318      	adds	r3, #24
 8001e9a:	2224      	movs	r2, #36	@ 0x24
 8001e9c:	701a      	strb	r2, [r3, #0]
  ucTxMsg[25] = (unsigned char)'\0';
 8001e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ea0:	3319      	adds	r3, #25
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]
  
}
 8001ea6:	bf00      	nop
 8001ea8:	3714      	adds	r7, #20
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	b004      	add	sp, #16
 8001eb2:	4770      	bx	lr

08001eb4 <vDrivingModeLights>:
  * @brief  Update driving mode signaling lights
  * @param  ucDrivingMode:  Driving mode
  * @retval None
  */
void vDrivingModeLights(unsigned char ucDrivingMode)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	71fb      	strb	r3, [r7, #7]
  switch (ucDrivingMode)
 8001ebe:	79fb      	ldrb	r3, [r7, #7]
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d016      	beq.n	8001ef2 <vDrivingModeLights+0x3e>
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	dc36      	bgt.n	8001f36 <vDrivingModeLights+0x82>
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d023      	beq.n	8001f14 <vDrivingModeLights+0x60>
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d132      	bne.n	8001f36 <vDrivingModeLights+0x82>
  {
    case AUTOWARE:
      HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin, 0); // Green LED
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	481a      	ldr	r0, [pc, #104]	@ (8001f40 <vDrivingModeLights+0x8c>)
 8001ed6:	f004 fc8b 	bl	80067f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin, 1); // Ambar LED
 8001eda:	2201      	movs	r2, #1
 8001edc:	2102      	movs	r1, #2
 8001ede:	4819      	ldr	r0, [pc, #100]	@ (8001f44 <vDrivingModeLights+0x90>)
 8001ee0:	f004 fc86 	bl	80067f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin, 0); // Red LED
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001eea:	4815      	ldr	r0, [pc, #84]	@ (8001f40 <vDrivingModeLights+0x8c>)
 8001eec:	f004 fc80 	bl	80067f0 <HAL_GPIO_WritePin>
      break;
 8001ef0:	e022      	b.n	8001f38 <vDrivingModeLights+0x84>

    case MANUAL:
      HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin, 1); // Green LED
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	4812      	ldr	r0, [pc, #72]	@ (8001f40 <vDrivingModeLights+0x8c>)
 8001ef8:	f004 fc7a 	bl	80067f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin, 0); // Ambar LED
 8001efc:	2200      	movs	r2, #0
 8001efe:	2102      	movs	r1, #2
 8001f00:	4810      	ldr	r0, [pc, #64]	@ (8001f44 <vDrivingModeLights+0x90>)
 8001f02:	f004 fc75 	bl	80067f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin, 0); // Red LED
 8001f06:	2200      	movs	r2, #0
 8001f08:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f0c:	480c      	ldr	r0, [pc, #48]	@ (8001f40 <vDrivingModeLights+0x8c>)
 8001f0e:	f004 fc6f 	bl	80067f0 <HAL_GPIO_WritePin>
      break;
 8001f12:	e011      	b.n	8001f38 <vDrivingModeLights+0x84>

    case EMERGENCY:
      HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin, 0); // Green LED
 8001f14:	2200      	movs	r2, #0
 8001f16:	2102      	movs	r1, #2
 8001f18:	480a      	ldr	r0, [pc, #40]	@ (8001f44 <vDrivingModeLights+0x90>)
 8001f1a:	f004 fc69 	bl	80067f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin, 0); // Ambar LED
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2101      	movs	r1, #1
 8001f22:	4807      	ldr	r0, [pc, #28]	@ (8001f40 <vDrivingModeLights+0x8c>)
 8001f24:	f004 fc64 	bl	80067f0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin, 1); // Red LED
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f2e:	4804      	ldr	r0, [pc, #16]	@ (8001f40 <vDrivingModeLights+0x8c>)
 8001f30:	f004 fc5e 	bl	80067f0 <HAL_GPIO_WritePin>
      break;
 8001f34:	e000      	b.n	8001f38 <vDrivingModeLights+0x84>

    default:
      break;
 8001f36:	bf00      	nop
  }

}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	58020400 	.word	0x58020400
 8001f44:	58021000 	.word	0x58021000

08001f48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001f48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f4c:	f7ff fa70 	bl	8001430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f50:	480c      	ldr	r0, [pc, #48]	@ (8001f84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f52:	490d      	ldr	r1, [pc, #52]	@ (8001f88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f54:	4a0d      	ldr	r2, [pc, #52]	@ (8001f8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f58:	e002      	b.n	8001f60 <LoopCopyDataInit>

08001f5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f5e:	3304      	adds	r3, #4

08001f60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f64:	d3f9      	bcc.n	8001f5a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f66:	4a0a      	ldr	r2, [pc, #40]	@ (8001f90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f68:	4c0a      	ldr	r4, [pc, #40]	@ (8001f94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f6c:	e001      	b.n	8001f72 <LoopFillZerobss>

08001f6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f70:	3204      	adds	r2, #4

08001f72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f74:	d3fb      	bcc.n	8001f6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f76:	f011 fe29 	bl	8013bcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f7a:	f7fe fe35 	bl	8000be8 <main>
  bx  lr
 8001f7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f80:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001f84:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001f88:	240013ec 	.word	0x240013ec
  ldr r2, =_sidata
 8001f8c:	080159fc 	.word	0x080159fc
  ldr r2, =_sbss
 8001f90:	240013ec 	.word	0x240013ec
  ldr r4, =_ebss
 8001f94:	2403352c 	.word	0x2403352c

08001f98 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f98:	e7fe      	b.n	8001f98 <ADC3_IRQHandler>
	...

08001f9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fa2:	2003      	movs	r0, #3
 8001fa4:	f001 fc05 	bl	80037b2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001fa8:	f005 faa0 	bl	80074ec <HAL_RCC_GetSysClockFreq>
 8001fac:	4602      	mov	r2, r0
 8001fae:	4b15      	ldr	r3, [pc, #84]	@ (8002004 <HAL_Init+0x68>)
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	0a1b      	lsrs	r3, r3, #8
 8001fb4:	f003 030f 	and.w	r3, r3, #15
 8001fb8:	4913      	ldr	r1, [pc, #76]	@ (8002008 <HAL_Init+0x6c>)
 8001fba:	5ccb      	ldrb	r3, [r1, r3]
 8001fbc:	f003 031f 	and.w	r3, r3, #31
 8001fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8002004 <HAL_Init+0x68>)
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	f003 030f 	and.w	r3, r3, #15
 8001fce:	4a0e      	ldr	r2, [pc, #56]	@ (8002008 <HAL_Init+0x6c>)
 8001fd0:	5cd3      	ldrb	r3, [r2, r3]
 8001fd2:	f003 031f 	and.w	r3, r3, #31
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800200c <HAL_Init+0x70>)
 8001fde:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001fe0:	4a0b      	ldr	r2, [pc, #44]	@ (8002010 <HAL_Init+0x74>)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fe6:	200f      	movs	r0, #15
 8001fe8:	f7ff f88e 	bl	8001108 <HAL_InitTick>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e002      	b.n	8001ffc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff6:	f7ff f869 	bl	80010cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	58024400 	.word	0x58024400
 8002008:	08013ff8 	.word	0x08013ff8
 800200c:	24000004 	.word	0x24000004
 8002010:	24000000 	.word	0x24000000

08002014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002018:	4b06      	ldr	r3, [pc, #24]	@ (8002034 <HAL_IncTick+0x20>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	461a      	mov	r2, r3
 800201e:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <HAL_IncTick+0x24>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4413      	add	r3, r2
 8002024:	4a04      	ldr	r2, [pc, #16]	@ (8002038 <HAL_IncTick+0x24>)
 8002026:	6013      	str	r3, [r2, #0]
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	2400000c 	.word	0x2400000c
 8002038:	240018b4 	.word	0x240018b4

0800203c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return uwTick;
 8002040:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <HAL_GetTick+0x14>)
 8002042:	681b      	ldr	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	240018b4 	.word	0x240018b4

08002054 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002058:	4b03      	ldr	r3, [pc, #12]	@ (8002068 <HAL_GetREVID+0x14>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	0c1b      	lsrs	r3, r3, #16
}
 800205e:	4618      	mov	r0, r3
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	5c001000 	.word	0x5c001000

0800206c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	431a      	orrs	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	609a      	str	r2, [r3, #8]
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
 800209a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	431a      	orrs	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	609a      	str	r2, [r3, #8]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b087      	sub	sp, #28
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
 80020e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	3360      	adds	r3, #96	@ 0x60
 80020e6:	461a      	mov	r2, r3
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	430b      	orrs	r3, r1
 8002102:	431a      	orrs	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002108:	bf00      	nop
 800210a:	371c      	adds	r7, #28
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	691b      	ldr	r3, [r3, #16]
 8002124:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f003 031f 	and.w	r3, r3, #31
 800212e:	6879      	ldr	r1, [r7, #4]
 8002130:	fa01 f303 	lsl.w	r3, r1, r3
 8002134:	431a      	orrs	r2, r3
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	611a      	str	r2, [r3, #16]
}
 800213a:	bf00      	nop
 800213c:	3714      	adds	r7, #20
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002146:	b480      	push	{r7}
 8002148:	b087      	sub	sp, #28
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	3360      	adds	r3, #96	@ 0x60
 8002156:	461a      	mov	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	431a      	orrs	r2, r3
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	601a      	str	r2, [r3, #0]
  }
}
 8002170:	bf00      	nop
 8002172:	371c      	adds	r7, #28
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800218c:	2b00      	cmp	r3, #0
 800218e:	d101      	bne.n	8002194 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002190:	2301      	movs	r3, #1
 8002192:	e000      	b.n	8002196 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b087      	sub	sp, #28
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	60f8      	str	r0, [r7, #12]
 80021aa:	60b9      	str	r1, [r7, #8]
 80021ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	3330      	adds	r3, #48	@ 0x30
 80021b2:	461a      	mov	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	0a1b      	lsrs	r3, r3, #8
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	f003 030c 	and.w	r3, r3, #12
 80021be:	4413      	add	r3, r2
 80021c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	211f      	movs	r1, #31
 80021ce:	fa01 f303 	lsl.w	r3, r1, r3
 80021d2:	43db      	mvns	r3, r3
 80021d4:	401a      	ands	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	0e9b      	lsrs	r3, r3, #26
 80021da:	f003 011f 	and.w	r1, r3, #31
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	f003 031f 	and.w	r3, r3, #31
 80021e4:	fa01 f303 	lsl.w	r3, r1, r3
 80021e8:	431a      	orrs	r2, r3
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021ee:	bf00      	nop
 80021f0:	371c      	adds	r7, #28
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b083      	sub	sp, #12
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
 8002202:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	f023 0203 	bic.w	r2, r3, #3
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	431a      	orrs	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	60da      	str	r2, [r3, #12]
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002220:	b480      	push	{r7}
 8002222:	b087      	sub	sp, #28
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	3314      	adds	r3, #20
 8002230:	461a      	mov	r2, r3
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	0e5b      	lsrs	r3, r3, #25
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	4413      	add	r3, r2
 800223e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	0d1b      	lsrs	r3, r3, #20
 8002248:	f003 031f 	and.w	r3, r3, #31
 800224c:	2107      	movs	r1, #7
 800224e:	fa01 f303 	lsl.w	r3, r1, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	401a      	ands	r2, r3
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	0d1b      	lsrs	r3, r3, #20
 800225a:	f003 031f 	and.w	r3, r3, #31
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	431a      	orrs	r2, r3
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800226a:	bf00      	nop
 800226c:	371c      	adds	r7, #28
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
	...

08002278 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	60b9      	str	r1, [r7, #8]
 8002282:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002290:	43db      	mvns	r3, r3
 8002292:	401a      	ands	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f003 0318 	and.w	r3, r3, #24
 800229a:	4908      	ldr	r1, [pc, #32]	@ (80022bc <LL_ADC_SetChannelSingleDiff+0x44>)
 800229c:	40d9      	lsrs	r1, r3
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	400b      	ands	r3, r1
 80022a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80022a6:	431a      	orrs	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80022ae:	bf00      	nop
 80022b0:	3714      	adds	r7, #20
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	000fffff 	.word	0x000fffff

080022c0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 031f 	and.w	r3, r3, #31
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	4b04      	ldr	r3, [pc, #16]	@ (80022fc <LL_ADC_DisableDeepPowerDown+0x20>)
 80022ea:	4013      	ands	r3, r2
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6093      	str	r3, [r2, #8]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	5fffffc0 	.word	0x5fffffc0

08002300 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002310:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002314:	d101      	bne.n	800231a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	4b05      	ldr	r3, [pc, #20]	@ (800234c <LL_ADC_EnableInternalRegulator+0x24>)
 8002336:	4013      	ands	r3, r2
 8002338:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	6fffffc0 	.word	0x6fffffc0

08002350 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002360:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002364:	d101      	bne.n	800236a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002366:	2301      	movs	r3, #1
 8002368:	e000      	b.n	800236c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689a      	ldr	r2, [r3, #8]
 8002384:	4b05      	ldr	r3, [pc, #20]	@ (800239c <LL_ADC_Enable+0x24>)
 8002386:	4013      	ands	r3, r2
 8002388:	f043 0201 	orr.w	r2, r3, #1
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	7fffffc0 	.word	0x7fffffc0

080023a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d101      	bne.n	80023b8 <LL_ADC_IsEnabled+0x18>
 80023b4:	2301      	movs	r3, #1
 80023b6:	e000      	b.n	80023ba <LL_ADC_IsEnabled+0x1a>
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <LL_ADC_REG_StartConversion+0x24>)
 80023d6:	4013      	ands	r3, r2
 80023d8:	f043 0204 	orr.w	r2, r3, #4
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	7fffffc0 	.word	0x7fffffc0

080023f0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 0304 	and.w	r3, r3, #4
 8002400:	2b04      	cmp	r3, #4
 8002402:	d101      	bne.n	8002408 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002404:	2301      	movs	r3, #1
 8002406:	e000      	b.n	800240a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002416:	b480      	push	{r7}
 8002418:	b083      	sub	sp, #12
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	f003 0308 	and.w	r3, r3, #8
 8002426:	2b08      	cmp	r3, #8
 8002428:	d101      	bne.n	800242e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800243c:	b590      	push	{r4, r7, lr}
 800243e:	b089      	sub	sp, #36	@ 0x24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002444:	2300      	movs	r3, #0
 8002446:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002448:	2300      	movs	r3, #0
 800244a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e18f      	b.n	8002776 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002460:	2b00      	cmp	r3, #0
 8002462:	d109      	bne.n	8002478 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f7fe f94f 	bl	8000708 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff ff3f 	bl	8002300 <LL_ADC_IsDeepPowerDownEnabled>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d004      	beq.n	8002492 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff ff25 	bl	80022dc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff ff5a 	bl	8002350 <LL_ADC_IsInternalRegulatorEnabled>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d114      	bne.n	80024cc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff ff3e 	bl	8002328 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024ac:	4b87      	ldr	r3, [pc, #540]	@ (80026cc <HAL_ADC_Init+0x290>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	099b      	lsrs	r3, r3, #6
 80024b2:	4a87      	ldr	r2, [pc, #540]	@ (80026d0 <HAL_ADC_Init+0x294>)
 80024b4:	fba2 2303 	umull	r2, r3, r2, r3
 80024b8:	099b      	lsrs	r3, r3, #6
 80024ba:	3301      	adds	r3, #1
 80024bc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024be:	e002      	b.n	80024c6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	3b01      	subs	r3, #1
 80024c4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1f9      	bne.n	80024c0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ff3d 	bl	8002350 <LL_ADC_IsInternalRegulatorEnabled>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d10d      	bne.n	80024f8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e0:	f043 0210 	orr.w	r2, r3, #16
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ec:	f043 0201 	orr.w	r2, r3, #1
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff ff77 	bl	80023f0 <LL_ADC_REG_IsConversionOngoing>
 8002502:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002508:	f003 0310 	and.w	r3, r3, #16
 800250c:	2b00      	cmp	r3, #0
 800250e:	f040 8129 	bne.w	8002764 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	2b00      	cmp	r3, #0
 8002516:	f040 8125 	bne.w	8002764 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002522:	f043 0202 	orr.w	r2, r3, #2
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff ff36 	bl	80023a0 <LL_ADC_IsEnabled>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d136      	bne.n	80025a8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a65      	ldr	r2, [pc, #404]	@ (80026d4 <HAL_ADC_Init+0x298>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d004      	beq.n	800254e <HAL_ADC_Init+0x112>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a63      	ldr	r2, [pc, #396]	@ (80026d8 <HAL_ADC_Init+0x29c>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d10e      	bne.n	800256c <HAL_ADC_Init+0x130>
 800254e:	4861      	ldr	r0, [pc, #388]	@ (80026d4 <HAL_ADC_Init+0x298>)
 8002550:	f7ff ff26 	bl	80023a0 <LL_ADC_IsEnabled>
 8002554:	4604      	mov	r4, r0
 8002556:	4860      	ldr	r0, [pc, #384]	@ (80026d8 <HAL_ADC_Init+0x29c>)
 8002558:	f7ff ff22 	bl	80023a0 <LL_ADC_IsEnabled>
 800255c:	4603      	mov	r3, r0
 800255e:	4323      	orrs	r3, r4
 8002560:	2b00      	cmp	r3, #0
 8002562:	bf0c      	ite	eq
 8002564:	2301      	moveq	r3, #1
 8002566:	2300      	movne	r3, #0
 8002568:	b2db      	uxtb	r3, r3
 800256a:	e008      	b.n	800257e <HAL_ADC_Init+0x142>
 800256c:	485b      	ldr	r0, [pc, #364]	@ (80026dc <HAL_ADC_Init+0x2a0>)
 800256e:	f7ff ff17 	bl	80023a0 <LL_ADC_IsEnabled>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	bf0c      	ite	eq
 8002578:	2301      	moveq	r3, #1
 800257a:	2300      	movne	r3, #0
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d012      	beq.n	80025a8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a53      	ldr	r2, [pc, #332]	@ (80026d4 <HAL_ADC_Init+0x298>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d004      	beq.n	8002596 <HAL_ADC_Init+0x15a>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a51      	ldr	r2, [pc, #324]	@ (80026d8 <HAL_ADC_Init+0x29c>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d101      	bne.n	800259a <HAL_ADC_Init+0x15e>
 8002596:	4a52      	ldr	r2, [pc, #328]	@ (80026e0 <HAL_ADC_Init+0x2a4>)
 8002598:	e000      	b.n	800259c <HAL_ADC_Init+0x160>
 800259a:	4a52      	ldr	r2, [pc, #328]	@ (80026e4 <HAL_ADC_Init+0x2a8>)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	4619      	mov	r1, r3
 80025a2:	4610      	mov	r0, r2
 80025a4:	f7ff fd62 	bl	800206c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80025a8:	f7ff fd54 	bl	8002054 <HAL_GetREVID>
 80025ac:	4603      	mov	r3, r0
 80025ae:	f241 0203 	movw	r2, #4099	@ 0x1003
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d914      	bls.n	80025e0 <HAL_ADC_Init+0x1a4>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	2b10      	cmp	r3, #16
 80025bc:	d110      	bne.n	80025e0 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	7d5b      	ldrb	r3, [r3, #21]
 80025c2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025c8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80025ce:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	7f1b      	ldrb	r3, [r3, #28]
 80025d4:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80025d6:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025d8:	f043 030c 	orr.w	r3, r3, #12
 80025dc:	61bb      	str	r3, [r7, #24]
 80025de:	e00d      	b.n	80025fc <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	7d5b      	ldrb	r3, [r3, #21]
 80025e4:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025ea:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80025f0:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	7f1b      	ldrb	r3, [r3, #28]
 80025f6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025f8:	4313      	orrs	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	7f1b      	ldrb	r3, [r3, #28]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d106      	bne.n	8002612 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	3b01      	subs	r3, #1
 800260a:	045b      	lsls	r3, r3, #17
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	4313      	orrs	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002616:	2b00      	cmp	r3, #0
 8002618:	d009      	beq.n	800262e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002626:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4313      	orrs	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68da      	ldr	r2, [r3, #12]
 8002634:	4b2c      	ldr	r3, [pc, #176]	@ (80026e8 <HAL_ADC_Init+0x2ac>)
 8002636:	4013      	ands	r3, r2
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	6812      	ldr	r2, [r2, #0]
 800263c:	69b9      	ldr	r1, [r7, #24]
 800263e:	430b      	orrs	r3, r1
 8002640:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	f7ff fed2 	bl	80023f0 <LL_ADC_REG_IsConversionOngoing>
 800264c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff fedf 	bl	8002416 <LL_ADC_INJ_IsConversionOngoing>
 8002658:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d15f      	bne.n	8002720 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d15c      	bne.n	8002720 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	7d1b      	ldrb	r3, [r3, #20]
 800266a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002670:	4313      	orrs	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	68da      	ldr	r2, [r3, #12]
 800267a:	4b1c      	ldr	r3, [pc, #112]	@ (80026ec <HAL_ADC_Init+0x2b0>)
 800267c:	4013      	ands	r3, r2
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	6812      	ldr	r2, [r2, #0]
 8002682:	69b9      	ldr	r1, [r7, #24]
 8002684:	430b      	orrs	r3, r1
 8002686:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800268e:	2b01      	cmp	r3, #1
 8002690:	d130      	bne.n	80026f4 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002696:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	691a      	ldr	r2, [r3, #16]
 800269e:	4b14      	ldr	r3, [pc, #80]	@ (80026f0 <HAL_ADC_Init+0x2b4>)
 80026a0:	4013      	ands	r3, r2
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026a6:	3a01      	subs	r2, #1
 80026a8:	0411      	lsls	r1, r2, #16
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80026ae:	4311      	orrs	r1, r2
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80026b4:	4311      	orrs	r1, r2
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80026ba:	430a      	orrs	r2, r1
 80026bc:	431a      	orrs	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 0201 	orr.w	r2, r2, #1
 80026c6:	611a      	str	r2, [r3, #16]
 80026c8:	e01c      	b.n	8002704 <HAL_ADC_Init+0x2c8>
 80026ca:	bf00      	nop
 80026cc:	24000000 	.word	0x24000000
 80026d0:	053e2d63 	.word	0x053e2d63
 80026d4:	40022000 	.word	0x40022000
 80026d8:	40022100 	.word	0x40022100
 80026dc:	58026000 	.word	0x58026000
 80026e0:	40022300 	.word	0x40022300
 80026e4:	58026300 	.word	0x58026300
 80026e8:	fff0c003 	.word	0xfff0c003
 80026ec:	ffffbffc 	.word	0xffffbffc
 80026f0:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	691a      	ldr	r2, [r3, #16]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 0201 	bic.w	r2, r2, #1
 8002702:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 fd8c 	bl	8003238 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d10c      	bne.n	8002742 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	f023 010f 	bic.w	r1, r3, #15
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	1e5a      	subs	r2, r3, #1
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002740:	e007      	b.n	8002752 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 020f 	bic.w	r2, r2, #15
 8002750:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002756:	f023 0303 	bic.w	r3, r3, #3
 800275a:	f043 0201 	orr.w	r2, r3, #1
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	655a      	str	r2, [r3, #84]	@ 0x54
 8002762:	e007      	b.n	8002774 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002768:	f043 0210 	orr.w	r2, r3, #16
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002774:	7ffb      	ldrb	r3, [r7, #31]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3724      	adds	r7, #36	@ 0x24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd90      	pop	{r4, r7, pc}
 800277e:	bf00      	nop

08002780 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a55      	ldr	r2, [pc, #340]	@ (80028e8 <HAL_ADC_Start_DMA+0x168>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d004      	beq.n	80027a0 <HAL_ADC_Start_DMA+0x20>
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a54      	ldr	r2, [pc, #336]	@ (80028ec <HAL_ADC_Start_DMA+0x16c>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d101      	bne.n	80027a4 <HAL_ADC_Start_DMA+0x24>
 80027a0:	4b53      	ldr	r3, [pc, #332]	@ (80028f0 <HAL_ADC_Start_DMA+0x170>)
 80027a2:	e000      	b.n	80027a6 <HAL_ADC_Start_DMA+0x26>
 80027a4:	4b53      	ldr	r3, [pc, #332]	@ (80028f4 <HAL_ADC_Start_DMA+0x174>)
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff fd8a 	bl	80022c0 <LL_ADC_GetMultimode>
 80027ac:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff fe1c 	bl	80023f0 <LL_ADC_REG_IsConversionOngoing>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f040 808c 	bne.w	80028d8 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d101      	bne.n	80027ce <HAL_ADC_Start_DMA+0x4e>
 80027ca:	2302      	movs	r3, #2
 80027cc:	e087      	b.n	80028de <HAL_ADC_Start_DMA+0x15e>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d005      	beq.n	80027e8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	2b05      	cmp	r3, #5
 80027e0:	d002      	beq.n	80027e8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	2b09      	cmp	r3, #9
 80027e6:	d170      	bne.n	80028ca <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 fc07 	bl	8002ffc <ADC_Enable>
 80027ee:	4603      	mov	r3, r0
 80027f0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80027f2:	7dfb      	ldrb	r3, [r7, #23]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d163      	bne.n	80028c0 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80027fc:	4b3e      	ldr	r3, [pc, #248]	@ (80028f8 <HAL_ADC_Start_DMA+0x178>)
 80027fe:	4013      	ands	r3, r2
 8002800:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a37      	ldr	r2, [pc, #220]	@ (80028ec <HAL_ADC_Start_DMA+0x16c>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d002      	beq.n	8002818 <HAL_ADC_Start_DMA+0x98>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	e000      	b.n	800281a <HAL_ADC_Start_DMA+0x9a>
 8002818:	4b33      	ldr	r3, [pc, #204]	@ (80028e8 <HAL_ADC_Start_DMA+0x168>)
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	6812      	ldr	r2, [r2, #0]
 800281e:	4293      	cmp	r3, r2
 8002820:	d002      	beq.n	8002828 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d105      	bne.n	8002834 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800282c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002838:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d006      	beq.n	800284e <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002844:	f023 0206 	bic.w	r2, r3, #6
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	659a      	str	r2, [r3, #88]	@ 0x58
 800284c:	e002      	b.n	8002854 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002858:	4a28      	ldr	r2, [pc, #160]	@ (80028fc <HAL_ADC_Start_DMA+0x17c>)
 800285a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002860:	4a27      	ldr	r2, [pc, #156]	@ (8002900 <HAL_ADC_Start_DMA+0x180>)
 8002862:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002868:	4a26      	ldr	r2, [pc, #152]	@ (8002904 <HAL_ADC_Start_DMA+0x184>)
 800286a:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	221c      	movs	r2, #28
 8002872:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f042 0210 	orr.w	r2, r2, #16
 800288a:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002894:	4619      	mov	r1, r3
 8002896:	4610      	mov	r0, r2
 8002898:	f7ff fcaf 	bl	80021fa <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	3340      	adds	r3, #64	@ 0x40
 80028a6:	4619      	mov	r1, r3
 80028a8:	68ba      	ldr	r2, [r7, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f001 fb10 	bl	8003ed0 <HAL_DMA_Start_IT>
 80028b0:	4603      	mov	r3, r0
 80028b2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff fd85 	bl	80023c8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80028be:	e00d      	b.n	80028dc <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 80028c8:	e008      	b.n	80028dc <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80028d6:	e001      	b.n	80028dc <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028d8:	2302      	movs	r3, #2
 80028da:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80028dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40022000 	.word	0x40022000
 80028ec:	40022100 	.word	0x40022100
 80028f0:	40022300 	.word	0x40022300
 80028f4:	58026300 	.word	0x58026300
 80028f8:	fffff0fe 	.word	0xfffff0fe
 80028fc:	08003111 	.word	0x08003111
 8002900:	080031e9 	.word	0x080031e9
 8002904:	08003205 	.word	0x08003205

08002908 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002944:	b590      	push	{r4, r7, lr}
 8002946:	b0a1      	sub	sp, #132	@ 0x84
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002954:	2300      	movs	r3, #0
 8002956:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	4a65      	ldr	r2, [pc, #404]	@ (8002af4 <HAL_ADC_ConfigChannel+0x1b0>)
 800295e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002966:	2b01      	cmp	r3, #1
 8002968:	d101      	bne.n	800296e <HAL_ADC_ConfigChannel+0x2a>
 800296a:	2302      	movs	r3, #2
 800296c:	e32e      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x688>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff fd38 	bl	80023f0 <LL_ADC_REG_IsConversionOngoing>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	f040 8313 	bne.w	8002fae <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	db2c      	blt.n	80029ea <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002998:	2b00      	cmp	r3, #0
 800299a:	d108      	bne.n	80029ae <HAL_ADC_ConfigChannel+0x6a>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	0e9b      	lsrs	r3, r3, #26
 80029a2:	f003 031f 	and.w	r3, r3, #31
 80029a6:	2201      	movs	r2, #1
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	e016      	b.n	80029dc <HAL_ADC_ConfigChannel+0x98>
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029b6:	fa93 f3a3 	rbit	r3, r3
 80029ba:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029be:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80029c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 80029c6:	2320      	movs	r3, #32
 80029c8:	e003      	b.n	80029d2 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 80029ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80029cc:	fab3 f383 	clz	r3, r3
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	f003 031f 	and.w	r3, r3, #31
 80029d6:	2201      	movs	r2, #1
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	6812      	ldr	r2, [r2, #0]
 80029e0:	69d1      	ldr	r1, [r2, #28]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	430b      	orrs	r3, r1
 80029e8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6818      	ldr	r0, [r3, #0]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	6859      	ldr	r1, [r3, #4]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	461a      	mov	r2, r3
 80029f8:	f7ff fbd3 	bl	80021a2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff fcf5 	bl	80023f0 <LL_ADC_REG_IsConversionOngoing>
 8002a06:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff fd02 	bl	8002416 <LL_ADC_INJ_IsConversionOngoing>
 8002a12:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f040 80b8 	bne.w	8002b8c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	f040 80b4 	bne.w	8002b8c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6818      	ldr	r0, [r3, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	6819      	ldr	r1, [r3, #0]
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	461a      	mov	r2, r3
 8002a32:	f7ff fbf5 	bl	8002220 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a36:	4b30      	ldr	r3, [pc, #192]	@ (8002af8 <HAL_ADC_ConfigChannel+0x1b4>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002a3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a42:	d10b      	bne.n	8002a5c <HAL_ADC_ConfigChannel+0x118>
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	695a      	ldr	r2, [r3, #20]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	089b      	lsrs	r3, r3, #2
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	e01d      	b.n	8002a98 <HAL_ADC_ConfigChannel+0x154>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	f003 0310 	and.w	r3, r3, #16
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10b      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x13e>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	695a      	ldr	r2, [r3, #20]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	089b      	lsrs	r3, r3, #2
 8002a76:	f003 0307 	and.w	r3, r3, #7
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	e00a      	b.n	8002a98 <HAL_ADC_ConfigChannel+0x154>
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	695a      	ldr	r2, [r3, #20]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	089b      	lsrs	r3, r3, #2
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	2b04      	cmp	r3, #4
 8002aa0:	d02c      	beq.n	8002afc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6818      	ldr	r0, [r3, #0]
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	6919      	ldr	r1, [r3, #16]
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ab0:	f7ff fb10 	bl	80020d4 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6818      	ldr	r0, [r3, #0]
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	6919      	ldr	r1, [r3, #16]
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	7e5b      	ldrb	r3, [r3, #25]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d102      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x186>
 8002ac4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002ac8:	e000      	b.n	8002acc <HAL_ADC_ConfigChannel+0x188>
 8002aca:	2300      	movs	r3, #0
 8002acc:	461a      	mov	r2, r3
 8002ace:	f7ff fb3a 	bl	8002146 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6818      	ldr	r0, [r3, #0]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	6919      	ldr	r1, [r3, #16]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	7e1b      	ldrb	r3, [r3, #24]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d102      	bne.n	8002ae8 <HAL_ADC_ConfigChannel+0x1a4>
 8002ae2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ae6:	e000      	b.n	8002aea <HAL_ADC_ConfigChannel+0x1a6>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	461a      	mov	r2, r3
 8002aec:	f7ff fb12 	bl	8002114 <LL_ADC_SetDataRightShift>
 8002af0:	e04c      	b.n	8002b8c <HAL_ADC_ConfigChannel+0x248>
 8002af2:	bf00      	nop
 8002af4:	47ff0000 	.word	0x47ff0000
 8002af8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b02:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	069b      	lsls	r3, r3, #26
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d107      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002b1e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	069b      	lsls	r3, r3, #26
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d107      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002b42:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	069b      	lsls	r3, r3, #26
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d107      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002b66:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b6e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	069b      	lsls	r3, r3, #26
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d107      	bne.n	8002b8c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002b8a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff fc05 	bl	80023a0 <LL_ADC_IsEnabled>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f040 8211 	bne.w	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6818      	ldr	r0, [r3, #0]
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	6819      	ldr	r1, [r3, #0]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	461a      	mov	r2, r3
 8002bac:	f7ff fb64 	bl	8002278 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	4aa1      	ldr	r2, [pc, #644]	@ (8002e3c <HAL_ADC_ConfigChannel+0x4f8>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	f040 812e 	bne.w	8002e18 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d10b      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0x2a0>
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	0e9b      	lsrs	r3, r3, #26
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	f003 031f 	and.w	r3, r3, #31
 8002bd8:	2b09      	cmp	r3, #9
 8002bda:	bf94      	ite	ls
 8002bdc:	2301      	movls	r3, #1
 8002bde:	2300      	movhi	r3, #0
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	e019      	b.n	8002c18 <HAL_ADC_ConfigChannel+0x2d4>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bec:	fa93 f3a3 	rbit	r3, r3
 8002bf0:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002bf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002bf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8002bfc:	2320      	movs	r3, #32
 8002bfe:	e003      	b.n	8002c08 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8002c00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c02:	fab3 f383 	clz	r3, r3
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	3301      	adds	r3, #1
 8002c0a:	f003 031f 	and.w	r3, r3, #31
 8002c0e:	2b09      	cmp	r3, #9
 8002c10:	bf94      	ite	ls
 8002c12:	2301      	movls	r3, #1
 8002c14:	2300      	movhi	r3, #0
 8002c16:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d079      	beq.n	8002d10 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d107      	bne.n	8002c38 <HAL_ADC_ConfigChannel+0x2f4>
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	0e9b      	lsrs	r3, r3, #26
 8002c2e:	3301      	adds	r3, #1
 8002c30:	069b      	lsls	r3, r3, #26
 8002c32:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c36:	e015      	b.n	8002c64 <HAL_ADC_ConfigChannel+0x320>
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c40:	fa93 f3a3 	rbit	r3, r3
 8002c44:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002c46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c48:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002c4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8002c50:	2320      	movs	r3, #32
 8002c52:	e003      	b.n	8002c5c <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8002c54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c56:	fab3 f383 	clz	r3, r3
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	069b      	lsls	r3, r3, #26
 8002c60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d109      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x340>
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	0e9b      	lsrs	r3, r3, #26
 8002c76:	3301      	adds	r3, #1
 8002c78:	f003 031f 	and.w	r3, r3, #31
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c82:	e017      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x370>
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c8c:	fa93 f3a3 	rbit	r3, r3
 8002c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c94:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002c96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d101      	bne.n	8002ca0 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8002c9c:	2320      	movs	r3, #32
 8002c9e:	e003      	b.n	8002ca8 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8002ca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ca2:	fab3 f383 	clz	r3, r3
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	3301      	adds	r3, #1
 8002caa:	f003 031f 	and.w	r3, r3, #31
 8002cae:	2101      	movs	r1, #1
 8002cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb4:	ea42 0103 	orr.w	r1, r2, r3
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10a      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x396>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	0e9b      	lsrs	r3, r3, #26
 8002cca:	3301      	adds	r3, #1
 8002ccc:	f003 021f 	and.w	r2, r3, #31
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4413      	add	r3, r2
 8002cd6:	051b      	lsls	r3, r3, #20
 8002cd8:	e018      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x3c8>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ce2:	fa93 f3a3 	rbit	r3, r3
 8002ce6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cea:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8002cf2:	2320      	movs	r3, #32
 8002cf4:	e003      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8002cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cf8:	fab3 f383 	clz	r3, r3
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	3301      	adds	r3, #1
 8002d00:	f003 021f 	and.w	r2, r3, #31
 8002d04:	4613      	mov	r3, r2
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4413      	add	r3, r2
 8002d0a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d0c:	430b      	orrs	r3, r1
 8002d0e:	e07e      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d107      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x3e8>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	0e9b      	lsrs	r3, r3, #26
 8002d22:	3301      	adds	r3, #1
 8002d24:	069b      	lsls	r3, r3, #26
 8002d26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d2a:	e015      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x414>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8002d44:	2320      	movs	r3, #32
 8002d46:	e003      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8002d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d4a:	fab3 f383 	clz	r3, r3
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	3301      	adds	r3, #1
 8002d52:	069b      	lsls	r3, r3, #26
 8002d54:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d109      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x434>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	0e9b      	lsrs	r3, r3, #26
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	2101      	movs	r1, #1
 8002d72:	fa01 f303 	lsl.w	r3, r1, r3
 8002d76:	e017      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x464>
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	fa93 f3a3 	rbit	r3, r3
 8002d84:	61bb      	str	r3, [r7, #24]
  return result;
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002d8a:	6a3b      	ldr	r3, [r7, #32]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8002d90:	2320      	movs	r3, #32
 8002d92:	e003      	b.n	8002d9c <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	fab3 f383 	clz	r3, r3
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	f003 031f 	and.w	r3, r3, #31
 8002da2:	2101      	movs	r1, #1
 8002da4:	fa01 f303 	lsl.w	r3, r1, r3
 8002da8:	ea42 0103 	orr.w	r1, r2, r3
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d10d      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0x490>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	0e9b      	lsrs	r3, r3, #26
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	f003 021f 	and.w	r2, r3, #31
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	4413      	add	r3, r2
 8002dca:	3b1e      	subs	r3, #30
 8002dcc:	051b      	lsls	r3, r3, #20
 8002dce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002dd2:	e01b      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x4c8>
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	fa93 f3a3 	rbit	r3, r3
 8002de0:	60fb      	str	r3, [r7, #12]
  return result;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d101      	bne.n	8002df0 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8002dec:	2320      	movs	r3, #32
 8002dee:	e003      	b.n	8002df8 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	fab3 f383 	clz	r3, r3
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	3301      	adds	r3, #1
 8002dfa:	f003 021f 	and.w	r2, r3, #31
 8002dfe:	4613      	mov	r3, r2
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	4413      	add	r3, r2
 8002e04:	3b1e      	subs	r3, #30
 8002e06:	051b      	lsls	r3, r3, #20
 8002e08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e0c:	430b      	orrs	r3, r1
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	6892      	ldr	r2, [r2, #8]
 8002e12:	4619      	mov	r1, r3
 8002e14:	f7ff fa04 	bl	8002220 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f280 80cf 	bge.w	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a06      	ldr	r2, [pc, #24]	@ (8002e40 <HAL_ADC_ConfigChannel+0x4fc>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d004      	beq.n	8002e36 <HAL_ADC_ConfigChannel+0x4f2>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a04      	ldr	r2, [pc, #16]	@ (8002e44 <HAL_ADC_ConfigChannel+0x500>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d10a      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x508>
 8002e36:	4b04      	ldr	r3, [pc, #16]	@ (8002e48 <HAL_ADC_ConfigChannel+0x504>)
 8002e38:	e009      	b.n	8002e4e <HAL_ADC_ConfigChannel+0x50a>
 8002e3a:	bf00      	nop
 8002e3c:	47ff0000 	.word	0x47ff0000
 8002e40:	40022000 	.word	0x40022000
 8002e44:	40022100 	.word	0x40022100
 8002e48:	40022300 	.word	0x40022300
 8002e4c:	4b61      	ldr	r3, [pc, #388]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x690>)
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7ff f932 	bl	80020b8 <LL_ADC_GetCommonPathInternalCh>
 8002e54:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a5f      	ldr	r2, [pc, #380]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x694>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d004      	beq.n	8002e6a <HAL_ADC_ConfigChannel+0x526>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a5d      	ldr	r2, [pc, #372]	@ (8002fdc <HAL_ADC_ConfigChannel+0x698>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d10e      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x544>
 8002e6a:	485b      	ldr	r0, [pc, #364]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x694>)
 8002e6c:	f7ff fa98 	bl	80023a0 <LL_ADC_IsEnabled>
 8002e70:	4604      	mov	r4, r0
 8002e72:	485a      	ldr	r0, [pc, #360]	@ (8002fdc <HAL_ADC_ConfigChannel+0x698>)
 8002e74:	f7ff fa94 	bl	80023a0 <LL_ADC_IsEnabled>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	4323      	orrs	r3, r4
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	bf0c      	ite	eq
 8002e80:	2301      	moveq	r3, #1
 8002e82:	2300      	movne	r3, #0
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	e008      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x556>
 8002e88:	4855      	ldr	r0, [pc, #340]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x69c>)
 8002e8a:	f7ff fa89 	bl	80023a0 <LL_ADC_IsEnabled>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	bf0c      	ite	eq
 8002e94:	2301      	moveq	r3, #1
 8002e96:	2300      	movne	r3, #0
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d07d      	beq.n	8002f9a <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a50      	ldr	r2, [pc, #320]	@ (8002fe4 <HAL_ADC_ConfigChannel+0x6a0>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d130      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x5c6>
 8002ea8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d12b      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a4a      	ldr	r2, [pc, #296]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x69c>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	f040 8081 	bne.w	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a45      	ldr	r2, [pc, #276]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x694>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d004      	beq.n	8002ed2 <HAL_ADC_ConfigChannel+0x58e>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a43      	ldr	r2, [pc, #268]	@ (8002fdc <HAL_ADC_ConfigChannel+0x698>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d101      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x592>
 8002ed2:	4a45      	ldr	r2, [pc, #276]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x6a4>)
 8002ed4:	e000      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x594>
 8002ed6:	4a3f      	ldr	r2, [pc, #252]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x690>)
 8002ed8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eda:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ede:	4619      	mov	r1, r3
 8002ee0:	4610      	mov	r0, r2
 8002ee2:	f7ff f8d6 	bl	8002092 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ee6:	4b41      	ldr	r3, [pc, #260]	@ (8002fec <HAL_ADC_ConfigChannel+0x6a8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	099b      	lsrs	r3, r3, #6
 8002eec:	4a40      	ldr	r2, [pc, #256]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x6ac>)
 8002eee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef2:	099b      	lsrs	r3, r3, #6
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002efa:	e002      	b.n	8002f02 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	3b01      	subs	r3, #1
 8002f00:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1f9      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f08:	e05a      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a39      	ldr	r2, [pc, #228]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x6b0>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d11e      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x60e>
 8002f14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d119      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a2f      	ldr	r2, [pc, #188]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x69c>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d14b      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a2a      	ldr	r2, [pc, #168]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x694>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d004      	beq.n	8002f3c <HAL_ADC_ConfigChannel+0x5f8>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a29      	ldr	r2, [pc, #164]	@ (8002fdc <HAL_ADC_ConfigChannel+0x698>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d101      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x5fc>
 8002f3c:	4a2a      	ldr	r2, [pc, #168]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x6a4>)
 8002f3e:	e000      	b.n	8002f42 <HAL_ADC_ConfigChannel+0x5fe>
 8002f40:	4a24      	ldr	r2, [pc, #144]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x690>)
 8002f42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4610      	mov	r0, r2
 8002f4c:	f7ff f8a1 	bl	8002092 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f50:	e036      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a28      	ldr	r2, [pc, #160]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x6b4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d131      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
 8002f5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d12c      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x69c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d127      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a18      	ldr	r2, [pc, #96]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x694>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d004      	beq.n	8002f84 <HAL_ADC_ConfigChannel+0x640>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a17      	ldr	r2, [pc, #92]	@ (8002fdc <HAL_ADC_ConfigChannel+0x698>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d101      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x644>
 8002f84:	4a18      	ldr	r2, [pc, #96]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x6a4>)
 8002f86:	e000      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x646>
 8002f88:	4a12      	ldr	r2, [pc, #72]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x690>)
 8002f8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f90:	4619      	mov	r1, r3
 8002f92:	4610      	mov	r0, r2
 8002f94:	f7ff f87d 	bl	8002092 <LL_ADC_SetCommonPathInternalCh>
 8002f98:	e012      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f9e:	f043 0220 	orr.w	r2, r3, #32
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002fac:	e008      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb2:	f043 0220 	orr.w	r2, r3, #32
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fc8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3784      	adds	r7, #132	@ 0x84
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd90      	pop	{r4, r7, pc}
 8002fd4:	58026300 	.word	0x58026300
 8002fd8:	40022000 	.word	0x40022000
 8002fdc:	40022100 	.word	0x40022100
 8002fe0:	58026000 	.word	0x58026000
 8002fe4:	cb840000 	.word	0xcb840000
 8002fe8:	40022300 	.word	0x40022300
 8002fec:	24000000 	.word	0x24000000
 8002ff0:	053e2d63 	.word	0x053e2d63
 8002ff4:	c7520000 	.word	0xc7520000
 8002ff8:	cfb80000 	.word	0xcfb80000

08002ffc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff f9c9 	bl	80023a0 <LL_ADC_IsEnabled>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d16e      	bne.n	80030f2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	4b38      	ldr	r3, [pc, #224]	@ (80030fc <ADC_Enable+0x100>)
 800301c:	4013      	ands	r3, r2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00d      	beq.n	800303e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003026:	f043 0210 	orr.w	r2, r3, #16
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003032:	f043 0201 	orr.w	r2, r3, #1
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e05a      	b.n	80030f4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff f998 	bl	8002378 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003048:	f7fe fff8 	bl	800203c <HAL_GetTick>
 800304c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a2b      	ldr	r2, [pc, #172]	@ (8003100 <ADC_Enable+0x104>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d004      	beq.n	8003062 <ADC_Enable+0x66>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a29      	ldr	r2, [pc, #164]	@ (8003104 <ADC_Enable+0x108>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d101      	bne.n	8003066 <ADC_Enable+0x6a>
 8003062:	4b29      	ldr	r3, [pc, #164]	@ (8003108 <ADC_Enable+0x10c>)
 8003064:	e000      	b.n	8003068 <ADC_Enable+0x6c>
 8003066:	4b29      	ldr	r3, [pc, #164]	@ (800310c <ADC_Enable+0x110>)
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff f929 	bl	80022c0 <LL_ADC_GetMultimode>
 800306e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a23      	ldr	r2, [pc, #140]	@ (8003104 <ADC_Enable+0x108>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d002      	beq.n	8003080 <ADC_Enable+0x84>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	e000      	b.n	8003082 <ADC_Enable+0x86>
 8003080:	4b1f      	ldr	r3, [pc, #124]	@ (8003100 <ADC_Enable+0x104>)
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	6812      	ldr	r2, [r2, #0]
 8003086:	4293      	cmp	r3, r2
 8003088:	d02c      	beq.n	80030e4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d130      	bne.n	80030f2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003090:	e028      	b.n	80030e4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff f982 	bl	80023a0 <LL_ADC_IsEnabled>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d104      	bne.n	80030ac <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff f966 	bl	8002378 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030ac:	f7fe ffc6 	bl	800203c <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d914      	bls.n	80030e4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0301 	and.w	r3, r3, #1
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d00d      	beq.n	80030e4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030cc:	f043 0210 	orr.w	r2, r3, #16
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d8:	f043 0201 	orr.w	r2, r3, #1
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e007      	b.n	80030f4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d1cf      	bne.n	8003092 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3710      	adds	r7, #16
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	8000003f 	.word	0x8000003f
 8003100:	40022000 	.word	0x40022000
 8003104:	40022100 	.word	0x40022100
 8003108:	40022300 	.word	0x40022300
 800310c:	58026300 	.word	0x58026300

08003110 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003122:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003126:	2b00      	cmp	r3, #0
 8003128:	d14b      	bne.n	80031c2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800312e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0308 	and.w	r3, r3, #8
 8003140:	2b00      	cmp	r3, #0
 8003142:	d021      	beq.n	8003188 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4618      	mov	r0, r3
 800314a:	f7ff f817 	bl	800217c <LL_ADC_REG_IsTriggerSourceSWStart>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d032      	beq.n	80031ba <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d12b      	bne.n	80031ba <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003166:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003172:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d11f      	bne.n	80031ba <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800317e:	f043 0201 	orr.w	r2, r3, #1
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	655a      	str	r2, [r3, #84]	@ 0x54
 8003186:	e018      	b.n	80031ba <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	f003 0303 	and.w	r3, r3, #3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d111      	bne.n	80031ba <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d105      	bne.n	80031ba <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031b2:	f043 0201 	orr.w	r2, r3, #1
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f7ff fba4 	bl	8002908 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031c0:	e00e      	b.n	80031e0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c6:	f003 0310 	and.w	r3, r3, #16
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f7ff fbae 	bl	8002930 <HAL_ADC_ErrorCallback>
}
 80031d4:	e004      	b.n	80031e0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	4798      	blx	r3
}
 80031e0:	bf00      	nop
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	f7ff fb90 	bl	800291c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031fc:	bf00      	nop
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003210:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003216:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003222:	f043 0204 	orr.w	r2, r3, #4
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f7ff fb80 	bl	8002930 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003230:	bf00      	nop
 8003232:	3710      	adds	r7, #16
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a7a      	ldr	r2, [pc, #488]	@ (8003430 <ADC_ConfigureBoostMode+0x1f8>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d004      	beq.n	8003254 <ADC_ConfigureBoostMode+0x1c>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a79      	ldr	r2, [pc, #484]	@ (8003434 <ADC_ConfigureBoostMode+0x1fc>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d109      	bne.n	8003268 <ADC_ConfigureBoostMode+0x30>
 8003254:	4b78      	ldr	r3, [pc, #480]	@ (8003438 <ADC_ConfigureBoostMode+0x200>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800325c:	2b00      	cmp	r3, #0
 800325e:	bf14      	ite	ne
 8003260:	2301      	movne	r3, #1
 8003262:	2300      	moveq	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	e008      	b.n	800327a <ADC_ConfigureBoostMode+0x42>
 8003268:	4b74      	ldr	r3, [pc, #464]	@ (800343c <ADC_ConfigureBoostMode+0x204>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003270:	2b00      	cmp	r3, #0
 8003272:	bf14      	ite	ne
 8003274:	2301      	movne	r3, #1
 8003276:	2300      	moveq	r3, #0
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d01c      	beq.n	80032b8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800327e:	f004 faaf 	bl	80077e0 <HAL_RCC_GetHCLKFreq>
 8003282:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800328c:	d010      	beq.n	80032b0 <ADC_ConfigureBoostMode+0x78>
 800328e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003292:	d873      	bhi.n	800337c <ADC_ConfigureBoostMode+0x144>
 8003294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003298:	d002      	beq.n	80032a0 <ADC_ConfigureBoostMode+0x68>
 800329a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800329e:	d16d      	bne.n	800337c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	0c1b      	lsrs	r3, r3, #16
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ac:	60fb      	str	r3, [r7, #12]
        break;
 80032ae:	e068      	b.n	8003382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	089b      	lsrs	r3, r3, #2
 80032b4:	60fb      	str	r3, [r7, #12]
        break;
 80032b6:	e064      	b.n	8003382 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80032b8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80032bc:	f04f 0100 	mov.w	r1, #0
 80032c0:	f005 fd36 	bl	8008d30 <HAL_RCCEx_GetPeriphCLKFreq>
 80032c4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80032ce:	d051      	beq.n	8003374 <ADC_ConfigureBoostMode+0x13c>
 80032d0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80032d4:	d854      	bhi.n	8003380 <ADC_ConfigureBoostMode+0x148>
 80032d6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80032da:	d047      	beq.n	800336c <ADC_ConfigureBoostMode+0x134>
 80032dc:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80032e0:	d84e      	bhi.n	8003380 <ADC_ConfigureBoostMode+0x148>
 80032e2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80032e6:	d03d      	beq.n	8003364 <ADC_ConfigureBoostMode+0x12c>
 80032e8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80032ec:	d848      	bhi.n	8003380 <ADC_ConfigureBoostMode+0x148>
 80032ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80032f2:	d033      	beq.n	800335c <ADC_ConfigureBoostMode+0x124>
 80032f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80032f8:	d842      	bhi.n	8003380 <ADC_ConfigureBoostMode+0x148>
 80032fa:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80032fe:	d029      	beq.n	8003354 <ADC_ConfigureBoostMode+0x11c>
 8003300:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003304:	d83c      	bhi.n	8003380 <ADC_ConfigureBoostMode+0x148>
 8003306:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800330a:	d01a      	beq.n	8003342 <ADC_ConfigureBoostMode+0x10a>
 800330c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003310:	d836      	bhi.n	8003380 <ADC_ConfigureBoostMode+0x148>
 8003312:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003316:	d014      	beq.n	8003342 <ADC_ConfigureBoostMode+0x10a>
 8003318:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800331c:	d830      	bhi.n	8003380 <ADC_ConfigureBoostMode+0x148>
 800331e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003322:	d00e      	beq.n	8003342 <ADC_ConfigureBoostMode+0x10a>
 8003324:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003328:	d82a      	bhi.n	8003380 <ADC_ConfigureBoostMode+0x148>
 800332a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800332e:	d008      	beq.n	8003342 <ADC_ConfigureBoostMode+0x10a>
 8003330:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003334:	d824      	bhi.n	8003380 <ADC_ConfigureBoostMode+0x148>
 8003336:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800333a:	d002      	beq.n	8003342 <ADC_ConfigureBoostMode+0x10a>
 800333c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003340:	d11e      	bne.n	8003380 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	0c9b      	lsrs	r3, r3, #18
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003350:	60fb      	str	r3, [r7, #12]
        break;
 8003352:	e016      	b.n	8003382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	091b      	lsrs	r3, r3, #4
 8003358:	60fb      	str	r3, [r7, #12]
        break;
 800335a:	e012      	b.n	8003382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	095b      	lsrs	r3, r3, #5
 8003360:	60fb      	str	r3, [r7, #12]
        break;
 8003362:	e00e      	b.n	8003382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	099b      	lsrs	r3, r3, #6
 8003368:	60fb      	str	r3, [r7, #12]
        break;
 800336a:	e00a      	b.n	8003382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	09db      	lsrs	r3, r3, #7
 8003370:	60fb      	str	r3, [r7, #12]
        break;
 8003372:	e006      	b.n	8003382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	0a1b      	lsrs	r3, r3, #8
 8003378:	60fb      	str	r3, [r7, #12]
        break;
 800337a:	e002      	b.n	8003382 <ADC_ConfigureBoostMode+0x14a>
        break;
 800337c:	bf00      	nop
 800337e:	e000      	b.n	8003382 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003380:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003382:	f7fe fe67 	bl	8002054 <HAL_GetREVID>
 8003386:	4603      	mov	r3, r0
 8003388:	f241 0203 	movw	r2, #4099	@ 0x1003
 800338c:	4293      	cmp	r3, r2
 800338e:	d815      	bhi.n	80033bc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4a2b      	ldr	r2, [pc, #172]	@ (8003440 <ADC_ConfigureBoostMode+0x208>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d908      	bls.n	80033aa <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033a6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80033a8:	e03e      	b.n	8003428 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033b8:	609a      	str	r2, [r3, #8]
}
 80033ba:	e035      	b.n	8003428 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	085b      	lsrs	r3, r3, #1
 80033c0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003444 <ADC_ConfigureBoostMode+0x20c>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d808      	bhi.n	80033dc <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80033d8:	609a      	str	r2, [r3, #8]
}
 80033da:	e025      	b.n	8003428 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4a1a      	ldr	r2, [pc, #104]	@ (8003448 <ADC_ConfigureBoostMode+0x210>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d80a      	bhi.n	80033fa <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033f6:	609a      	str	r2, [r3, #8]
}
 80033f8:	e016      	b.n	8003428 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	4a13      	ldr	r2, [pc, #76]	@ (800344c <ADC_ConfigureBoostMode+0x214>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d80a      	bhi.n	8003418 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003414:	609a      	str	r2, [r3, #8]
}
 8003416:	e007      	b.n	8003428 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	689a      	ldr	r2, [r3, #8]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003426:	609a      	str	r2, [r3, #8]
}
 8003428:	bf00      	nop
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40022000 	.word	0x40022000
 8003434:	40022100 	.word	0x40022100
 8003438:	40022300 	.word	0x40022300
 800343c:	58026300 	.word	0x58026300
 8003440:	01312d00 	.word	0x01312d00
 8003444:	005f5e10 	.word	0x005f5e10
 8003448:	00bebc20 	.word	0x00bebc20
 800344c:	017d7840 	.word	0x017d7840

08003450 <LL_ADC_IsEnabled>:
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b01      	cmp	r3, #1
 8003462:	d101      	bne.n	8003468 <LL_ADC_IsEnabled+0x18>
 8003464:	2301      	movs	r3, #1
 8003466:	e000      	b.n	800346a <LL_ADC_IsEnabled+0x1a>
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr

08003476 <LL_ADC_REG_IsConversionOngoing>:
{
 8003476:	b480      	push	{r7}
 8003478:	b083      	sub	sp, #12
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 0304 	and.w	r3, r3, #4
 8003486:	2b04      	cmp	r3, #4
 8003488:	d101      	bne.n	800348e <LL_ADC_REG_IsConversionOngoing+0x18>
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800349c:	b590      	push	{r4, r7, lr}
 800349e:	b09f      	sub	sp, #124	@ 0x7c
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034a6:	2300      	movs	r3, #0
 80034a8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d101      	bne.n	80034ba <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80034b6:	2302      	movs	r3, #2
 80034b8:	e0be      	b.n	8003638 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2201      	movs	r2, #1
 80034be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80034c2:	2300      	movs	r3, #0
 80034c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80034c6:	2300      	movs	r3, #0
 80034c8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a5c      	ldr	r2, [pc, #368]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d102      	bne.n	80034da <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80034d4:	4b5b      	ldr	r3, [pc, #364]	@ (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	e001      	b.n	80034de <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80034da:	2300      	movs	r3, #0
 80034dc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10b      	bne.n	80034fc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e8:	f043 0220 	orr.w	r2, r3, #32
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e09d      	b.n	8003638 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7ff ffb9 	bl	8003476 <LL_ADC_REG_IsConversionOngoing>
 8003504:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff ffb3 	bl	8003476 <LL_ADC_REG_IsConversionOngoing>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d17f      	bne.n	8003616 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003516:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003518:	2b00      	cmp	r3, #0
 800351a:	d17c      	bne.n	8003616 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a47      	ldr	r2, [pc, #284]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d004      	beq.n	8003530 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a46      	ldr	r2, [pc, #280]	@ (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d101      	bne.n	8003534 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003530:	4b45      	ldr	r3, [pc, #276]	@ (8003648 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003532:	e000      	b.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003534:	4b45      	ldr	r3, [pc, #276]	@ (800364c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003536:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d039      	beq.n	80035b4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003540:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	431a      	orrs	r2, r3
 800354e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003550:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a3a      	ldr	r2, [pc, #232]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d004      	beq.n	8003566 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a38      	ldr	r2, [pc, #224]	@ (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d10e      	bne.n	8003584 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003566:	4836      	ldr	r0, [pc, #216]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003568:	f7ff ff72 	bl	8003450 <LL_ADC_IsEnabled>
 800356c:	4604      	mov	r4, r0
 800356e:	4835      	ldr	r0, [pc, #212]	@ (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003570:	f7ff ff6e 	bl	8003450 <LL_ADC_IsEnabled>
 8003574:	4603      	mov	r3, r0
 8003576:	4323      	orrs	r3, r4
 8003578:	2b00      	cmp	r3, #0
 800357a:	bf0c      	ite	eq
 800357c:	2301      	moveq	r3, #1
 800357e:	2300      	movne	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	e008      	b.n	8003596 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003584:	4832      	ldr	r0, [pc, #200]	@ (8003650 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003586:	f7ff ff63 	bl	8003450 <LL_ADC_IsEnabled>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	bf0c      	ite	eq
 8003590:	2301      	moveq	r3, #1
 8003592:	2300      	movne	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d047      	beq.n	800362a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800359a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800359c:	689a      	ldr	r2, [r3, #8]
 800359e:	4b2d      	ldr	r3, [pc, #180]	@ (8003654 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80035a0:	4013      	ands	r3, r2
 80035a2:	683a      	ldr	r2, [r7, #0]
 80035a4:	6811      	ldr	r1, [r2, #0]
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	6892      	ldr	r2, [r2, #8]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	431a      	orrs	r2, r3
 80035ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035b0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035b2:	e03a      	b.n	800362a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80035b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035be:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a1e      	ldr	r2, [pc, #120]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d004      	beq.n	80035d4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d10e      	bne.n	80035f2 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80035d4:	481a      	ldr	r0, [pc, #104]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80035d6:	f7ff ff3b 	bl	8003450 <LL_ADC_IsEnabled>
 80035da:	4604      	mov	r4, r0
 80035dc:	4819      	ldr	r0, [pc, #100]	@ (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80035de:	f7ff ff37 	bl	8003450 <LL_ADC_IsEnabled>
 80035e2:	4603      	mov	r3, r0
 80035e4:	4323      	orrs	r3, r4
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	bf0c      	ite	eq
 80035ea:	2301      	moveq	r3, #1
 80035ec:	2300      	movne	r3, #0
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	e008      	b.n	8003604 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80035f2:	4817      	ldr	r0, [pc, #92]	@ (8003650 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80035f4:	f7ff ff2c 	bl	8003450 <LL_ADC_IsEnabled>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	bf0c      	ite	eq
 80035fe:	2301      	moveq	r3, #1
 8003600:	2300      	movne	r3, #0
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b00      	cmp	r3, #0
 8003606:	d010      	beq.n	800362a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	4b11      	ldr	r3, [pc, #68]	@ (8003654 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800360e:	4013      	ands	r3, r2
 8003610:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003612:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003614:	e009      	b.n	800362a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800361a:	f043 0220 	orr.w	r2, r3, #32
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003628:	e000      	b.n	800362c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800362a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003634:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003638:	4618      	mov	r0, r3
 800363a:	377c      	adds	r7, #124	@ 0x7c
 800363c:	46bd      	mov	sp, r7
 800363e:	bd90      	pop	{r4, r7, pc}
 8003640:	40022000 	.word	0x40022000
 8003644:	40022100 	.word	0x40022100
 8003648:	40022300 	.word	0x40022300
 800364c:	58026300 	.word	0x58026300
 8003650:	58026000 	.word	0x58026000
 8003654:	fffff0e0 	.word	0xfffff0e0

08003658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f003 0307 	and.w	r3, r3, #7
 8003666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003668:	4b0b      	ldr	r3, [pc, #44]	@ (8003698 <__NVIC_SetPriorityGrouping+0x40>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003674:	4013      	ands	r3, r2
 8003676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003680:	4b06      	ldr	r3, [pc, #24]	@ (800369c <__NVIC_SetPriorityGrouping+0x44>)
 8003682:	4313      	orrs	r3, r2
 8003684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003686:	4a04      	ldr	r2, [pc, #16]	@ (8003698 <__NVIC_SetPriorityGrouping+0x40>)
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	60d3      	str	r3, [r2, #12]
}
 800368c:	bf00      	nop
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	e000ed00 	.word	0xe000ed00
 800369c:	05fa0000 	.word	0x05fa0000

080036a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036a4:	4b04      	ldr	r3, [pc, #16]	@ (80036b8 <__NVIC_GetPriorityGrouping+0x18>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	0a1b      	lsrs	r3, r3, #8
 80036aa:	f003 0307 	and.w	r3, r3, #7
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	e000ed00 	.word	0xe000ed00

080036bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80036c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	db0b      	blt.n	80036e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ce:	88fb      	ldrh	r3, [r7, #6]
 80036d0:	f003 021f 	and.w	r2, r3, #31
 80036d4:	4907      	ldr	r1, [pc, #28]	@ (80036f4 <__NVIC_EnableIRQ+0x38>)
 80036d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036da:	095b      	lsrs	r3, r3, #5
 80036dc:	2001      	movs	r0, #1
 80036de:	fa00 f202 	lsl.w	r2, r0, r2
 80036e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036e6:	bf00      	nop
 80036e8:	370c      	adds	r7, #12
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	e000e100 	.word	0xe000e100

080036f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	4603      	mov	r3, r0
 8003700:	6039      	str	r1, [r7, #0]
 8003702:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003704:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003708:	2b00      	cmp	r3, #0
 800370a:	db0a      	blt.n	8003722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	b2da      	uxtb	r2, r3
 8003710:	490c      	ldr	r1, [pc, #48]	@ (8003744 <__NVIC_SetPriority+0x4c>)
 8003712:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003716:	0112      	lsls	r2, r2, #4
 8003718:	b2d2      	uxtb	r2, r2
 800371a:	440b      	add	r3, r1
 800371c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003720:	e00a      	b.n	8003738 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	b2da      	uxtb	r2, r3
 8003726:	4908      	ldr	r1, [pc, #32]	@ (8003748 <__NVIC_SetPriority+0x50>)
 8003728:	88fb      	ldrh	r3, [r7, #6]
 800372a:	f003 030f 	and.w	r3, r3, #15
 800372e:	3b04      	subs	r3, #4
 8003730:	0112      	lsls	r2, r2, #4
 8003732:	b2d2      	uxtb	r2, r2
 8003734:	440b      	add	r3, r1
 8003736:	761a      	strb	r2, [r3, #24]
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	e000e100 	.word	0xe000e100
 8003748:	e000ed00 	.word	0xe000ed00

0800374c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800374c:	b480      	push	{r7}
 800374e:	b089      	sub	sp, #36	@ 0x24
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f003 0307 	and.w	r3, r3, #7
 800375e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	f1c3 0307 	rsb	r3, r3, #7
 8003766:	2b04      	cmp	r3, #4
 8003768:	bf28      	it	cs
 800376a:	2304      	movcs	r3, #4
 800376c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	3304      	adds	r3, #4
 8003772:	2b06      	cmp	r3, #6
 8003774:	d902      	bls.n	800377c <NVIC_EncodePriority+0x30>
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	3b03      	subs	r3, #3
 800377a:	e000      	b.n	800377e <NVIC_EncodePriority+0x32>
 800377c:	2300      	movs	r3, #0
 800377e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003780:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	43da      	mvns	r2, r3
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	401a      	ands	r2, r3
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003794:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	fa01 f303 	lsl.w	r3, r1, r3
 800379e:	43d9      	mvns	r1, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a4:	4313      	orrs	r3, r2
         );
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3724      	adds	r7, #36	@ 0x24
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr

080037b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b082      	sub	sp, #8
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7ff ff4c 	bl	8003658 <__NVIC_SetPriorityGrouping>
}
 80037c0:	bf00      	nop
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	4603      	mov	r3, r0
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
 80037d4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037d6:	f7ff ff63 	bl	80036a0 <__NVIC_GetPriorityGrouping>
 80037da:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	68b9      	ldr	r1, [r7, #8]
 80037e0:	6978      	ldr	r0, [r7, #20]
 80037e2:	f7ff ffb3 	bl	800374c <NVIC_EncodePriority>
 80037e6:	4602      	mov	r2, r0
 80037e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037ec:	4611      	mov	r1, r2
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7ff ff82 	bl	80036f8 <__NVIC_SetPriority>
}
 80037f4:	bf00      	nop
 80037f6:	3718      	adds	r7, #24
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	4603      	mov	r3, r0
 8003804:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff ff56 	bl	80036bc <__NVIC_EnableIRQ>
}
 8003810:	bf00      	nop
 8003812:	3708      	adds	r7, #8
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003820:	f7fe fc0c 	bl	800203c <HAL_GetTick>
 8003824:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d101      	bne.n	8003830 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e316      	b.n	8003e5e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a66      	ldr	r2, [pc, #408]	@ (80039d0 <HAL_DMA_Init+0x1b8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d04a      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a65      	ldr	r2, [pc, #404]	@ (80039d4 <HAL_DMA_Init+0x1bc>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d045      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a63      	ldr	r2, [pc, #396]	@ (80039d8 <HAL_DMA_Init+0x1c0>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d040      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a62      	ldr	r2, [pc, #392]	@ (80039dc <HAL_DMA_Init+0x1c4>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d03b      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a60      	ldr	r2, [pc, #384]	@ (80039e0 <HAL_DMA_Init+0x1c8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d036      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a5f      	ldr	r2, [pc, #380]	@ (80039e4 <HAL_DMA_Init+0x1cc>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d031      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a5d      	ldr	r2, [pc, #372]	@ (80039e8 <HAL_DMA_Init+0x1d0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d02c      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a5c      	ldr	r2, [pc, #368]	@ (80039ec <HAL_DMA_Init+0x1d4>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d027      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a5a      	ldr	r2, [pc, #360]	@ (80039f0 <HAL_DMA_Init+0x1d8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d022      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a59      	ldr	r2, [pc, #356]	@ (80039f4 <HAL_DMA_Init+0x1dc>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d01d      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a57      	ldr	r2, [pc, #348]	@ (80039f8 <HAL_DMA_Init+0x1e0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d018      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a56      	ldr	r2, [pc, #344]	@ (80039fc <HAL_DMA_Init+0x1e4>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d013      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a54      	ldr	r2, [pc, #336]	@ (8003a00 <HAL_DMA_Init+0x1e8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d00e      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a53      	ldr	r2, [pc, #332]	@ (8003a04 <HAL_DMA_Init+0x1ec>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d009      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a51      	ldr	r2, [pc, #324]	@ (8003a08 <HAL_DMA_Init+0x1f0>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d004      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a50      	ldr	r2, [pc, #320]	@ (8003a0c <HAL_DMA_Init+0x1f4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d101      	bne.n	80038d4 <HAL_DMA_Init+0xbc>
 80038d0:	2301      	movs	r3, #1
 80038d2:	e000      	b.n	80038d6 <HAL_DMA_Init+0xbe>
 80038d4:	2300      	movs	r3, #0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	f000 813b 	beq.w	8003b52 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a37      	ldr	r2, [pc, #220]	@ (80039d0 <HAL_DMA_Init+0x1b8>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d04a      	beq.n	800398c <HAL_DMA_Init+0x174>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a36      	ldr	r2, [pc, #216]	@ (80039d4 <HAL_DMA_Init+0x1bc>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d045      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a34      	ldr	r2, [pc, #208]	@ (80039d8 <HAL_DMA_Init+0x1c0>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d040      	beq.n	800398c <HAL_DMA_Init+0x174>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a33      	ldr	r2, [pc, #204]	@ (80039dc <HAL_DMA_Init+0x1c4>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d03b      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a31      	ldr	r2, [pc, #196]	@ (80039e0 <HAL_DMA_Init+0x1c8>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d036      	beq.n	800398c <HAL_DMA_Init+0x174>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a30      	ldr	r2, [pc, #192]	@ (80039e4 <HAL_DMA_Init+0x1cc>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d031      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a2e      	ldr	r2, [pc, #184]	@ (80039e8 <HAL_DMA_Init+0x1d0>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d02c      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a2d      	ldr	r2, [pc, #180]	@ (80039ec <HAL_DMA_Init+0x1d4>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d027      	beq.n	800398c <HAL_DMA_Init+0x174>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a2b      	ldr	r2, [pc, #172]	@ (80039f0 <HAL_DMA_Init+0x1d8>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d022      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a2a      	ldr	r2, [pc, #168]	@ (80039f4 <HAL_DMA_Init+0x1dc>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d01d      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a28      	ldr	r2, [pc, #160]	@ (80039f8 <HAL_DMA_Init+0x1e0>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d018      	beq.n	800398c <HAL_DMA_Init+0x174>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a27      	ldr	r2, [pc, #156]	@ (80039fc <HAL_DMA_Init+0x1e4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d013      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a25      	ldr	r2, [pc, #148]	@ (8003a00 <HAL_DMA_Init+0x1e8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00e      	beq.n	800398c <HAL_DMA_Init+0x174>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a24      	ldr	r2, [pc, #144]	@ (8003a04 <HAL_DMA_Init+0x1ec>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d009      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a22      	ldr	r2, [pc, #136]	@ (8003a08 <HAL_DMA_Init+0x1f0>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d004      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a21      	ldr	r2, [pc, #132]	@ (8003a0c <HAL_DMA_Init+0x1f4>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d108      	bne.n	800399e <HAL_DMA_Init+0x186>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 0201 	bic.w	r2, r2, #1
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	e007      	b.n	80039ae <HAL_DMA_Init+0x196>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f022 0201 	bic.w	r2, r2, #1
 80039ac:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80039ae:	e02f      	b.n	8003a10 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039b0:	f7fe fb44 	bl	800203c <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b05      	cmp	r3, #5
 80039bc:	d928      	bls.n	8003a10 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2203      	movs	r2, #3
 80039c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e246      	b.n	8003e5e <HAL_DMA_Init+0x646>
 80039d0:	40020010 	.word	0x40020010
 80039d4:	40020028 	.word	0x40020028
 80039d8:	40020040 	.word	0x40020040
 80039dc:	40020058 	.word	0x40020058
 80039e0:	40020070 	.word	0x40020070
 80039e4:	40020088 	.word	0x40020088
 80039e8:	400200a0 	.word	0x400200a0
 80039ec:	400200b8 	.word	0x400200b8
 80039f0:	40020410 	.word	0x40020410
 80039f4:	40020428 	.word	0x40020428
 80039f8:	40020440 	.word	0x40020440
 80039fc:	40020458 	.word	0x40020458
 8003a00:	40020470 	.word	0x40020470
 8003a04:	40020488 	.word	0x40020488
 8003a08:	400204a0 	.word	0x400204a0
 8003a0c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1c8      	bne.n	80039b0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	4b83      	ldr	r3, [pc, #524]	@ (8003c38 <HAL_DMA_Init+0x420>)
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003a36:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	691b      	ldr	r3, [r3, #16]
 8003a3c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a42:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a4e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d107      	bne.n	8003a74 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003a74:	4b71      	ldr	r3, [pc, #452]	@ (8003c3c <HAL_DMA_Init+0x424>)
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	4b71      	ldr	r3, [pc, #452]	@ (8003c40 <HAL_DMA_Init+0x428>)
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a80:	d328      	bcc.n	8003ad4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b28      	cmp	r3, #40	@ 0x28
 8003a88:	d903      	bls.n	8003a92 <HAL_DMA_Init+0x27a>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a90:	d917      	bls.n	8003ac2 <HAL_DMA_Init+0x2aa>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	2b3e      	cmp	r3, #62	@ 0x3e
 8003a98:	d903      	bls.n	8003aa2 <HAL_DMA_Init+0x28a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	2b42      	cmp	r3, #66	@ 0x42
 8003aa0:	d90f      	bls.n	8003ac2 <HAL_DMA_Init+0x2aa>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	2b46      	cmp	r3, #70	@ 0x46
 8003aa8:	d903      	bls.n	8003ab2 <HAL_DMA_Init+0x29a>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b48      	cmp	r3, #72	@ 0x48
 8003ab0:	d907      	bls.n	8003ac2 <HAL_DMA_Init+0x2aa>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b4e      	cmp	r3, #78	@ 0x4e
 8003ab8:	d905      	bls.n	8003ac6 <HAL_DMA_Init+0x2ae>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2b52      	cmp	r3, #82	@ 0x52
 8003ac0:	d801      	bhi.n	8003ac6 <HAL_DMA_Init+0x2ae>
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e000      	b.n	8003ac8 <HAL_DMA_Init+0x2b0>
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ad2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	f023 0307 	bic.w	r3, r3, #7
 8003aea:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	697a      	ldr	r2, [r7, #20]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	d117      	bne.n	8003b2e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00e      	beq.n	8003b2e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f002 fb33 	bl	800617c <DMA_CheckFifoParam>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d008      	beq.n	8003b2e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2240      	movs	r2, #64	@ 0x40
 8003b20:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e197      	b.n	8003e5e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f002 fa6e 	bl	8006018 <DMA_CalcBaseAndBitshift>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b44:	f003 031f 	and.w	r3, r3, #31
 8003b48:	223f      	movs	r2, #63	@ 0x3f
 8003b4a:	409a      	lsls	r2, r3
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	609a      	str	r2, [r3, #8]
 8003b50:	e0cd      	b.n	8003cee <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a3b      	ldr	r2, [pc, #236]	@ (8003c44 <HAL_DMA_Init+0x42c>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d022      	beq.n	8003ba2 <HAL_DMA_Init+0x38a>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a39      	ldr	r2, [pc, #228]	@ (8003c48 <HAL_DMA_Init+0x430>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d01d      	beq.n	8003ba2 <HAL_DMA_Init+0x38a>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a38      	ldr	r2, [pc, #224]	@ (8003c4c <HAL_DMA_Init+0x434>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d018      	beq.n	8003ba2 <HAL_DMA_Init+0x38a>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a36      	ldr	r2, [pc, #216]	@ (8003c50 <HAL_DMA_Init+0x438>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d013      	beq.n	8003ba2 <HAL_DMA_Init+0x38a>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a35      	ldr	r2, [pc, #212]	@ (8003c54 <HAL_DMA_Init+0x43c>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d00e      	beq.n	8003ba2 <HAL_DMA_Init+0x38a>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a33      	ldr	r2, [pc, #204]	@ (8003c58 <HAL_DMA_Init+0x440>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d009      	beq.n	8003ba2 <HAL_DMA_Init+0x38a>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a32      	ldr	r2, [pc, #200]	@ (8003c5c <HAL_DMA_Init+0x444>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d004      	beq.n	8003ba2 <HAL_DMA_Init+0x38a>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a30      	ldr	r2, [pc, #192]	@ (8003c60 <HAL_DMA_Init+0x448>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d101      	bne.n	8003ba6 <HAL_DMA_Init+0x38e>
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e000      	b.n	8003ba8 <HAL_DMA_Init+0x390>
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 8097 	beq.w	8003cdc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a24      	ldr	r2, [pc, #144]	@ (8003c44 <HAL_DMA_Init+0x42c>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d021      	beq.n	8003bfc <HAL_DMA_Init+0x3e4>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a22      	ldr	r2, [pc, #136]	@ (8003c48 <HAL_DMA_Init+0x430>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d01c      	beq.n	8003bfc <HAL_DMA_Init+0x3e4>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a21      	ldr	r2, [pc, #132]	@ (8003c4c <HAL_DMA_Init+0x434>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d017      	beq.n	8003bfc <HAL_DMA_Init+0x3e4>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8003c50 <HAL_DMA_Init+0x438>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d012      	beq.n	8003bfc <HAL_DMA_Init+0x3e4>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a1e      	ldr	r2, [pc, #120]	@ (8003c54 <HAL_DMA_Init+0x43c>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d00d      	beq.n	8003bfc <HAL_DMA_Init+0x3e4>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a1c      	ldr	r2, [pc, #112]	@ (8003c58 <HAL_DMA_Init+0x440>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d008      	beq.n	8003bfc <HAL_DMA_Init+0x3e4>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a1b      	ldr	r2, [pc, #108]	@ (8003c5c <HAL_DMA_Init+0x444>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d003      	beq.n	8003bfc <HAL_DMA_Init+0x3e4>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a19      	ldr	r2, [pc, #100]	@ (8003c60 <HAL_DMA_Init+0x448>)
 8003bfa:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	4b13      	ldr	r3, [pc, #76]	@ (8003c64 <HAL_DMA_Init+0x44c>)
 8003c18:	4013      	ands	r3, r2
 8003c1a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	2b40      	cmp	r3, #64	@ 0x40
 8003c22:	d021      	beq.n	8003c68 <HAL_DMA_Init+0x450>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2b80      	cmp	r3, #128	@ 0x80
 8003c2a:	d102      	bne.n	8003c32 <HAL_DMA_Init+0x41a>
 8003c2c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003c30:	e01b      	b.n	8003c6a <HAL_DMA_Init+0x452>
 8003c32:	2300      	movs	r3, #0
 8003c34:	e019      	b.n	8003c6a <HAL_DMA_Init+0x452>
 8003c36:	bf00      	nop
 8003c38:	fe10803f 	.word	0xfe10803f
 8003c3c:	5c001000 	.word	0x5c001000
 8003c40:	ffff0000 	.word	0xffff0000
 8003c44:	58025408 	.word	0x58025408
 8003c48:	5802541c 	.word	0x5802541c
 8003c4c:	58025430 	.word	0x58025430
 8003c50:	58025444 	.word	0x58025444
 8003c54:	58025458 	.word	0x58025458
 8003c58:	5802546c 	.word	0x5802546c
 8003c5c:	58025480 	.word	0x58025480
 8003c60:	58025494 	.word	0x58025494
 8003c64:	fffe000f 	.word	0xfffe000f
 8003c68:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	68d2      	ldr	r2, [r2, #12]
 8003c6e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003c70:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003c78:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003c80:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003c88:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003c90:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003c98:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	697a      	ldr	r2, [r7, #20]
 8003ca6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	461a      	mov	r2, r3
 8003cae:	4b6e      	ldr	r3, [pc, #440]	@ (8003e68 <HAL_DMA_Init+0x650>)
 8003cb0:	4413      	add	r3, r2
 8003cb2:	4a6e      	ldr	r2, [pc, #440]	@ (8003e6c <HAL_DMA_Init+0x654>)
 8003cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb8:	091b      	lsrs	r3, r3, #4
 8003cba:	009a      	lsls	r2, r3, #2
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f002 f9a9 	bl	8006018 <DMA_CalcBaseAndBitshift>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cce:	f003 031f 	and.w	r3, r3, #31
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	409a      	lsls	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	605a      	str	r2, [r3, #4]
 8003cda:	e008      	b.n	8003cee <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2240      	movs	r2, #64	@ 0x40
 8003ce0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2203      	movs	r2, #3
 8003ce6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e0b7      	b.n	8003e5e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a5f      	ldr	r2, [pc, #380]	@ (8003e70 <HAL_DMA_Init+0x658>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d072      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a5d      	ldr	r2, [pc, #372]	@ (8003e74 <HAL_DMA_Init+0x65c>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d06d      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a5c      	ldr	r2, [pc, #368]	@ (8003e78 <HAL_DMA_Init+0x660>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d068      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a5a      	ldr	r2, [pc, #360]	@ (8003e7c <HAL_DMA_Init+0x664>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d063      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a59      	ldr	r2, [pc, #356]	@ (8003e80 <HAL_DMA_Init+0x668>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d05e      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a57      	ldr	r2, [pc, #348]	@ (8003e84 <HAL_DMA_Init+0x66c>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d059      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a56      	ldr	r2, [pc, #344]	@ (8003e88 <HAL_DMA_Init+0x670>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d054      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a54      	ldr	r2, [pc, #336]	@ (8003e8c <HAL_DMA_Init+0x674>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d04f      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a53      	ldr	r2, [pc, #332]	@ (8003e90 <HAL_DMA_Init+0x678>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d04a      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a51      	ldr	r2, [pc, #324]	@ (8003e94 <HAL_DMA_Init+0x67c>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d045      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a50      	ldr	r2, [pc, #320]	@ (8003e98 <HAL_DMA_Init+0x680>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d040      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a4e      	ldr	r2, [pc, #312]	@ (8003e9c <HAL_DMA_Init+0x684>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d03b      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a4d      	ldr	r2, [pc, #308]	@ (8003ea0 <HAL_DMA_Init+0x688>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d036      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a4b      	ldr	r2, [pc, #300]	@ (8003ea4 <HAL_DMA_Init+0x68c>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d031      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a4a      	ldr	r2, [pc, #296]	@ (8003ea8 <HAL_DMA_Init+0x690>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d02c      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a48      	ldr	r2, [pc, #288]	@ (8003eac <HAL_DMA_Init+0x694>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d027      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a47      	ldr	r2, [pc, #284]	@ (8003eb0 <HAL_DMA_Init+0x698>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d022      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a45      	ldr	r2, [pc, #276]	@ (8003eb4 <HAL_DMA_Init+0x69c>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d01d      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a44      	ldr	r2, [pc, #272]	@ (8003eb8 <HAL_DMA_Init+0x6a0>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d018      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a42      	ldr	r2, [pc, #264]	@ (8003ebc <HAL_DMA_Init+0x6a4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d013      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a41      	ldr	r2, [pc, #260]	@ (8003ec0 <HAL_DMA_Init+0x6a8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d00e      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a3f      	ldr	r2, [pc, #252]	@ (8003ec4 <HAL_DMA_Init+0x6ac>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d009      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a3e      	ldr	r2, [pc, #248]	@ (8003ec8 <HAL_DMA_Init+0x6b0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d004      	beq.n	8003dde <HAL_DMA_Init+0x5c6>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a3c      	ldr	r2, [pc, #240]	@ (8003ecc <HAL_DMA_Init+0x6b4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d101      	bne.n	8003de2 <HAL_DMA_Init+0x5ca>
 8003dde:	2301      	movs	r3, #1
 8003de0:	e000      	b.n	8003de4 <HAL_DMA_Init+0x5cc>
 8003de2:	2300      	movs	r3, #0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d032      	beq.n	8003e4e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f002 fa43 	bl	8006274 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	2b80      	cmp	r3, #128	@ 0x80
 8003df4:	d102      	bne.n	8003dfc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e04:	b2d2      	uxtb	r2, r2
 8003e06:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003e10:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d010      	beq.n	8003e3c <HAL_DMA_Init+0x624>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2b08      	cmp	r3, #8
 8003e20:	d80c      	bhi.n	8003e3c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f002 fac0 	bl	80063a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003e38:	605a      	str	r2, [r3, #4]
 8003e3a:	e008      	b.n	8003e4e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	a7fdabf8 	.word	0xa7fdabf8
 8003e6c:	cccccccd 	.word	0xcccccccd
 8003e70:	40020010 	.word	0x40020010
 8003e74:	40020028 	.word	0x40020028
 8003e78:	40020040 	.word	0x40020040
 8003e7c:	40020058 	.word	0x40020058
 8003e80:	40020070 	.word	0x40020070
 8003e84:	40020088 	.word	0x40020088
 8003e88:	400200a0 	.word	0x400200a0
 8003e8c:	400200b8 	.word	0x400200b8
 8003e90:	40020410 	.word	0x40020410
 8003e94:	40020428 	.word	0x40020428
 8003e98:	40020440 	.word	0x40020440
 8003e9c:	40020458 	.word	0x40020458
 8003ea0:	40020470 	.word	0x40020470
 8003ea4:	40020488 	.word	0x40020488
 8003ea8:	400204a0 	.word	0x400204a0
 8003eac:	400204b8 	.word	0x400204b8
 8003eb0:	58025408 	.word	0x58025408
 8003eb4:	5802541c 	.word	0x5802541c
 8003eb8:	58025430 	.word	0x58025430
 8003ebc:	58025444 	.word	0x58025444
 8003ec0:	58025458 	.word	0x58025458
 8003ec4:	5802546c 	.word	0x5802546c
 8003ec8:	58025480 	.word	0x58025480
 8003ecc:	58025494 	.word	0x58025494

08003ed0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
 8003edc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e226      	b.n	800433a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d101      	bne.n	8003efa <HAL_DMA_Start_IT+0x2a>
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	e21f      	b.n	800433a <HAL_DMA_Start_IT+0x46a>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	f040 820a 	bne.w	8004324 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2202      	movs	r2, #2
 8003f14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a68      	ldr	r2, [pc, #416]	@ (80040c4 <HAL_DMA_Start_IT+0x1f4>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d04a      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a66      	ldr	r2, [pc, #408]	@ (80040c8 <HAL_DMA_Start_IT+0x1f8>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d045      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a65      	ldr	r2, [pc, #404]	@ (80040cc <HAL_DMA_Start_IT+0x1fc>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d040      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a63      	ldr	r2, [pc, #396]	@ (80040d0 <HAL_DMA_Start_IT+0x200>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d03b      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a62      	ldr	r2, [pc, #392]	@ (80040d4 <HAL_DMA_Start_IT+0x204>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d036      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a60      	ldr	r2, [pc, #384]	@ (80040d8 <HAL_DMA_Start_IT+0x208>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d031      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a5f      	ldr	r2, [pc, #380]	@ (80040dc <HAL_DMA_Start_IT+0x20c>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d02c      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a5d      	ldr	r2, [pc, #372]	@ (80040e0 <HAL_DMA_Start_IT+0x210>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d027      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a5c      	ldr	r2, [pc, #368]	@ (80040e4 <HAL_DMA_Start_IT+0x214>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d022      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a5a      	ldr	r2, [pc, #360]	@ (80040e8 <HAL_DMA_Start_IT+0x218>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d01d      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a59      	ldr	r2, [pc, #356]	@ (80040ec <HAL_DMA_Start_IT+0x21c>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d018      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a57      	ldr	r2, [pc, #348]	@ (80040f0 <HAL_DMA_Start_IT+0x220>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d013      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a56      	ldr	r2, [pc, #344]	@ (80040f4 <HAL_DMA_Start_IT+0x224>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d00e      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a54      	ldr	r2, [pc, #336]	@ (80040f8 <HAL_DMA_Start_IT+0x228>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d009      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a53      	ldr	r2, [pc, #332]	@ (80040fc <HAL_DMA_Start_IT+0x22c>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d004      	beq.n	8003fbe <HAL_DMA_Start_IT+0xee>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a51      	ldr	r2, [pc, #324]	@ (8004100 <HAL_DMA_Start_IT+0x230>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d108      	bne.n	8003fd0 <HAL_DMA_Start_IT+0x100>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f022 0201 	bic.w	r2, r2, #1
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	e007      	b.n	8003fe0 <HAL_DMA_Start_IT+0x110>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 0201 	bic.w	r2, r2, #1
 8003fde:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	68b9      	ldr	r1, [r7, #8]
 8003fe6:	68f8      	ldr	r0, [r7, #12]
 8003fe8:	f001 fe6a 	bl	8005cc0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a34      	ldr	r2, [pc, #208]	@ (80040c4 <HAL_DMA_Start_IT+0x1f4>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d04a      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a33      	ldr	r2, [pc, #204]	@ (80040c8 <HAL_DMA_Start_IT+0x1f8>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d045      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a31      	ldr	r2, [pc, #196]	@ (80040cc <HAL_DMA_Start_IT+0x1fc>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d040      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a30      	ldr	r2, [pc, #192]	@ (80040d0 <HAL_DMA_Start_IT+0x200>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d03b      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a2e      	ldr	r2, [pc, #184]	@ (80040d4 <HAL_DMA_Start_IT+0x204>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d036      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a2d      	ldr	r2, [pc, #180]	@ (80040d8 <HAL_DMA_Start_IT+0x208>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d031      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a2b      	ldr	r2, [pc, #172]	@ (80040dc <HAL_DMA_Start_IT+0x20c>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d02c      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a2a      	ldr	r2, [pc, #168]	@ (80040e0 <HAL_DMA_Start_IT+0x210>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d027      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a28      	ldr	r2, [pc, #160]	@ (80040e4 <HAL_DMA_Start_IT+0x214>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d022      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a27      	ldr	r2, [pc, #156]	@ (80040e8 <HAL_DMA_Start_IT+0x218>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d01d      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a25      	ldr	r2, [pc, #148]	@ (80040ec <HAL_DMA_Start_IT+0x21c>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d018      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a24      	ldr	r2, [pc, #144]	@ (80040f0 <HAL_DMA_Start_IT+0x220>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d013      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a22      	ldr	r2, [pc, #136]	@ (80040f4 <HAL_DMA_Start_IT+0x224>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d00e      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a21      	ldr	r2, [pc, #132]	@ (80040f8 <HAL_DMA_Start_IT+0x228>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d009      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a1f      	ldr	r2, [pc, #124]	@ (80040fc <HAL_DMA_Start_IT+0x22c>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d004      	beq.n	800408c <HAL_DMA_Start_IT+0x1bc>
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a1e      	ldr	r2, [pc, #120]	@ (8004100 <HAL_DMA_Start_IT+0x230>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d101      	bne.n	8004090 <HAL_DMA_Start_IT+0x1c0>
 800408c:	2301      	movs	r3, #1
 800408e:	e000      	b.n	8004092 <HAL_DMA_Start_IT+0x1c2>
 8004090:	2300      	movs	r3, #0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d036      	beq.n	8004104 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f023 021e 	bic.w	r2, r3, #30
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f042 0216 	orr.w	r2, r2, #22
 80040a8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d03e      	beq.n	8004130 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f042 0208 	orr.w	r2, r2, #8
 80040c0:	601a      	str	r2, [r3, #0]
 80040c2:	e035      	b.n	8004130 <HAL_DMA_Start_IT+0x260>
 80040c4:	40020010 	.word	0x40020010
 80040c8:	40020028 	.word	0x40020028
 80040cc:	40020040 	.word	0x40020040
 80040d0:	40020058 	.word	0x40020058
 80040d4:	40020070 	.word	0x40020070
 80040d8:	40020088 	.word	0x40020088
 80040dc:	400200a0 	.word	0x400200a0
 80040e0:	400200b8 	.word	0x400200b8
 80040e4:	40020410 	.word	0x40020410
 80040e8:	40020428 	.word	0x40020428
 80040ec:	40020440 	.word	0x40020440
 80040f0:	40020458 	.word	0x40020458
 80040f4:	40020470 	.word	0x40020470
 80040f8:	40020488 	.word	0x40020488
 80040fc:	400204a0 	.word	0x400204a0
 8004100:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f023 020e 	bic.w	r2, r3, #14
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 020a 	orr.w	r2, r2, #10
 8004116:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411c:	2b00      	cmp	r3, #0
 800411e:	d007      	beq.n	8004130 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0204 	orr.w	r2, r2, #4
 800412e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a83      	ldr	r2, [pc, #524]	@ (8004344 <HAL_DMA_Start_IT+0x474>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d072      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a82      	ldr	r2, [pc, #520]	@ (8004348 <HAL_DMA_Start_IT+0x478>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d06d      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a80      	ldr	r2, [pc, #512]	@ (800434c <HAL_DMA_Start_IT+0x47c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d068      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a7f      	ldr	r2, [pc, #508]	@ (8004350 <HAL_DMA_Start_IT+0x480>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d063      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a7d      	ldr	r2, [pc, #500]	@ (8004354 <HAL_DMA_Start_IT+0x484>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d05e      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a7c      	ldr	r2, [pc, #496]	@ (8004358 <HAL_DMA_Start_IT+0x488>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d059      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a7a      	ldr	r2, [pc, #488]	@ (800435c <HAL_DMA_Start_IT+0x48c>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d054      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a79      	ldr	r2, [pc, #484]	@ (8004360 <HAL_DMA_Start_IT+0x490>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d04f      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a77      	ldr	r2, [pc, #476]	@ (8004364 <HAL_DMA_Start_IT+0x494>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d04a      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a76      	ldr	r2, [pc, #472]	@ (8004368 <HAL_DMA_Start_IT+0x498>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d045      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a74      	ldr	r2, [pc, #464]	@ (800436c <HAL_DMA_Start_IT+0x49c>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d040      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a73      	ldr	r2, [pc, #460]	@ (8004370 <HAL_DMA_Start_IT+0x4a0>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d03b      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a71      	ldr	r2, [pc, #452]	@ (8004374 <HAL_DMA_Start_IT+0x4a4>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d036      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a70      	ldr	r2, [pc, #448]	@ (8004378 <HAL_DMA_Start_IT+0x4a8>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d031      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a6e      	ldr	r2, [pc, #440]	@ (800437c <HAL_DMA_Start_IT+0x4ac>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d02c      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a6d      	ldr	r2, [pc, #436]	@ (8004380 <HAL_DMA_Start_IT+0x4b0>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d027      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a6b      	ldr	r2, [pc, #428]	@ (8004384 <HAL_DMA_Start_IT+0x4b4>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d022      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a6a      	ldr	r2, [pc, #424]	@ (8004388 <HAL_DMA_Start_IT+0x4b8>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d01d      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a68      	ldr	r2, [pc, #416]	@ (800438c <HAL_DMA_Start_IT+0x4bc>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d018      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a67      	ldr	r2, [pc, #412]	@ (8004390 <HAL_DMA_Start_IT+0x4c0>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d013      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a65      	ldr	r2, [pc, #404]	@ (8004394 <HAL_DMA_Start_IT+0x4c4>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d00e      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a64      	ldr	r2, [pc, #400]	@ (8004398 <HAL_DMA_Start_IT+0x4c8>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d009      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a62      	ldr	r2, [pc, #392]	@ (800439c <HAL_DMA_Start_IT+0x4cc>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d004      	beq.n	8004220 <HAL_DMA_Start_IT+0x350>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a61      	ldr	r2, [pc, #388]	@ (80043a0 <HAL_DMA_Start_IT+0x4d0>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d101      	bne.n	8004224 <HAL_DMA_Start_IT+0x354>
 8004220:	2301      	movs	r3, #1
 8004222:	e000      	b.n	8004226 <HAL_DMA_Start_IT+0x356>
 8004224:	2300      	movs	r3, #0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d01a      	beq.n	8004260 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d007      	beq.n	8004248 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004242:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004246:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800424c:	2b00      	cmp	r3, #0
 800424e:	d007      	beq.n	8004260 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800425a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800425e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a37      	ldr	r2, [pc, #220]	@ (8004344 <HAL_DMA_Start_IT+0x474>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d04a      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a36      	ldr	r2, [pc, #216]	@ (8004348 <HAL_DMA_Start_IT+0x478>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d045      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a34      	ldr	r2, [pc, #208]	@ (800434c <HAL_DMA_Start_IT+0x47c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d040      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a33      	ldr	r2, [pc, #204]	@ (8004350 <HAL_DMA_Start_IT+0x480>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d03b      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a31      	ldr	r2, [pc, #196]	@ (8004354 <HAL_DMA_Start_IT+0x484>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d036      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a30      	ldr	r2, [pc, #192]	@ (8004358 <HAL_DMA_Start_IT+0x488>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d031      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a2e      	ldr	r2, [pc, #184]	@ (800435c <HAL_DMA_Start_IT+0x48c>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d02c      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a2d      	ldr	r2, [pc, #180]	@ (8004360 <HAL_DMA_Start_IT+0x490>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d027      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a2b      	ldr	r2, [pc, #172]	@ (8004364 <HAL_DMA_Start_IT+0x494>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d022      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a2a      	ldr	r2, [pc, #168]	@ (8004368 <HAL_DMA_Start_IT+0x498>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d01d      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a28      	ldr	r2, [pc, #160]	@ (800436c <HAL_DMA_Start_IT+0x49c>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d018      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a27      	ldr	r2, [pc, #156]	@ (8004370 <HAL_DMA_Start_IT+0x4a0>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d013      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a25      	ldr	r2, [pc, #148]	@ (8004374 <HAL_DMA_Start_IT+0x4a4>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d00e      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a24      	ldr	r2, [pc, #144]	@ (8004378 <HAL_DMA_Start_IT+0x4a8>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d009      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a22      	ldr	r2, [pc, #136]	@ (800437c <HAL_DMA_Start_IT+0x4ac>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d004      	beq.n	8004300 <HAL_DMA_Start_IT+0x430>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a21      	ldr	r2, [pc, #132]	@ (8004380 <HAL_DMA_Start_IT+0x4b0>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d108      	bne.n	8004312 <HAL_DMA_Start_IT+0x442>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f042 0201 	orr.w	r2, r2, #1
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	e012      	b.n	8004338 <HAL_DMA_Start_IT+0x468>
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f042 0201 	orr.w	r2, r2, #1
 8004320:	601a      	str	r2, [r3, #0]
 8004322:	e009      	b.n	8004338 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800432a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004338:	7dfb      	ldrb	r3, [r7, #23]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3718      	adds	r7, #24
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	40020010 	.word	0x40020010
 8004348:	40020028 	.word	0x40020028
 800434c:	40020040 	.word	0x40020040
 8004350:	40020058 	.word	0x40020058
 8004354:	40020070 	.word	0x40020070
 8004358:	40020088 	.word	0x40020088
 800435c:	400200a0 	.word	0x400200a0
 8004360:	400200b8 	.word	0x400200b8
 8004364:	40020410 	.word	0x40020410
 8004368:	40020428 	.word	0x40020428
 800436c:	40020440 	.word	0x40020440
 8004370:	40020458 	.word	0x40020458
 8004374:	40020470 	.word	0x40020470
 8004378:	40020488 	.word	0x40020488
 800437c:	400204a0 	.word	0x400204a0
 8004380:	400204b8 	.word	0x400204b8
 8004384:	58025408 	.word	0x58025408
 8004388:	5802541c 	.word	0x5802541c
 800438c:	58025430 	.word	0x58025430
 8004390:	58025444 	.word	0x58025444
 8004394:	58025458 	.word	0x58025458
 8004398:	5802546c 	.word	0x5802546c
 800439c:	58025480 	.word	0x58025480
 80043a0:	58025494 	.word	0x58025494

080043a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b086      	sub	sp, #24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80043ac:	f7fd fe46 	bl	800203c <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d101      	bne.n	80043bc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e2dc      	b.n	8004976 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d008      	beq.n	80043da <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2280      	movs	r2, #128	@ 0x80
 80043cc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e2cd      	b.n	8004976 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a76      	ldr	r2, [pc, #472]	@ (80045b8 <HAL_DMA_Abort+0x214>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d04a      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a74      	ldr	r2, [pc, #464]	@ (80045bc <HAL_DMA_Abort+0x218>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d045      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a73      	ldr	r2, [pc, #460]	@ (80045c0 <HAL_DMA_Abort+0x21c>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d040      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a71      	ldr	r2, [pc, #452]	@ (80045c4 <HAL_DMA_Abort+0x220>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d03b      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a70      	ldr	r2, [pc, #448]	@ (80045c8 <HAL_DMA_Abort+0x224>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d036      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a6e      	ldr	r2, [pc, #440]	@ (80045cc <HAL_DMA_Abort+0x228>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d031      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a6d      	ldr	r2, [pc, #436]	@ (80045d0 <HAL_DMA_Abort+0x22c>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d02c      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a6b      	ldr	r2, [pc, #428]	@ (80045d4 <HAL_DMA_Abort+0x230>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d027      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a6a      	ldr	r2, [pc, #424]	@ (80045d8 <HAL_DMA_Abort+0x234>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d022      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a68      	ldr	r2, [pc, #416]	@ (80045dc <HAL_DMA_Abort+0x238>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d01d      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a67      	ldr	r2, [pc, #412]	@ (80045e0 <HAL_DMA_Abort+0x23c>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d018      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a65      	ldr	r2, [pc, #404]	@ (80045e4 <HAL_DMA_Abort+0x240>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d013      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a64      	ldr	r2, [pc, #400]	@ (80045e8 <HAL_DMA_Abort+0x244>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d00e      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a62      	ldr	r2, [pc, #392]	@ (80045ec <HAL_DMA_Abort+0x248>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d009      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a61      	ldr	r2, [pc, #388]	@ (80045f0 <HAL_DMA_Abort+0x24c>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d004      	beq.n	800447a <HAL_DMA_Abort+0xd6>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a5f      	ldr	r2, [pc, #380]	@ (80045f4 <HAL_DMA_Abort+0x250>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d101      	bne.n	800447e <HAL_DMA_Abort+0xda>
 800447a:	2301      	movs	r3, #1
 800447c:	e000      	b.n	8004480 <HAL_DMA_Abort+0xdc>
 800447e:	2300      	movs	r3, #0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d013      	beq.n	80044ac <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 021e 	bic.w	r2, r2, #30
 8004492:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	695a      	ldr	r2, [r3, #20]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80044a2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	617b      	str	r3, [r7, #20]
 80044aa:	e00a      	b.n	80044c2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 020e 	bic.w	r2, r2, #14
 80044ba:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a3c      	ldr	r2, [pc, #240]	@ (80045b8 <HAL_DMA_Abort+0x214>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d072      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a3a      	ldr	r2, [pc, #232]	@ (80045bc <HAL_DMA_Abort+0x218>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d06d      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a39      	ldr	r2, [pc, #228]	@ (80045c0 <HAL_DMA_Abort+0x21c>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d068      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a37      	ldr	r2, [pc, #220]	@ (80045c4 <HAL_DMA_Abort+0x220>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d063      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a36      	ldr	r2, [pc, #216]	@ (80045c8 <HAL_DMA_Abort+0x224>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d05e      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a34      	ldr	r2, [pc, #208]	@ (80045cc <HAL_DMA_Abort+0x228>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d059      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a33      	ldr	r2, [pc, #204]	@ (80045d0 <HAL_DMA_Abort+0x22c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d054      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a31      	ldr	r2, [pc, #196]	@ (80045d4 <HAL_DMA_Abort+0x230>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d04f      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a30      	ldr	r2, [pc, #192]	@ (80045d8 <HAL_DMA_Abort+0x234>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d04a      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a2e      	ldr	r2, [pc, #184]	@ (80045dc <HAL_DMA_Abort+0x238>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d045      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a2d      	ldr	r2, [pc, #180]	@ (80045e0 <HAL_DMA_Abort+0x23c>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d040      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a2b      	ldr	r2, [pc, #172]	@ (80045e4 <HAL_DMA_Abort+0x240>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d03b      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a2a      	ldr	r2, [pc, #168]	@ (80045e8 <HAL_DMA_Abort+0x244>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d036      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a28      	ldr	r2, [pc, #160]	@ (80045ec <HAL_DMA_Abort+0x248>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d031      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a27      	ldr	r2, [pc, #156]	@ (80045f0 <HAL_DMA_Abort+0x24c>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d02c      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a25      	ldr	r2, [pc, #148]	@ (80045f4 <HAL_DMA_Abort+0x250>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d027      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a24      	ldr	r2, [pc, #144]	@ (80045f8 <HAL_DMA_Abort+0x254>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d022      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a22      	ldr	r2, [pc, #136]	@ (80045fc <HAL_DMA_Abort+0x258>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d01d      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a21      	ldr	r2, [pc, #132]	@ (8004600 <HAL_DMA_Abort+0x25c>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d018      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a1f      	ldr	r2, [pc, #124]	@ (8004604 <HAL_DMA_Abort+0x260>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d013      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a1e      	ldr	r2, [pc, #120]	@ (8004608 <HAL_DMA_Abort+0x264>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d00e      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a1c      	ldr	r2, [pc, #112]	@ (800460c <HAL_DMA_Abort+0x268>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d009      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a1b      	ldr	r2, [pc, #108]	@ (8004610 <HAL_DMA_Abort+0x26c>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d004      	beq.n	80045b2 <HAL_DMA_Abort+0x20e>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a19      	ldr	r2, [pc, #100]	@ (8004614 <HAL_DMA_Abort+0x270>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d132      	bne.n	8004618 <HAL_DMA_Abort+0x274>
 80045b2:	2301      	movs	r3, #1
 80045b4:	e031      	b.n	800461a <HAL_DMA_Abort+0x276>
 80045b6:	bf00      	nop
 80045b8:	40020010 	.word	0x40020010
 80045bc:	40020028 	.word	0x40020028
 80045c0:	40020040 	.word	0x40020040
 80045c4:	40020058 	.word	0x40020058
 80045c8:	40020070 	.word	0x40020070
 80045cc:	40020088 	.word	0x40020088
 80045d0:	400200a0 	.word	0x400200a0
 80045d4:	400200b8 	.word	0x400200b8
 80045d8:	40020410 	.word	0x40020410
 80045dc:	40020428 	.word	0x40020428
 80045e0:	40020440 	.word	0x40020440
 80045e4:	40020458 	.word	0x40020458
 80045e8:	40020470 	.word	0x40020470
 80045ec:	40020488 	.word	0x40020488
 80045f0:	400204a0 	.word	0x400204a0
 80045f4:	400204b8 	.word	0x400204b8
 80045f8:	58025408 	.word	0x58025408
 80045fc:	5802541c 	.word	0x5802541c
 8004600:	58025430 	.word	0x58025430
 8004604:	58025444 	.word	0x58025444
 8004608:	58025458 	.word	0x58025458
 800460c:	5802546c 	.word	0x5802546c
 8004610:	58025480 	.word	0x58025480
 8004614:	58025494 	.word	0x58025494
 8004618:	2300      	movs	r3, #0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d007      	beq.n	800462e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004628:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800462c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a6d      	ldr	r2, [pc, #436]	@ (80047e8 <HAL_DMA_Abort+0x444>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d04a      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a6b      	ldr	r2, [pc, #428]	@ (80047ec <HAL_DMA_Abort+0x448>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d045      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a6a      	ldr	r2, [pc, #424]	@ (80047f0 <HAL_DMA_Abort+0x44c>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d040      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a68      	ldr	r2, [pc, #416]	@ (80047f4 <HAL_DMA_Abort+0x450>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d03b      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a67      	ldr	r2, [pc, #412]	@ (80047f8 <HAL_DMA_Abort+0x454>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d036      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a65      	ldr	r2, [pc, #404]	@ (80047fc <HAL_DMA_Abort+0x458>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d031      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a64      	ldr	r2, [pc, #400]	@ (8004800 <HAL_DMA_Abort+0x45c>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d02c      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a62      	ldr	r2, [pc, #392]	@ (8004804 <HAL_DMA_Abort+0x460>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d027      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a61      	ldr	r2, [pc, #388]	@ (8004808 <HAL_DMA_Abort+0x464>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d022      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a5f      	ldr	r2, [pc, #380]	@ (800480c <HAL_DMA_Abort+0x468>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d01d      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a5e      	ldr	r2, [pc, #376]	@ (8004810 <HAL_DMA_Abort+0x46c>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d018      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a5c      	ldr	r2, [pc, #368]	@ (8004814 <HAL_DMA_Abort+0x470>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d013      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a5b      	ldr	r2, [pc, #364]	@ (8004818 <HAL_DMA_Abort+0x474>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d00e      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a59      	ldr	r2, [pc, #356]	@ (800481c <HAL_DMA_Abort+0x478>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d009      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a58      	ldr	r2, [pc, #352]	@ (8004820 <HAL_DMA_Abort+0x47c>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d004      	beq.n	80046ce <HAL_DMA_Abort+0x32a>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a56      	ldr	r2, [pc, #344]	@ (8004824 <HAL_DMA_Abort+0x480>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d108      	bne.n	80046e0 <HAL_DMA_Abort+0x33c>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0201 	bic.w	r2, r2, #1
 80046dc:	601a      	str	r2, [r3, #0]
 80046de:	e007      	b.n	80046f0 <HAL_DMA_Abort+0x34c>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 0201 	bic.w	r2, r2, #1
 80046ee:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80046f0:	e013      	b.n	800471a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80046f2:	f7fd fca3 	bl	800203c <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	2b05      	cmp	r3, #5
 80046fe:	d90c      	bls.n	800471a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2220      	movs	r2, #32
 8004704:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2203      	movs	r2, #3
 800470a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e12d      	b.n	8004976 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1e5      	bne.n	80046f2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a2f      	ldr	r2, [pc, #188]	@ (80047e8 <HAL_DMA_Abort+0x444>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d04a      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a2d      	ldr	r2, [pc, #180]	@ (80047ec <HAL_DMA_Abort+0x448>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d045      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a2c      	ldr	r2, [pc, #176]	@ (80047f0 <HAL_DMA_Abort+0x44c>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d040      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a2a      	ldr	r2, [pc, #168]	@ (80047f4 <HAL_DMA_Abort+0x450>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d03b      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a29      	ldr	r2, [pc, #164]	@ (80047f8 <HAL_DMA_Abort+0x454>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d036      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a27      	ldr	r2, [pc, #156]	@ (80047fc <HAL_DMA_Abort+0x458>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d031      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a26      	ldr	r2, [pc, #152]	@ (8004800 <HAL_DMA_Abort+0x45c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d02c      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a24      	ldr	r2, [pc, #144]	@ (8004804 <HAL_DMA_Abort+0x460>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d027      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a23      	ldr	r2, [pc, #140]	@ (8004808 <HAL_DMA_Abort+0x464>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d022      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a21      	ldr	r2, [pc, #132]	@ (800480c <HAL_DMA_Abort+0x468>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d01d      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a20      	ldr	r2, [pc, #128]	@ (8004810 <HAL_DMA_Abort+0x46c>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d018      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a1e      	ldr	r2, [pc, #120]	@ (8004814 <HAL_DMA_Abort+0x470>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d013      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004818 <HAL_DMA_Abort+0x474>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d00e      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a1b      	ldr	r2, [pc, #108]	@ (800481c <HAL_DMA_Abort+0x478>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d009      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a1a      	ldr	r2, [pc, #104]	@ (8004820 <HAL_DMA_Abort+0x47c>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d004      	beq.n	80047c6 <HAL_DMA_Abort+0x422>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a18      	ldr	r2, [pc, #96]	@ (8004824 <HAL_DMA_Abort+0x480>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d101      	bne.n	80047ca <HAL_DMA_Abort+0x426>
 80047c6:	2301      	movs	r3, #1
 80047c8:	e000      	b.n	80047cc <HAL_DMA_Abort+0x428>
 80047ca:	2300      	movs	r3, #0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d02b      	beq.n	8004828 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047da:	f003 031f 	and.w	r3, r3, #31
 80047de:	223f      	movs	r2, #63	@ 0x3f
 80047e0:	409a      	lsls	r2, r3
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	609a      	str	r2, [r3, #8]
 80047e6:	e02a      	b.n	800483e <HAL_DMA_Abort+0x49a>
 80047e8:	40020010 	.word	0x40020010
 80047ec:	40020028 	.word	0x40020028
 80047f0:	40020040 	.word	0x40020040
 80047f4:	40020058 	.word	0x40020058
 80047f8:	40020070 	.word	0x40020070
 80047fc:	40020088 	.word	0x40020088
 8004800:	400200a0 	.word	0x400200a0
 8004804:	400200b8 	.word	0x400200b8
 8004808:	40020410 	.word	0x40020410
 800480c:	40020428 	.word	0x40020428
 8004810:	40020440 	.word	0x40020440
 8004814:	40020458 	.word	0x40020458
 8004818:	40020470 	.word	0x40020470
 800481c:	40020488 	.word	0x40020488
 8004820:	400204a0 	.word	0x400204a0
 8004824:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800482c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004832:	f003 031f 	and.w	r3, r3, #31
 8004836:	2201      	movs	r2, #1
 8004838:	409a      	lsls	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a4f      	ldr	r2, [pc, #316]	@ (8004980 <HAL_DMA_Abort+0x5dc>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d072      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a4d      	ldr	r2, [pc, #308]	@ (8004984 <HAL_DMA_Abort+0x5e0>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d06d      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a4c      	ldr	r2, [pc, #304]	@ (8004988 <HAL_DMA_Abort+0x5e4>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d068      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a4a      	ldr	r2, [pc, #296]	@ (800498c <HAL_DMA_Abort+0x5e8>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d063      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a49      	ldr	r2, [pc, #292]	@ (8004990 <HAL_DMA_Abort+0x5ec>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d05e      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a47      	ldr	r2, [pc, #284]	@ (8004994 <HAL_DMA_Abort+0x5f0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d059      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a46      	ldr	r2, [pc, #280]	@ (8004998 <HAL_DMA_Abort+0x5f4>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d054      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a44      	ldr	r2, [pc, #272]	@ (800499c <HAL_DMA_Abort+0x5f8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d04f      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a43      	ldr	r2, [pc, #268]	@ (80049a0 <HAL_DMA_Abort+0x5fc>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d04a      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a41      	ldr	r2, [pc, #260]	@ (80049a4 <HAL_DMA_Abort+0x600>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d045      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a40      	ldr	r2, [pc, #256]	@ (80049a8 <HAL_DMA_Abort+0x604>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d040      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a3e      	ldr	r2, [pc, #248]	@ (80049ac <HAL_DMA_Abort+0x608>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d03b      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a3d      	ldr	r2, [pc, #244]	@ (80049b0 <HAL_DMA_Abort+0x60c>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d036      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a3b      	ldr	r2, [pc, #236]	@ (80049b4 <HAL_DMA_Abort+0x610>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d031      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a3a      	ldr	r2, [pc, #232]	@ (80049b8 <HAL_DMA_Abort+0x614>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d02c      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a38      	ldr	r2, [pc, #224]	@ (80049bc <HAL_DMA_Abort+0x618>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d027      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a37      	ldr	r2, [pc, #220]	@ (80049c0 <HAL_DMA_Abort+0x61c>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d022      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a35      	ldr	r2, [pc, #212]	@ (80049c4 <HAL_DMA_Abort+0x620>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d01d      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a34      	ldr	r2, [pc, #208]	@ (80049c8 <HAL_DMA_Abort+0x624>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d018      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a32      	ldr	r2, [pc, #200]	@ (80049cc <HAL_DMA_Abort+0x628>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d013      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a31      	ldr	r2, [pc, #196]	@ (80049d0 <HAL_DMA_Abort+0x62c>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d00e      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a2f      	ldr	r2, [pc, #188]	@ (80049d4 <HAL_DMA_Abort+0x630>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d009      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a2e      	ldr	r2, [pc, #184]	@ (80049d8 <HAL_DMA_Abort+0x634>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d004      	beq.n	800492e <HAL_DMA_Abort+0x58a>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a2c      	ldr	r2, [pc, #176]	@ (80049dc <HAL_DMA_Abort+0x638>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d101      	bne.n	8004932 <HAL_DMA_Abort+0x58e>
 800492e:	2301      	movs	r3, #1
 8004930:	e000      	b.n	8004934 <HAL_DMA_Abort+0x590>
 8004932:	2300      	movs	r3, #0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d015      	beq.n	8004964 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004940:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00c      	beq.n	8004964 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004954:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004958:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004962:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3718      	adds	r7, #24
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	40020010 	.word	0x40020010
 8004984:	40020028 	.word	0x40020028
 8004988:	40020040 	.word	0x40020040
 800498c:	40020058 	.word	0x40020058
 8004990:	40020070 	.word	0x40020070
 8004994:	40020088 	.word	0x40020088
 8004998:	400200a0 	.word	0x400200a0
 800499c:	400200b8 	.word	0x400200b8
 80049a0:	40020410 	.word	0x40020410
 80049a4:	40020428 	.word	0x40020428
 80049a8:	40020440 	.word	0x40020440
 80049ac:	40020458 	.word	0x40020458
 80049b0:	40020470 	.word	0x40020470
 80049b4:	40020488 	.word	0x40020488
 80049b8:	400204a0 	.word	0x400204a0
 80049bc:	400204b8 	.word	0x400204b8
 80049c0:	58025408 	.word	0x58025408
 80049c4:	5802541c 	.word	0x5802541c
 80049c8:	58025430 	.word	0x58025430
 80049cc:	58025444 	.word	0x58025444
 80049d0:	58025458 	.word	0x58025458
 80049d4:	5802546c 	.word	0x5802546c
 80049d8:	58025480 	.word	0x58025480
 80049dc:	58025494 	.word	0x58025494

080049e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e237      	b.n	8004e62 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d004      	beq.n	8004a08 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2280      	movs	r2, #128	@ 0x80
 8004a02:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e22c      	b.n	8004e62 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a5c      	ldr	r2, [pc, #368]	@ (8004b80 <HAL_DMA_Abort_IT+0x1a0>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d04a      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a5b      	ldr	r2, [pc, #364]	@ (8004b84 <HAL_DMA_Abort_IT+0x1a4>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d045      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a59      	ldr	r2, [pc, #356]	@ (8004b88 <HAL_DMA_Abort_IT+0x1a8>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d040      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a58      	ldr	r2, [pc, #352]	@ (8004b8c <HAL_DMA_Abort_IT+0x1ac>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d03b      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a56      	ldr	r2, [pc, #344]	@ (8004b90 <HAL_DMA_Abort_IT+0x1b0>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d036      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a55      	ldr	r2, [pc, #340]	@ (8004b94 <HAL_DMA_Abort_IT+0x1b4>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d031      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a53      	ldr	r2, [pc, #332]	@ (8004b98 <HAL_DMA_Abort_IT+0x1b8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d02c      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a52      	ldr	r2, [pc, #328]	@ (8004b9c <HAL_DMA_Abort_IT+0x1bc>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d027      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a50      	ldr	r2, [pc, #320]	@ (8004ba0 <HAL_DMA_Abort_IT+0x1c0>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d022      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a4f      	ldr	r2, [pc, #316]	@ (8004ba4 <HAL_DMA_Abort_IT+0x1c4>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d01d      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a4d      	ldr	r2, [pc, #308]	@ (8004ba8 <HAL_DMA_Abort_IT+0x1c8>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d018      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a4c      	ldr	r2, [pc, #304]	@ (8004bac <HAL_DMA_Abort_IT+0x1cc>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d013      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a4a      	ldr	r2, [pc, #296]	@ (8004bb0 <HAL_DMA_Abort_IT+0x1d0>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d00e      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a49      	ldr	r2, [pc, #292]	@ (8004bb4 <HAL_DMA_Abort_IT+0x1d4>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d009      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a47      	ldr	r2, [pc, #284]	@ (8004bb8 <HAL_DMA_Abort_IT+0x1d8>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d004      	beq.n	8004aa8 <HAL_DMA_Abort_IT+0xc8>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a46      	ldr	r2, [pc, #280]	@ (8004bbc <HAL_DMA_Abort_IT+0x1dc>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d101      	bne.n	8004aac <HAL_DMA_Abort_IT+0xcc>
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e000      	b.n	8004aae <HAL_DMA_Abort_IT+0xce>
 8004aac:	2300      	movs	r3, #0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f000 8086 	beq.w	8004bc0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2204      	movs	r2, #4
 8004ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a2f      	ldr	r2, [pc, #188]	@ (8004b80 <HAL_DMA_Abort_IT+0x1a0>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d04a      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a2e      	ldr	r2, [pc, #184]	@ (8004b84 <HAL_DMA_Abort_IT+0x1a4>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d045      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a2c      	ldr	r2, [pc, #176]	@ (8004b88 <HAL_DMA_Abort_IT+0x1a8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d040      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a2b      	ldr	r2, [pc, #172]	@ (8004b8c <HAL_DMA_Abort_IT+0x1ac>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d03b      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a29      	ldr	r2, [pc, #164]	@ (8004b90 <HAL_DMA_Abort_IT+0x1b0>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d036      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a28      	ldr	r2, [pc, #160]	@ (8004b94 <HAL_DMA_Abort_IT+0x1b4>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d031      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a26      	ldr	r2, [pc, #152]	@ (8004b98 <HAL_DMA_Abort_IT+0x1b8>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d02c      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a25      	ldr	r2, [pc, #148]	@ (8004b9c <HAL_DMA_Abort_IT+0x1bc>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d027      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a23      	ldr	r2, [pc, #140]	@ (8004ba0 <HAL_DMA_Abort_IT+0x1c0>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d022      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a22      	ldr	r2, [pc, #136]	@ (8004ba4 <HAL_DMA_Abort_IT+0x1c4>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d01d      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a20      	ldr	r2, [pc, #128]	@ (8004ba8 <HAL_DMA_Abort_IT+0x1c8>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d018      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a1f      	ldr	r2, [pc, #124]	@ (8004bac <HAL_DMA_Abort_IT+0x1cc>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d013      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a1d      	ldr	r2, [pc, #116]	@ (8004bb0 <HAL_DMA_Abort_IT+0x1d0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00e      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a1c      	ldr	r2, [pc, #112]	@ (8004bb4 <HAL_DMA_Abort_IT+0x1d4>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d009      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a1a      	ldr	r2, [pc, #104]	@ (8004bb8 <HAL_DMA_Abort_IT+0x1d8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d004      	beq.n	8004b5c <HAL_DMA_Abort_IT+0x17c>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a19      	ldr	r2, [pc, #100]	@ (8004bbc <HAL_DMA_Abort_IT+0x1dc>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d108      	bne.n	8004b6e <HAL_DMA_Abort_IT+0x18e>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f022 0201 	bic.w	r2, r2, #1
 8004b6a:	601a      	str	r2, [r3, #0]
 8004b6c:	e178      	b.n	8004e60 <HAL_DMA_Abort_IT+0x480>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f022 0201 	bic.w	r2, r2, #1
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	e16f      	b.n	8004e60 <HAL_DMA_Abort_IT+0x480>
 8004b80:	40020010 	.word	0x40020010
 8004b84:	40020028 	.word	0x40020028
 8004b88:	40020040 	.word	0x40020040
 8004b8c:	40020058 	.word	0x40020058
 8004b90:	40020070 	.word	0x40020070
 8004b94:	40020088 	.word	0x40020088
 8004b98:	400200a0 	.word	0x400200a0
 8004b9c:	400200b8 	.word	0x400200b8
 8004ba0:	40020410 	.word	0x40020410
 8004ba4:	40020428 	.word	0x40020428
 8004ba8:	40020440 	.word	0x40020440
 8004bac:	40020458 	.word	0x40020458
 8004bb0:	40020470 	.word	0x40020470
 8004bb4:	40020488 	.word	0x40020488
 8004bb8:	400204a0 	.word	0x400204a0
 8004bbc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 020e 	bic.w	r2, r2, #14
 8004bce:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a6c      	ldr	r2, [pc, #432]	@ (8004d88 <HAL_DMA_Abort_IT+0x3a8>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d04a      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a6b      	ldr	r2, [pc, #428]	@ (8004d8c <HAL_DMA_Abort_IT+0x3ac>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d045      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a69      	ldr	r2, [pc, #420]	@ (8004d90 <HAL_DMA_Abort_IT+0x3b0>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d040      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a68      	ldr	r2, [pc, #416]	@ (8004d94 <HAL_DMA_Abort_IT+0x3b4>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d03b      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a66      	ldr	r2, [pc, #408]	@ (8004d98 <HAL_DMA_Abort_IT+0x3b8>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d036      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a65      	ldr	r2, [pc, #404]	@ (8004d9c <HAL_DMA_Abort_IT+0x3bc>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d031      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a63      	ldr	r2, [pc, #396]	@ (8004da0 <HAL_DMA_Abort_IT+0x3c0>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d02c      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a62      	ldr	r2, [pc, #392]	@ (8004da4 <HAL_DMA_Abort_IT+0x3c4>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d027      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a60      	ldr	r2, [pc, #384]	@ (8004da8 <HAL_DMA_Abort_IT+0x3c8>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d022      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a5f      	ldr	r2, [pc, #380]	@ (8004dac <HAL_DMA_Abort_IT+0x3cc>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d01d      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a5d      	ldr	r2, [pc, #372]	@ (8004db0 <HAL_DMA_Abort_IT+0x3d0>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d018      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a5c      	ldr	r2, [pc, #368]	@ (8004db4 <HAL_DMA_Abort_IT+0x3d4>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d013      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a5a      	ldr	r2, [pc, #360]	@ (8004db8 <HAL_DMA_Abort_IT+0x3d8>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d00e      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a59      	ldr	r2, [pc, #356]	@ (8004dbc <HAL_DMA_Abort_IT+0x3dc>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d009      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a57      	ldr	r2, [pc, #348]	@ (8004dc0 <HAL_DMA_Abort_IT+0x3e0>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d004      	beq.n	8004c70 <HAL_DMA_Abort_IT+0x290>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a56      	ldr	r2, [pc, #344]	@ (8004dc4 <HAL_DMA_Abort_IT+0x3e4>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d108      	bne.n	8004c82 <HAL_DMA_Abort_IT+0x2a2>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f022 0201 	bic.w	r2, r2, #1
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	e007      	b.n	8004c92 <HAL_DMA_Abort_IT+0x2b2>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 0201 	bic.w	r2, r2, #1
 8004c90:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a3c      	ldr	r2, [pc, #240]	@ (8004d88 <HAL_DMA_Abort_IT+0x3a8>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d072      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a3a      	ldr	r2, [pc, #232]	@ (8004d8c <HAL_DMA_Abort_IT+0x3ac>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d06d      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a39      	ldr	r2, [pc, #228]	@ (8004d90 <HAL_DMA_Abort_IT+0x3b0>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d068      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a37      	ldr	r2, [pc, #220]	@ (8004d94 <HAL_DMA_Abort_IT+0x3b4>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d063      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a36      	ldr	r2, [pc, #216]	@ (8004d98 <HAL_DMA_Abort_IT+0x3b8>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d05e      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a34      	ldr	r2, [pc, #208]	@ (8004d9c <HAL_DMA_Abort_IT+0x3bc>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d059      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a33      	ldr	r2, [pc, #204]	@ (8004da0 <HAL_DMA_Abort_IT+0x3c0>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d054      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a31      	ldr	r2, [pc, #196]	@ (8004da4 <HAL_DMA_Abort_IT+0x3c4>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d04f      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a30      	ldr	r2, [pc, #192]	@ (8004da8 <HAL_DMA_Abort_IT+0x3c8>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d04a      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a2e      	ldr	r2, [pc, #184]	@ (8004dac <HAL_DMA_Abort_IT+0x3cc>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d045      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a2d      	ldr	r2, [pc, #180]	@ (8004db0 <HAL_DMA_Abort_IT+0x3d0>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d040      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a2b      	ldr	r2, [pc, #172]	@ (8004db4 <HAL_DMA_Abort_IT+0x3d4>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d03b      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a2a      	ldr	r2, [pc, #168]	@ (8004db8 <HAL_DMA_Abort_IT+0x3d8>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d036      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a28      	ldr	r2, [pc, #160]	@ (8004dbc <HAL_DMA_Abort_IT+0x3dc>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d031      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a27      	ldr	r2, [pc, #156]	@ (8004dc0 <HAL_DMA_Abort_IT+0x3e0>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d02c      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a25      	ldr	r2, [pc, #148]	@ (8004dc4 <HAL_DMA_Abort_IT+0x3e4>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d027      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a24      	ldr	r2, [pc, #144]	@ (8004dc8 <HAL_DMA_Abort_IT+0x3e8>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d022      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a22      	ldr	r2, [pc, #136]	@ (8004dcc <HAL_DMA_Abort_IT+0x3ec>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d01d      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a21      	ldr	r2, [pc, #132]	@ (8004dd0 <HAL_DMA_Abort_IT+0x3f0>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d018      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a1f      	ldr	r2, [pc, #124]	@ (8004dd4 <HAL_DMA_Abort_IT+0x3f4>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d013      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a1e      	ldr	r2, [pc, #120]	@ (8004dd8 <HAL_DMA_Abort_IT+0x3f8>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d00e      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a1c      	ldr	r2, [pc, #112]	@ (8004ddc <HAL_DMA_Abort_IT+0x3fc>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d009      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a1b      	ldr	r2, [pc, #108]	@ (8004de0 <HAL_DMA_Abort_IT+0x400>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d004      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x3a2>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a19      	ldr	r2, [pc, #100]	@ (8004de4 <HAL_DMA_Abort_IT+0x404>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d132      	bne.n	8004de8 <HAL_DMA_Abort_IT+0x408>
 8004d82:	2301      	movs	r3, #1
 8004d84:	e031      	b.n	8004dea <HAL_DMA_Abort_IT+0x40a>
 8004d86:	bf00      	nop
 8004d88:	40020010 	.word	0x40020010
 8004d8c:	40020028 	.word	0x40020028
 8004d90:	40020040 	.word	0x40020040
 8004d94:	40020058 	.word	0x40020058
 8004d98:	40020070 	.word	0x40020070
 8004d9c:	40020088 	.word	0x40020088
 8004da0:	400200a0 	.word	0x400200a0
 8004da4:	400200b8 	.word	0x400200b8
 8004da8:	40020410 	.word	0x40020410
 8004dac:	40020428 	.word	0x40020428
 8004db0:	40020440 	.word	0x40020440
 8004db4:	40020458 	.word	0x40020458
 8004db8:	40020470 	.word	0x40020470
 8004dbc:	40020488 	.word	0x40020488
 8004dc0:	400204a0 	.word	0x400204a0
 8004dc4:	400204b8 	.word	0x400204b8
 8004dc8:	58025408 	.word	0x58025408
 8004dcc:	5802541c 	.word	0x5802541c
 8004dd0:	58025430 	.word	0x58025430
 8004dd4:	58025444 	.word	0x58025444
 8004dd8:	58025458 	.word	0x58025458
 8004ddc:	5802546c 	.word	0x5802546c
 8004de0:	58025480 	.word	0x58025480
 8004de4:	58025494 	.word	0x58025494
 8004de8:	2300      	movs	r3, #0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d028      	beq.n	8004e40 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004df8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004dfc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e02:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e08:	f003 031f 	and.w	r3, r3, #31
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	409a      	lsls	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004e1c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00c      	beq.n	8004e40 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e34:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004e3e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d003      	beq.n	8004e60 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop

08004e6c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b08a      	sub	sp, #40	@ 0x28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004e78:	4b67      	ldr	r3, [pc, #412]	@ (8005018 <HAL_DMA_IRQHandler+0x1ac>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a67      	ldr	r2, [pc, #412]	@ (800501c <HAL_DMA_IRQHandler+0x1b0>)
 8004e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e82:	0a9b      	lsrs	r3, r3, #10
 8004e84:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e8a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e90:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004e92:	6a3b      	ldr	r3, [r7, #32]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a5f      	ldr	r2, [pc, #380]	@ (8005020 <HAL_DMA_IRQHandler+0x1b4>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d04a      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a5d      	ldr	r2, [pc, #372]	@ (8005024 <HAL_DMA_IRQHandler+0x1b8>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d045      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a5c      	ldr	r2, [pc, #368]	@ (8005028 <HAL_DMA_IRQHandler+0x1bc>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d040      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a5a      	ldr	r2, [pc, #360]	@ (800502c <HAL_DMA_IRQHandler+0x1c0>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d03b      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a59      	ldr	r2, [pc, #356]	@ (8005030 <HAL_DMA_IRQHandler+0x1c4>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d036      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a57      	ldr	r2, [pc, #348]	@ (8005034 <HAL_DMA_IRQHandler+0x1c8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d031      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a56      	ldr	r2, [pc, #344]	@ (8005038 <HAL_DMA_IRQHandler+0x1cc>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d02c      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a54      	ldr	r2, [pc, #336]	@ (800503c <HAL_DMA_IRQHandler+0x1d0>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d027      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a53      	ldr	r2, [pc, #332]	@ (8005040 <HAL_DMA_IRQHandler+0x1d4>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d022      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a51      	ldr	r2, [pc, #324]	@ (8005044 <HAL_DMA_IRQHandler+0x1d8>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d01d      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a50      	ldr	r2, [pc, #320]	@ (8005048 <HAL_DMA_IRQHandler+0x1dc>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d018      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a4e      	ldr	r2, [pc, #312]	@ (800504c <HAL_DMA_IRQHandler+0x1e0>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d013      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a4d      	ldr	r2, [pc, #308]	@ (8005050 <HAL_DMA_IRQHandler+0x1e4>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d00e      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a4b      	ldr	r2, [pc, #300]	@ (8005054 <HAL_DMA_IRQHandler+0x1e8>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d009      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a4a      	ldr	r2, [pc, #296]	@ (8005058 <HAL_DMA_IRQHandler+0x1ec>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d004      	beq.n	8004f3e <HAL_DMA_IRQHandler+0xd2>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a48      	ldr	r2, [pc, #288]	@ (800505c <HAL_DMA_IRQHandler+0x1f0>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d101      	bne.n	8004f42 <HAL_DMA_IRQHandler+0xd6>
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e000      	b.n	8004f44 <HAL_DMA_IRQHandler+0xd8>
 8004f42:	2300      	movs	r3, #0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 842b 	beq.w	80057a0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f4e:	f003 031f 	and.w	r3, r3, #31
 8004f52:	2208      	movs	r2, #8
 8004f54:	409a      	lsls	r2, r3
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f000 80a2 	beq.w	80050a4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a2e      	ldr	r2, [pc, #184]	@ (8005020 <HAL_DMA_IRQHandler+0x1b4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d04a      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a2d      	ldr	r2, [pc, #180]	@ (8005024 <HAL_DMA_IRQHandler+0x1b8>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d045      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a2b      	ldr	r2, [pc, #172]	@ (8005028 <HAL_DMA_IRQHandler+0x1bc>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d040      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a2a      	ldr	r2, [pc, #168]	@ (800502c <HAL_DMA_IRQHandler+0x1c0>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d03b      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a28      	ldr	r2, [pc, #160]	@ (8005030 <HAL_DMA_IRQHandler+0x1c4>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d036      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a27      	ldr	r2, [pc, #156]	@ (8005034 <HAL_DMA_IRQHandler+0x1c8>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d031      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a25      	ldr	r2, [pc, #148]	@ (8005038 <HAL_DMA_IRQHandler+0x1cc>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d02c      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a24      	ldr	r2, [pc, #144]	@ (800503c <HAL_DMA_IRQHandler+0x1d0>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d027      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a22      	ldr	r2, [pc, #136]	@ (8005040 <HAL_DMA_IRQHandler+0x1d4>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d022      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a21      	ldr	r2, [pc, #132]	@ (8005044 <HAL_DMA_IRQHandler+0x1d8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d01d      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a1f      	ldr	r2, [pc, #124]	@ (8005048 <HAL_DMA_IRQHandler+0x1dc>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d018      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a1e      	ldr	r2, [pc, #120]	@ (800504c <HAL_DMA_IRQHandler+0x1e0>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d013      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a1c      	ldr	r2, [pc, #112]	@ (8005050 <HAL_DMA_IRQHandler+0x1e4>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d00e      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a1b      	ldr	r2, [pc, #108]	@ (8005054 <HAL_DMA_IRQHandler+0x1e8>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d009      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a19      	ldr	r2, [pc, #100]	@ (8005058 <HAL_DMA_IRQHandler+0x1ec>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d004      	beq.n	8005000 <HAL_DMA_IRQHandler+0x194>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a18      	ldr	r2, [pc, #96]	@ (800505c <HAL_DMA_IRQHandler+0x1f0>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d12f      	bne.n	8005060 <HAL_DMA_IRQHandler+0x1f4>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0304 	and.w	r3, r3, #4
 800500a:	2b00      	cmp	r3, #0
 800500c:	bf14      	ite	ne
 800500e:	2301      	movne	r3, #1
 8005010:	2300      	moveq	r3, #0
 8005012:	b2db      	uxtb	r3, r3
 8005014:	e02e      	b.n	8005074 <HAL_DMA_IRQHandler+0x208>
 8005016:	bf00      	nop
 8005018:	24000000 	.word	0x24000000
 800501c:	1b4e81b5 	.word	0x1b4e81b5
 8005020:	40020010 	.word	0x40020010
 8005024:	40020028 	.word	0x40020028
 8005028:	40020040 	.word	0x40020040
 800502c:	40020058 	.word	0x40020058
 8005030:	40020070 	.word	0x40020070
 8005034:	40020088 	.word	0x40020088
 8005038:	400200a0 	.word	0x400200a0
 800503c:	400200b8 	.word	0x400200b8
 8005040:	40020410 	.word	0x40020410
 8005044:	40020428 	.word	0x40020428
 8005048:	40020440 	.word	0x40020440
 800504c:	40020458 	.word	0x40020458
 8005050:	40020470 	.word	0x40020470
 8005054:	40020488 	.word	0x40020488
 8005058:	400204a0 	.word	0x400204a0
 800505c:	400204b8 	.word	0x400204b8
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0308 	and.w	r3, r3, #8
 800506a:	2b00      	cmp	r3, #0
 800506c:	bf14      	ite	ne
 800506e:	2301      	movne	r3, #1
 8005070:	2300      	moveq	r3, #0
 8005072:	b2db      	uxtb	r3, r3
 8005074:	2b00      	cmp	r3, #0
 8005076:	d015      	beq.n	80050a4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 0204 	bic.w	r2, r2, #4
 8005086:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800508c:	f003 031f 	and.w	r3, r3, #31
 8005090:	2208      	movs	r2, #8
 8005092:	409a      	lsls	r2, r3
 8005094:	6a3b      	ldr	r3, [r7, #32]
 8005096:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800509c:	f043 0201 	orr.w	r2, r3, #1
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a8:	f003 031f 	and.w	r3, r3, #31
 80050ac:	69ba      	ldr	r2, [r7, #24]
 80050ae:	fa22 f303 	lsr.w	r3, r2, r3
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d06e      	beq.n	8005198 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a69      	ldr	r2, [pc, #420]	@ (8005264 <HAL_DMA_IRQHandler+0x3f8>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d04a      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a67      	ldr	r2, [pc, #412]	@ (8005268 <HAL_DMA_IRQHandler+0x3fc>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d045      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a66      	ldr	r2, [pc, #408]	@ (800526c <HAL_DMA_IRQHandler+0x400>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d040      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a64      	ldr	r2, [pc, #400]	@ (8005270 <HAL_DMA_IRQHandler+0x404>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d03b      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a63      	ldr	r2, [pc, #396]	@ (8005274 <HAL_DMA_IRQHandler+0x408>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d036      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a61      	ldr	r2, [pc, #388]	@ (8005278 <HAL_DMA_IRQHandler+0x40c>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d031      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a60      	ldr	r2, [pc, #384]	@ (800527c <HAL_DMA_IRQHandler+0x410>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d02c      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a5e      	ldr	r2, [pc, #376]	@ (8005280 <HAL_DMA_IRQHandler+0x414>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d027      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a5d      	ldr	r2, [pc, #372]	@ (8005284 <HAL_DMA_IRQHandler+0x418>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d022      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a5b      	ldr	r2, [pc, #364]	@ (8005288 <HAL_DMA_IRQHandler+0x41c>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d01d      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a5a      	ldr	r2, [pc, #360]	@ (800528c <HAL_DMA_IRQHandler+0x420>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d018      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a58      	ldr	r2, [pc, #352]	@ (8005290 <HAL_DMA_IRQHandler+0x424>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d013      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a57      	ldr	r2, [pc, #348]	@ (8005294 <HAL_DMA_IRQHandler+0x428>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d00e      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a55      	ldr	r2, [pc, #340]	@ (8005298 <HAL_DMA_IRQHandler+0x42c>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d009      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a54      	ldr	r2, [pc, #336]	@ (800529c <HAL_DMA_IRQHandler+0x430>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d004      	beq.n	800515a <HAL_DMA_IRQHandler+0x2ee>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a52      	ldr	r2, [pc, #328]	@ (80052a0 <HAL_DMA_IRQHandler+0x434>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d10a      	bne.n	8005170 <HAL_DMA_IRQHandler+0x304>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	695b      	ldr	r3, [r3, #20]
 8005160:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005164:	2b00      	cmp	r3, #0
 8005166:	bf14      	ite	ne
 8005168:	2301      	movne	r3, #1
 800516a:	2300      	moveq	r3, #0
 800516c:	b2db      	uxtb	r3, r3
 800516e:	e003      	b.n	8005178 <HAL_DMA_IRQHandler+0x30c>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2300      	movs	r3, #0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00d      	beq.n	8005198 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005180:	f003 031f 	and.w	r3, r3, #31
 8005184:	2201      	movs	r2, #1
 8005186:	409a      	lsls	r2, r3
 8005188:	6a3b      	ldr	r3, [r7, #32]
 800518a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005190:	f043 0202 	orr.w	r2, r3, #2
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800519c:	f003 031f 	and.w	r3, r3, #31
 80051a0:	2204      	movs	r2, #4
 80051a2:	409a      	lsls	r2, r3
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	4013      	ands	r3, r2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 808f 	beq.w	80052cc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a2c      	ldr	r2, [pc, #176]	@ (8005264 <HAL_DMA_IRQHandler+0x3f8>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d04a      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a2a      	ldr	r2, [pc, #168]	@ (8005268 <HAL_DMA_IRQHandler+0x3fc>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d045      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a29      	ldr	r2, [pc, #164]	@ (800526c <HAL_DMA_IRQHandler+0x400>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d040      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a27      	ldr	r2, [pc, #156]	@ (8005270 <HAL_DMA_IRQHandler+0x404>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d03b      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a26      	ldr	r2, [pc, #152]	@ (8005274 <HAL_DMA_IRQHandler+0x408>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d036      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a24      	ldr	r2, [pc, #144]	@ (8005278 <HAL_DMA_IRQHandler+0x40c>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d031      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a23      	ldr	r2, [pc, #140]	@ (800527c <HAL_DMA_IRQHandler+0x410>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d02c      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a21      	ldr	r2, [pc, #132]	@ (8005280 <HAL_DMA_IRQHandler+0x414>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d027      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a20      	ldr	r2, [pc, #128]	@ (8005284 <HAL_DMA_IRQHandler+0x418>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d022      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1e      	ldr	r2, [pc, #120]	@ (8005288 <HAL_DMA_IRQHandler+0x41c>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d01d      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a1d      	ldr	r2, [pc, #116]	@ (800528c <HAL_DMA_IRQHandler+0x420>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d018      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a1b      	ldr	r2, [pc, #108]	@ (8005290 <HAL_DMA_IRQHandler+0x424>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d013      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a1a      	ldr	r2, [pc, #104]	@ (8005294 <HAL_DMA_IRQHandler+0x428>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d00e      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a18      	ldr	r2, [pc, #96]	@ (8005298 <HAL_DMA_IRQHandler+0x42c>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d009      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a17      	ldr	r2, [pc, #92]	@ (800529c <HAL_DMA_IRQHandler+0x430>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d004      	beq.n	800524e <HAL_DMA_IRQHandler+0x3e2>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a15      	ldr	r2, [pc, #84]	@ (80052a0 <HAL_DMA_IRQHandler+0x434>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d12a      	bne.n	80052a4 <HAL_DMA_IRQHandler+0x438>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0302 	and.w	r3, r3, #2
 8005258:	2b00      	cmp	r3, #0
 800525a:	bf14      	ite	ne
 800525c:	2301      	movne	r3, #1
 800525e:	2300      	moveq	r3, #0
 8005260:	b2db      	uxtb	r3, r3
 8005262:	e023      	b.n	80052ac <HAL_DMA_IRQHandler+0x440>
 8005264:	40020010 	.word	0x40020010
 8005268:	40020028 	.word	0x40020028
 800526c:	40020040 	.word	0x40020040
 8005270:	40020058 	.word	0x40020058
 8005274:	40020070 	.word	0x40020070
 8005278:	40020088 	.word	0x40020088
 800527c:	400200a0 	.word	0x400200a0
 8005280:	400200b8 	.word	0x400200b8
 8005284:	40020410 	.word	0x40020410
 8005288:	40020428 	.word	0x40020428
 800528c:	40020440 	.word	0x40020440
 8005290:	40020458 	.word	0x40020458
 8005294:	40020470 	.word	0x40020470
 8005298:	40020488 	.word	0x40020488
 800529c:	400204a0 	.word	0x400204a0
 80052a0:	400204b8 	.word	0x400204b8
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2300      	movs	r3, #0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d00d      	beq.n	80052cc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b4:	f003 031f 	and.w	r3, r3, #31
 80052b8:	2204      	movs	r2, #4
 80052ba:	409a      	lsls	r2, r3
 80052bc:	6a3b      	ldr	r3, [r7, #32]
 80052be:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c4:	f043 0204 	orr.w	r2, r3, #4
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052d0:	f003 031f 	and.w	r3, r3, #31
 80052d4:	2210      	movs	r2, #16
 80052d6:	409a      	lsls	r2, r3
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	4013      	ands	r3, r2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 80a6 	beq.w	800542e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a85      	ldr	r2, [pc, #532]	@ (80054fc <HAL_DMA_IRQHandler+0x690>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d04a      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a83      	ldr	r2, [pc, #524]	@ (8005500 <HAL_DMA_IRQHandler+0x694>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d045      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a82      	ldr	r2, [pc, #520]	@ (8005504 <HAL_DMA_IRQHandler+0x698>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d040      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a80      	ldr	r2, [pc, #512]	@ (8005508 <HAL_DMA_IRQHandler+0x69c>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d03b      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a7f      	ldr	r2, [pc, #508]	@ (800550c <HAL_DMA_IRQHandler+0x6a0>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d036      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a7d      	ldr	r2, [pc, #500]	@ (8005510 <HAL_DMA_IRQHandler+0x6a4>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d031      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a7c      	ldr	r2, [pc, #496]	@ (8005514 <HAL_DMA_IRQHandler+0x6a8>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d02c      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a7a      	ldr	r2, [pc, #488]	@ (8005518 <HAL_DMA_IRQHandler+0x6ac>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d027      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a79      	ldr	r2, [pc, #484]	@ (800551c <HAL_DMA_IRQHandler+0x6b0>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d022      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a77      	ldr	r2, [pc, #476]	@ (8005520 <HAL_DMA_IRQHandler+0x6b4>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d01d      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a76      	ldr	r2, [pc, #472]	@ (8005524 <HAL_DMA_IRQHandler+0x6b8>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d018      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a74      	ldr	r2, [pc, #464]	@ (8005528 <HAL_DMA_IRQHandler+0x6bc>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d013      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a73      	ldr	r2, [pc, #460]	@ (800552c <HAL_DMA_IRQHandler+0x6c0>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d00e      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a71      	ldr	r2, [pc, #452]	@ (8005530 <HAL_DMA_IRQHandler+0x6c4>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d009      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a70      	ldr	r2, [pc, #448]	@ (8005534 <HAL_DMA_IRQHandler+0x6c8>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d004      	beq.n	8005382 <HAL_DMA_IRQHandler+0x516>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a6e      	ldr	r2, [pc, #440]	@ (8005538 <HAL_DMA_IRQHandler+0x6cc>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d10a      	bne.n	8005398 <HAL_DMA_IRQHandler+0x52c>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0308 	and.w	r3, r3, #8
 800538c:	2b00      	cmp	r3, #0
 800538e:	bf14      	ite	ne
 8005390:	2301      	movne	r3, #1
 8005392:	2300      	moveq	r3, #0
 8005394:	b2db      	uxtb	r3, r3
 8005396:	e009      	b.n	80053ac <HAL_DMA_IRQHandler+0x540>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0304 	and.w	r3, r3, #4
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	bf14      	ite	ne
 80053a6:	2301      	movne	r3, #1
 80053a8:	2300      	moveq	r3, #0
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d03e      	beq.n	800542e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053b4:	f003 031f 	and.w	r3, r3, #31
 80053b8:	2210      	movs	r2, #16
 80053ba:	409a      	lsls	r2, r3
 80053bc:	6a3b      	ldr	r3, [r7, #32]
 80053be:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d018      	beq.n	8005400 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d108      	bne.n	80053ee <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d024      	beq.n	800542e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	4798      	blx	r3
 80053ec:	e01f      	b.n	800542e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d01b      	beq.n	800542e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	4798      	blx	r3
 80053fe:	e016      	b.n	800542e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800540a:	2b00      	cmp	r3, #0
 800540c:	d107      	bne.n	800541e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f022 0208 	bic.w	r2, r2, #8
 800541c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005432:	f003 031f 	and.w	r3, r3, #31
 8005436:	2220      	movs	r2, #32
 8005438:	409a      	lsls	r2, r3
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	4013      	ands	r3, r2
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 8110 	beq.w	8005664 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a2c      	ldr	r2, [pc, #176]	@ (80054fc <HAL_DMA_IRQHandler+0x690>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d04a      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a2b      	ldr	r2, [pc, #172]	@ (8005500 <HAL_DMA_IRQHandler+0x694>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d045      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a29      	ldr	r2, [pc, #164]	@ (8005504 <HAL_DMA_IRQHandler+0x698>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d040      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a28      	ldr	r2, [pc, #160]	@ (8005508 <HAL_DMA_IRQHandler+0x69c>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d03b      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a26      	ldr	r2, [pc, #152]	@ (800550c <HAL_DMA_IRQHandler+0x6a0>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d036      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a25      	ldr	r2, [pc, #148]	@ (8005510 <HAL_DMA_IRQHandler+0x6a4>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d031      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a23      	ldr	r2, [pc, #140]	@ (8005514 <HAL_DMA_IRQHandler+0x6a8>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d02c      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a22      	ldr	r2, [pc, #136]	@ (8005518 <HAL_DMA_IRQHandler+0x6ac>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d027      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a20      	ldr	r2, [pc, #128]	@ (800551c <HAL_DMA_IRQHandler+0x6b0>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d022      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a1f      	ldr	r2, [pc, #124]	@ (8005520 <HAL_DMA_IRQHandler+0x6b4>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d01d      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a1d      	ldr	r2, [pc, #116]	@ (8005524 <HAL_DMA_IRQHandler+0x6b8>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d018      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a1c      	ldr	r2, [pc, #112]	@ (8005528 <HAL_DMA_IRQHandler+0x6bc>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d013      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a1a      	ldr	r2, [pc, #104]	@ (800552c <HAL_DMA_IRQHandler+0x6c0>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d00e      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a19      	ldr	r2, [pc, #100]	@ (8005530 <HAL_DMA_IRQHandler+0x6c4>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d009      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a17      	ldr	r2, [pc, #92]	@ (8005534 <HAL_DMA_IRQHandler+0x6c8>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d004      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x678>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a16      	ldr	r2, [pc, #88]	@ (8005538 <HAL_DMA_IRQHandler+0x6cc>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d12b      	bne.n	800553c <HAL_DMA_IRQHandler+0x6d0>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0310 	and.w	r3, r3, #16
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	bf14      	ite	ne
 80054f2:	2301      	movne	r3, #1
 80054f4:	2300      	moveq	r3, #0
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	e02a      	b.n	8005550 <HAL_DMA_IRQHandler+0x6e4>
 80054fa:	bf00      	nop
 80054fc:	40020010 	.word	0x40020010
 8005500:	40020028 	.word	0x40020028
 8005504:	40020040 	.word	0x40020040
 8005508:	40020058 	.word	0x40020058
 800550c:	40020070 	.word	0x40020070
 8005510:	40020088 	.word	0x40020088
 8005514:	400200a0 	.word	0x400200a0
 8005518:	400200b8 	.word	0x400200b8
 800551c:	40020410 	.word	0x40020410
 8005520:	40020428 	.word	0x40020428
 8005524:	40020440 	.word	0x40020440
 8005528:	40020458 	.word	0x40020458
 800552c:	40020470 	.word	0x40020470
 8005530:	40020488 	.word	0x40020488
 8005534:	400204a0 	.word	0x400204a0
 8005538:	400204b8 	.word	0x400204b8
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	bf14      	ite	ne
 800554a:	2301      	movne	r3, #1
 800554c:	2300      	moveq	r3, #0
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 8087 	beq.w	8005664 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800555a:	f003 031f 	and.w	r3, r3, #31
 800555e:	2220      	movs	r2, #32
 8005560:	409a      	lsls	r2, r3
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b04      	cmp	r3, #4
 8005570:	d139      	bne.n	80055e6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f022 0216 	bic.w	r2, r2, #22
 8005580:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	695a      	ldr	r2, [r3, #20]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005590:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005596:	2b00      	cmp	r3, #0
 8005598:	d103      	bne.n	80055a2 <HAL_DMA_IRQHandler+0x736>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d007      	beq.n	80055b2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f022 0208 	bic.w	r2, r2, #8
 80055b0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055b6:	f003 031f 	and.w	r3, r3, #31
 80055ba:	223f      	movs	r2, #63	@ 0x3f
 80055bc:	409a      	lsls	r2, r3
 80055be:	6a3b      	ldr	r3, [r7, #32]
 80055c0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 834a 	beq.w	8005c70 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	4798      	blx	r3
          }
          return;
 80055e4:	e344      	b.n	8005c70 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d018      	beq.n	8005626 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d108      	bne.n	8005614 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005606:	2b00      	cmp	r3, #0
 8005608:	d02c      	beq.n	8005664 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	4798      	blx	r3
 8005612:	e027      	b.n	8005664 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005618:	2b00      	cmp	r3, #0
 800561a:	d023      	beq.n	8005664 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	4798      	blx	r3
 8005624:	e01e      	b.n	8005664 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10f      	bne.n	8005654 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f022 0210 	bic.w	r2, r2, #16
 8005642:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005668:	2b00      	cmp	r3, #0
 800566a:	f000 8306 	beq.w	8005c7a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005672:	f003 0301 	and.w	r3, r3, #1
 8005676:	2b00      	cmp	r3, #0
 8005678:	f000 8088 	beq.w	800578c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2204      	movs	r2, #4
 8005680:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a7a      	ldr	r2, [pc, #488]	@ (8005874 <HAL_DMA_IRQHandler+0xa08>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d04a      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a79      	ldr	r2, [pc, #484]	@ (8005878 <HAL_DMA_IRQHandler+0xa0c>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d045      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a77      	ldr	r2, [pc, #476]	@ (800587c <HAL_DMA_IRQHandler+0xa10>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d040      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a76      	ldr	r2, [pc, #472]	@ (8005880 <HAL_DMA_IRQHandler+0xa14>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d03b      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a74      	ldr	r2, [pc, #464]	@ (8005884 <HAL_DMA_IRQHandler+0xa18>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d036      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a73      	ldr	r2, [pc, #460]	@ (8005888 <HAL_DMA_IRQHandler+0xa1c>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d031      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a71      	ldr	r2, [pc, #452]	@ (800588c <HAL_DMA_IRQHandler+0xa20>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d02c      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a70      	ldr	r2, [pc, #448]	@ (8005890 <HAL_DMA_IRQHandler+0xa24>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d027      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a6e      	ldr	r2, [pc, #440]	@ (8005894 <HAL_DMA_IRQHandler+0xa28>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d022      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a6d      	ldr	r2, [pc, #436]	@ (8005898 <HAL_DMA_IRQHandler+0xa2c>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d01d      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a6b      	ldr	r2, [pc, #428]	@ (800589c <HAL_DMA_IRQHandler+0xa30>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d018      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a6a      	ldr	r2, [pc, #424]	@ (80058a0 <HAL_DMA_IRQHandler+0xa34>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d013      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a68      	ldr	r2, [pc, #416]	@ (80058a4 <HAL_DMA_IRQHandler+0xa38>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d00e      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a67      	ldr	r2, [pc, #412]	@ (80058a8 <HAL_DMA_IRQHandler+0xa3c>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d009      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a65      	ldr	r2, [pc, #404]	@ (80058ac <HAL_DMA_IRQHandler+0xa40>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d004      	beq.n	8005724 <HAL_DMA_IRQHandler+0x8b8>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a64      	ldr	r2, [pc, #400]	@ (80058b0 <HAL_DMA_IRQHandler+0xa44>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d108      	bne.n	8005736 <HAL_DMA_IRQHandler+0x8ca>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 0201 	bic.w	r2, r2, #1
 8005732:	601a      	str	r2, [r3, #0]
 8005734:	e007      	b.n	8005746 <HAL_DMA_IRQHandler+0x8da>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f022 0201 	bic.w	r2, r2, #1
 8005744:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	3301      	adds	r3, #1
 800574a:	60fb      	str	r3, [r7, #12]
 800574c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800574e:	429a      	cmp	r2, r3
 8005750:	d307      	bcc.n	8005762 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b00      	cmp	r3, #0
 800575e:	d1f2      	bne.n	8005746 <HAL_DMA_IRQHandler+0x8da>
 8005760:	e000      	b.n	8005764 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005762:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b00      	cmp	r3, #0
 8005770:	d004      	beq.n	800577c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2203      	movs	r2, #3
 8005776:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800577a:	e003      	b.n	8005784 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005790:	2b00      	cmp	r3, #0
 8005792:	f000 8272 	beq.w	8005c7a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	4798      	blx	r3
 800579e:	e26c      	b.n	8005c7a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a43      	ldr	r2, [pc, #268]	@ (80058b4 <HAL_DMA_IRQHandler+0xa48>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d022      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x984>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a42      	ldr	r2, [pc, #264]	@ (80058b8 <HAL_DMA_IRQHandler+0xa4c>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d01d      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x984>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a40      	ldr	r2, [pc, #256]	@ (80058bc <HAL_DMA_IRQHandler+0xa50>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d018      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x984>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a3f      	ldr	r2, [pc, #252]	@ (80058c0 <HAL_DMA_IRQHandler+0xa54>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d013      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x984>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a3d      	ldr	r2, [pc, #244]	@ (80058c4 <HAL_DMA_IRQHandler+0xa58>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d00e      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x984>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a3c      	ldr	r2, [pc, #240]	@ (80058c8 <HAL_DMA_IRQHandler+0xa5c>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d009      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x984>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a3a      	ldr	r2, [pc, #232]	@ (80058cc <HAL_DMA_IRQHandler+0xa60>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d004      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x984>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a39      	ldr	r2, [pc, #228]	@ (80058d0 <HAL_DMA_IRQHandler+0xa64>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d101      	bne.n	80057f4 <HAL_DMA_IRQHandler+0x988>
 80057f0:	2301      	movs	r3, #1
 80057f2:	e000      	b.n	80057f6 <HAL_DMA_IRQHandler+0x98a>
 80057f4:	2300      	movs	r3, #0
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f000 823f 	beq.w	8005c7a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005808:	f003 031f 	and.w	r3, r3, #31
 800580c:	2204      	movs	r2, #4
 800580e:	409a      	lsls	r2, r3
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	4013      	ands	r3, r2
 8005814:	2b00      	cmp	r3, #0
 8005816:	f000 80cd 	beq.w	80059b4 <HAL_DMA_IRQHandler+0xb48>
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	f003 0304 	and.w	r3, r3, #4
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 80c7 	beq.w	80059b4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800582a:	f003 031f 	and.w	r3, r3, #31
 800582e:	2204      	movs	r2, #4
 8005830:	409a      	lsls	r2, r3
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d049      	beq.n	80058d4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d109      	bne.n	800585e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800584e:	2b00      	cmp	r3, #0
 8005850:	f000 8210 	beq.w	8005c74 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800585c:	e20a      	b.n	8005c74 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005862:	2b00      	cmp	r3, #0
 8005864:	f000 8206 	beq.w	8005c74 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005870:	e200      	b.n	8005c74 <HAL_DMA_IRQHandler+0xe08>
 8005872:	bf00      	nop
 8005874:	40020010 	.word	0x40020010
 8005878:	40020028 	.word	0x40020028
 800587c:	40020040 	.word	0x40020040
 8005880:	40020058 	.word	0x40020058
 8005884:	40020070 	.word	0x40020070
 8005888:	40020088 	.word	0x40020088
 800588c:	400200a0 	.word	0x400200a0
 8005890:	400200b8 	.word	0x400200b8
 8005894:	40020410 	.word	0x40020410
 8005898:	40020428 	.word	0x40020428
 800589c:	40020440 	.word	0x40020440
 80058a0:	40020458 	.word	0x40020458
 80058a4:	40020470 	.word	0x40020470
 80058a8:	40020488 	.word	0x40020488
 80058ac:	400204a0 	.word	0x400204a0
 80058b0:	400204b8 	.word	0x400204b8
 80058b4:	58025408 	.word	0x58025408
 80058b8:	5802541c 	.word	0x5802541c
 80058bc:	58025430 	.word	0x58025430
 80058c0:	58025444 	.word	0x58025444
 80058c4:	58025458 	.word	0x58025458
 80058c8:	5802546c 	.word	0x5802546c
 80058cc:	58025480 	.word	0x58025480
 80058d0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	f003 0320 	and.w	r3, r3, #32
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d160      	bne.n	80059a0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a7f      	ldr	r2, [pc, #508]	@ (8005ae0 <HAL_DMA_IRQHandler+0xc74>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d04a      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a7d      	ldr	r2, [pc, #500]	@ (8005ae4 <HAL_DMA_IRQHandler+0xc78>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d045      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a7c      	ldr	r2, [pc, #496]	@ (8005ae8 <HAL_DMA_IRQHandler+0xc7c>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d040      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a7a      	ldr	r2, [pc, #488]	@ (8005aec <HAL_DMA_IRQHandler+0xc80>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d03b      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a79      	ldr	r2, [pc, #484]	@ (8005af0 <HAL_DMA_IRQHandler+0xc84>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d036      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a77      	ldr	r2, [pc, #476]	@ (8005af4 <HAL_DMA_IRQHandler+0xc88>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d031      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a76      	ldr	r2, [pc, #472]	@ (8005af8 <HAL_DMA_IRQHandler+0xc8c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d02c      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a74      	ldr	r2, [pc, #464]	@ (8005afc <HAL_DMA_IRQHandler+0xc90>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d027      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a73      	ldr	r2, [pc, #460]	@ (8005b00 <HAL_DMA_IRQHandler+0xc94>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d022      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a71      	ldr	r2, [pc, #452]	@ (8005b04 <HAL_DMA_IRQHandler+0xc98>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d01d      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a70      	ldr	r2, [pc, #448]	@ (8005b08 <HAL_DMA_IRQHandler+0xc9c>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d018      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a6e      	ldr	r2, [pc, #440]	@ (8005b0c <HAL_DMA_IRQHandler+0xca0>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d013      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a6d      	ldr	r2, [pc, #436]	@ (8005b10 <HAL_DMA_IRQHandler+0xca4>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d00e      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a6b      	ldr	r2, [pc, #428]	@ (8005b14 <HAL_DMA_IRQHandler+0xca8>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d009      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a6a      	ldr	r2, [pc, #424]	@ (8005b18 <HAL_DMA_IRQHandler+0xcac>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d004      	beq.n	800597e <HAL_DMA_IRQHandler+0xb12>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a68      	ldr	r2, [pc, #416]	@ (8005b1c <HAL_DMA_IRQHandler+0xcb0>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d108      	bne.n	8005990 <HAL_DMA_IRQHandler+0xb24>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f022 0208 	bic.w	r2, r2, #8
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	e007      	b.n	80059a0 <HAL_DMA_IRQHandler+0xb34>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f022 0204 	bic.w	r2, r2, #4
 800599e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f000 8165 	beq.w	8005c74 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059b2:	e15f      	b.n	8005c74 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059b8:	f003 031f 	and.w	r3, r3, #31
 80059bc:	2202      	movs	r2, #2
 80059be:	409a      	lsls	r2, r3
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	4013      	ands	r3, r2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 80c5 	beq.w	8005b54 <HAL_DMA_IRQHandler+0xce8>
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	f000 80bf 	beq.w	8005b54 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059da:	f003 031f 	and.w	r3, r3, #31
 80059de:	2202      	movs	r2, #2
 80059e0:	409a      	lsls	r2, r3
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d018      	beq.n	8005a22 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d109      	bne.n	8005a0e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f000 813a 	beq.w	8005c78 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a0c:	e134      	b.n	8005c78 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f000 8130 	beq.w	8005c78 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a20:	e12a      	b.n	8005c78 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f003 0320 	and.w	r3, r3, #32
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f040 8089 	bne.w	8005b40 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a2b      	ldr	r2, [pc, #172]	@ (8005ae0 <HAL_DMA_IRQHandler+0xc74>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d04a      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a29      	ldr	r2, [pc, #164]	@ (8005ae4 <HAL_DMA_IRQHandler+0xc78>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d045      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a28      	ldr	r2, [pc, #160]	@ (8005ae8 <HAL_DMA_IRQHandler+0xc7c>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d040      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a26      	ldr	r2, [pc, #152]	@ (8005aec <HAL_DMA_IRQHandler+0xc80>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d03b      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a25      	ldr	r2, [pc, #148]	@ (8005af0 <HAL_DMA_IRQHandler+0xc84>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d036      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a23      	ldr	r2, [pc, #140]	@ (8005af4 <HAL_DMA_IRQHandler+0xc88>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d031      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a22      	ldr	r2, [pc, #136]	@ (8005af8 <HAL_DMA_IRQHandler+0xc8c>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d02c      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a20      	ldr	r2, [pc, #128]	@ (8005afc <HAL_DMA_IRQHandler+0xc90>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d027      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a1f      	ldr	r2, [pc, #124]	@ (8005b00 <HAL_DMA_IRQHandler+0xc94>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d022      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b04 <HAL_DMA_IRQHandler+0xc98>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d01d      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a1c      	ldr	r2, [pc, #112]	@ (8005b08 <HAL_DMA_IRQHandler+0xc9c>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d018      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a1a      	ldr	r2, [pc, #104]	@ (8005b0c <HAL_DMA_IRQHandler+0xca0>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d013      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a19      	ldr	r2, [pc, #100]	@ (8005b10 <HAL_DMA_IRQHandler+0xca4>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d00e      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a17      	ldr	r2, [pc, #92]	@ (8005b14 <HAL_DMA_IRQHandler+0xca8>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d009      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a16      	ldr	r2, [pc, #88]	@ (8005b18 <HAL_DMA_IRQHandler+0xcac>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d004      	beq.n	8005ace <HAL_DMA_IRQHandler+0xc62>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a14      	ldr	r2, [pc, #80]	@ (8005b1c <HAL_DMA_IRQHandler+0xcb0>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d128      	bne.n	8005b20 <HAL_DMA_IRQHandler+0xcb4>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 0214 	bic.w	r2, r2, #20
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	e027      	b.n	8005b30 <HAL_DMA_IRQHandler+0xcc4>
 8005ae0:	40020010 	.word	0x40020010
 8005ae4:	40020028 	.word	0x40020028
 8005ae8:	40020040 	.word	0x40020040
 8005aec:	40020058 	.word	0x40020058
 8005af0:	40020070 	.word	0x40020070
 8005af4:	40020088 	.word	0x40020088
 8005af8:	400200a0 	.word	0x400200a0
 8005afc:	400200b8 	.word	0x400200b8
 8005b00:	40020410 	.word	0x40020410
 8005b04:	40020428 	.word	0x40020428
 8005b08:	40020440 	.word	0x40020440
 8005b0c:	40020458 	.word	0x40020458
 8005b10:	40020470 	.word	0x40020470
 8005b14:	40020488 	.word	0x40020488
 8005b18:	400204a0 	.word	0x400204a0
 8005b1c:	400204b8 	.word	0x400204b8
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f022 020a 	bic.w	r2, r2, #10
 8005b2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 8097 	beq.w	8005c78 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b52:	e091      	b.n	8005c78 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b58:	f003 031f 	and.w	r3, r3, #31
 8005b5c:	2208      	movs	r2, #8
 8005b5e:	409a      	lsls	r2, r3
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	4013      	ands	r3, r2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 8088 	beq.w	8005c7a <HAL_DMA_IRQHandler+0xe0e>
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	f003 0308 	and.w	r3, r3, #8
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	f000 8082 	beq.w	8005c7a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a41      	ldr	r2, [pc, #260]	@ (8005c80 <HAL_DMA_IRQHandler+0xe14>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d04a      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a3f      	ldr	r2, [pc, #252]	@ (8005c84 <HAL_DMA_IRQHandler+0xe18>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d045      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a3e      	ldr	r2, [pc, #248]	@ (8005c88 <HAL_DMA_IRQHandler+0xe1c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d040      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a3c      	ldr	r2, [pc, #240]	@ (8005c8c <HAL_DMA_IRQHandler+0xe20>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d03b      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a3b      	ldr	r2, [pc, #236]	@ (8005c90 <HAL_DMA_IRQHandler+0xe24>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d036      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a39      	ldr	r2, [pc, #228]	@ (8005c94 <HAL_DMA_IRQHandler+0xe28>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d031      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a38      	ldr	r2, [pc, #224]	@ (8005c98 <HAL_DMA_IRQHandler+0xe2c>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d02c      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a36      	ldr	r2, [pc, #216]	@ (8005c9c <HAL_DMA_IRQHandler+0xe30>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d027      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a35      	ldr	r2, [pc, #212]	@ (8005ca0 <HAL_DMA_IRQHandler+0xe34>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d022      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a33      	ldr	r2, [pc, #204]	@ (8005ca4 <HAL_DMA_IRQHandler+0xe38>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d01d      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a32      	ldr	r2, [pc, #200]	@ (8005ca8 <HAL_DMA_IRQHandler+0xe3c>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d018      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a30      	ldr	r2, [pc, #192]	@ (8005cac <HAL_DMA_IRQHandler+0xe40>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d013      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a2f      	ldr	r2, [pc, #188]	@ (8005cb0 <HAL_DMA_IRQHandler+0xe44>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d00e      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a2d      	ldr	r2, [pc, #180]	@ (8005cb4 <HAL_DMA_IRQHandler+0xe48>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d009      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a2c      	ldr	r2, [pc, #176]	@ (8005cb8 <HAL_DMA_IRQHandler+0xe4c>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d004      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xdaa>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a2a      	ldr	r2, [pc, #168]	@ (8005cbc <HAL_DMA_IRQHandler+0xe50>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d108      	bne.n	8005c28 <HAL_DMA_IRQHandler+0xdbc>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f022 021c 	bic.w	r2, r2, #28
 8005c24:	601a      	str	r2, [r3, #0]
 8005c26:	e007      	b.n	8005c38 <HAL_DMA_IRQHandler+0xdcc>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 020e 	bic.w	r2, r2, #14
 8005c36:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c3c:	f003 031f 	and.w	r3, r3, #31
 8005c40:	2201      	movs	r2, #1
 8005c42:	409a      	lsls	r2, r3
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d009      	beq.n	8005c7a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	4798      	blx	r3
 8005c6e:	e004      	b.n	8005c7a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005c70:	bf00      	nop
 8005c72:	e002      	b.n	8005c7a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c74:	bf00      	nop
 8005c76:	e000      	b.n	8005c7a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c78:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005c7a:	3728      	adds	r7, #40	@ 0x28
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	40020010 	.word	0x40020010
 8005c84:	40020028 	.word	0x40020028
 8005c88:	40020040 	.word	0x40020040
 8005c8c:	40020058 	.word	0x40020058
 8005c90:	40020070 	.word	0x40020070
 8005c94:	40020088 	.word	0x40020088
 8005c98:	400200a0 	.word	0x400200a0
 8005c9c:	400200b8 	.word	0x400200b8
 8005ca0:	40020410 	.word	0x40020410
 8005ca4:	40020428 	.word	0x40020428
 8005ca8:	40020440 	.word	0x40020440
 8005cac:	40020458 	.word	0x40020458
 8005cb0:	40020470 	.word	0x40020470
 8005cb4:	40020488 	.word	0x40020488
 8005cb8:	400204a0 	.word	0x400204a0
 8005cbc:	400204b8 	.word	0x400204b8

08005cc0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b087      	sub	sp, #28
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]
 8005ccc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cd2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cd8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a7f      	ldr	r2, [pc, #508]	@ (8005edc <DMA_SetConfig+0x21c>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d072      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a7d      	ldr	r2, [pc, #500]	@ (8005ee0 <DMA_SetConfig+0x220>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d06d      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a7c      	ldr	r2, [pc, #496]	@ (8005ee4 <DMA_SetConfig+0x224>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d068      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a7a      	ldr	r2, [pc, #488]	@ (8005ee8 <DMA_SetConfig+0x228>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d063      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a79      	ldr	r2, [pc, #484]	@ (8005eec <DMA_SetConfig+0x22c>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d05e      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a77      	ldr	r2, [pc, #476]	@ (8005ef0 <DMA_SetConfig+0x230>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d059      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a76      	ldr	r2, [pc, #472]	@ (8005ef4 <DMA_SetConfig+0x234>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d054      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a74      	ldr	r2, [pc, #464]	@ (8005ef8 <DMA_SetConfig+0x238>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d04f      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a73      	ldr	r2, [pc, #460]	@ (8005efc <DMA_SetConfig+0x23c>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d04a      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a71      	ldr	r2, [pc, #452]	@ (8005f00 <DMA_SetConfig+0x240>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d045      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a70      	ldr	r2, [pc, #448]	@ (8005f04 <DMA_SetConfig+0x244>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d040      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a6e      	ldr	r2, [pc, #440]	@ (8005f08 <DMA_SetConfig+0x248>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d03b      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a6d      	ldr	r2, [pc, #436]	@ (8005f0c <DMA_SetConfig+0x24c>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d036      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a6b      	ldr	r2, [pc, #428]	@ (8005f10 <DMA_SetConfig+0x250>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d031      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a6a      	ldr	r2, [pc, #424]	@ (8005f14 <DMA_SetConfig+0x254>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d02c      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a68      	ldr	r2, [pc, #416]	@ (8005f18 <DMA_SetConfig+0x258>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d027      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a67      	ldr	r2, [pc, #412]	@ (8005f1c <DMA_SetConfig+0x25c>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d022      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a65      	ldr	r2, [pc, #404]	@ (8005f20 <DMA_SetConfig+0x260>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d01d      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a64      	ldr	r2, [pc, #400]	@ (8005f24 <DMA_SetConfig+0x264>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d018      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a62      	ldr	r2, [pc, #392]	@ (8005f28 <DMA_SetConfig+0x268>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d013      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a61      	ldr	r2, [pc, #388]	@ (8005f2c <DMA_SetConfig+0x26c>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d00e      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a5f      	ldr	r2, [pc, #380]	@ (8005f30 <DMA_SetConfig+0x270>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d009      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a5e      	ldr	r2, [pc, #376]	@ (8005f34 <DMA_SetConfig+0x274>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d004      	beq.n	8005dca <DMA_SetConfig+0x10a>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a5c      	ldr	r2, [pc, #368]	@ (8005f38 <DMA_SetConfig+0x278>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d101      	bne.n	8005dce <DMA_SetConfig+0x10e>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e000      	b.n	8005dd0 <DMA_SetConfig+0x110>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d00d      	beq.n	8005df0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005ddc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d004      	beq.n	8005df0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005dee:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a39      	ldr	r2, [pc, #228]	@ (8005edc <DMA_SetConfig+0x21c>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d04a      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a38      	ldr	r2, [pc, #224]	@ (8005ee0 <DMA_SetConfig+0x220>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d045      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a36      	ldr	r2, [pc, #216]	@ (8005ee4 <DMA_SetConfig+0x224>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d040      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a35      	ldr	r2, [pc, #212]	@ (8005ee8 <DMA_SetConfig+0x228>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d03b      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a33      	ldr	r2, [pc, #204]	@ (8005eec <DMA_SetConfig+0x22c>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d036      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a32      	ldr	r2, [pc, #200]	@ (8005ef0 <DMA_SetConfig+0x230>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d031      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a30      	ldr	r2, [pc, #192]	@ (8005ef4 <DMA_SetConfig+0x234>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d02c      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8005ef8 <DMA_SetConfig+0x238>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d027      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a2d      	ldr	r2, [pc, #180]	@ (8005efc <DMA_SetConfig+0x23c>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d022      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a2c      	ldr	r2, [pc, #176]	@ (8005f00 <DMA_SetConfig+0x240>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d01d      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a2a      	ldr	r2, [pc, #168]	@ (8005f04 <DMA_SetConfig+0x244>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d018      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a29      	ldr	r2, [pc, #164]	@ (8005f08 <DMA_SetConfig+0x248>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d013      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a27      	ldr	r2, [pc, #156]	@ (8005f0c <DMA_SetConfig+0x24c>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d00e      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a26      	ldr	r2, [pc, #152]	@ (8005f10 <DMA_SetConfig+0x250>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d009      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a24      	ldr	r2, [pc, #144]	@ (8005f14 <DMA_SetConfig+0x254>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d004      	beq.n	8005e90 <DMA_SetConfig+0x1d0>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a23      	ldr	r2, [pc, #140]	@ (8005f18 <DMA_SetConfig+0x258>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d101      	bne.n	8005e94 <DMA_SetConfig+0x1d4>
 8005e90:	2301      	movs	r3, #1
 8005e92:	e000      	b.n	8005e96 <DMA_SetConfig+0x1d6>
 8005e94:	2300      	movs	r3, #0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d059      	beq.n	8005f4e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e9e:	f003 031f 	and.w	r3, r3, #31
 8005ea2:	223f      	movs	r2, #63	@ 0x3f
 8005ea4:	409a      	lsls	r2, r3
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005eb8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	683a      	ldr	r2, [r7, #0]
 8005ec0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	2b40      	cmp	r3, #64	@ 0x40
 8005ec8:	d138      	bne.n	8005f3c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005eda:	e086      	b.n	8005fea <DMA_SetConfig+0x32a>
 8005edc:	40020010 	.word	0x40020010
 8005ee0:	40020028 	.word	0x40020028
 8005ee4:	40020040 	.word	0x40020040
 8005ee8:	40020058 	.word	0x40020058
 8005eec:	40020070 	.word	0x40020070
 8005ef0:	40020088 	.word	0x40020088
 8005ef4:	400200a0 	.word	0x400200a0
 8005ef8:	400200b8 	.word	0x400200b8
 8005efc:	40020410 	.word	0x40020410
 8005f00:	40020428 	.word	0x40020428
 8005f04:	40020440 	.word	0x40020440
 8005f08:	40020458 	.word	0x40020458
 8005f0c:	40020470 	.word	0x40020470
 8005f10:	40020488 	.word	0x40020488
 8005f14:	400204a0 	.word	0x400204a0
 8005f18:	400204b8 	.word	0x400204b8
 8005f1c:	58025408 	.word	0x58025408
 8005f20:	5802541c 	.word	0x5802541c
 8005f24:	58025430 	.word	0x58025430
 8005f28:	58025444 	.word	0x58025444
 8005f2c:	58025458 	.word	0x58025458
 8005f30:	5802546c 	.word	0x5802546c
 8005f34:	58025480 	.word	0x58025480
 8005f38:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68ba      	ldr	r2, [r7, #8]
 8005f42:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	60da      	str	r2, [r3, #12]
}
 8005f4c:	e04d      	b.n	8005fea <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a29      	ldr	r2, [pc, #164]	@ (8005ff8 <DMA_SetConfig+0x338>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d022      	beq.n	8005f9e <DMA_SetConfig+0x2de>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a27      	ldr	r2, [pc, #156]	@ (8005ffc <DMA_SetConfig+0x33c>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d01d      	beq.n	8005f9e <DMA_SetConfig+0x2de>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a26      	ldr	r2, [pc, #152]	@ (8006000 <DMA_SetConfig+0x340>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d018      	beq.n	8005f9e <DMA_SetConfig+0x2de>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a24      	ldr	r2, [pc, #144]	@ (8006004 <DMA_SetConfig+0x344>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d013      	beq.n	8005f9e <DMA_SetConfig+0x2de>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a23      	ldr	r2, [pc, #140]	@ (8006008 <DMA_SetConfig+0x348>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d00e      	beq.n	8005f9e <DMA_SetConfig+0x2de>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a21      	ldr	r2, [pc, #132]	@ (800600c <DMA_SetConfig+0x34c>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d009      	beq.n	8005f9e <DMA_SetConfig+0x2de>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a20      	ldr	r2, [pc, #128]	@ (8006010 <DMA_SetConfig+0x350>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d004      	beq.n	8005f9e <DMA_SetConfig+0x2de>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a1e      	ldr	r2, [pc, #120]	@ (8006014 <DMA_SetConfig+0x354>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d101      	bne.n	8005fa2 <DMA_SetConfig+0x2e2>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e000      	b.n	8005fa4 <DMA_SetConfig+0x2e4>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d020      	beq.n	8005fea <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fac:	f003 031f 	and.w	r3, r3, #31
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	409a      	lsls	r2, r3
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	683a      	ldr	r2, [r7, #0]
 8005fbe:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	2b40      	cmp	r3, #64	@ 0x40
 8005fc6:	d108      	bne.n	8005fda <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	60da      	str	r2, [r3, #12]
}
 8005fd8:	e007      	b.n	8005fea <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68ba      	ldr	r2, [r7, #8]
 8005fe0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	60da      	str	r2, [r3, #12]
}
 8005fea:	bf00      	nop
 8005fec:	371c      	adds	r7, #28
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	58025408 	.word	0x58025408
 8005ffc:	5802541c 	.word	0x5802541c
 8006000:	58025430 	.word	0x58025430
 8006004:	58025444 	.word	0x58025444
 8006008:	58025458 	.word	0x58025458
 800600c:	5802546c 	.word	0x5802546c
 8006010:	58025480 	.word	0x58025480
 8006014:	58025494 	.word	0x58025494

08006018 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a42      	ldr	r2, [pc, #264]	@ (8006130 <DMA_CalcBaseAndBitshift+0x118>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d04a      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a41      	ldr	r2, [pc, #260]	@ (8006134 <DMA_CalcBaseAndBitshift+0x11c>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d045      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a3f      	ldr	r2, [pc, #252]	@ (8006138 <DMA_CalcBaseAndBitshift+0x120>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d040      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a3e      	ldr	r2, [pc, #248]	@ (800613c <DMA_CalcBaseAndBitshift+0x124>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d03b      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a3c      	ldr	r2, [pc, #240]	@ (8006140 <DMA_CalcBaseAndBitshift+0x128>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d036      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a3b      	ldr	r2, [pc, #236]	@ (8006144 <DMA_CalcBaseAndBitshift+0x12c>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d031      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a39      	ldr	r2, [pc, #228]	@ (8006148 <DMA_CalcBaseAndBitshift+0x130>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d02c      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a38      	ldr	r2, [pc, #224]	@ (800614c <DMA_CalcBaseAndBitshift+0x134>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d027      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a36      	ldr	r2, [pc, #216]	@ (8006150 <DMA_CalcBaseAndBitshift+0x138>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d022      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a35      	ldr	r2, [pc, #212]	@ (8006154 <DMA_CalcBaseAndBitshift+0x13c>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d01d      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a33      	ldr	r2, [pc, #204]	@ (8006158 <DMA_CalcBaseAndBitshift+0x140>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d018      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a32      	ldr	r2, [pc, #200]	@ (800615c <DMA_CalcBaseAndBitshift+0x144>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d013      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a30      	ldr	r2, [pc, #192]	@ (8006160 <DMA_CalcBaseAndBitshift+0x148>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d00e      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a2f      	ldr	r2, [pc, #188]	@ (8006164 <DMA_CalcBaseAndBitshift+0x14c>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d009      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006168 <DMA_CalcBaseAndBitshift+0x150>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d004      	beq.n	80060c0 <DMA_CalcBaseAndBitshift+0xa8>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a2c      	ldr	r2, [pc, #176]	@ (800616c <DMA_CalcBaseAndBitshift+0x154>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d101      	bne.n	80060c4 <DMA_CalcBaseAndBitshift+0xac>
 80060c0:	2301      	movs	r3, #1
 80060c2:	e000      	b.n	80060c6 <DMA_CalcBaseAndBitshift+0xae>
 80060c4:	2300      	movs	r3, #0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d024      	beq.n	8006114 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	3b10      	subs	r3, #16
 80060d2:	4a27      	ldr	r2, [pc, #156]	@ (8006170 <DMA_CalcBaseAndBitshift+0x158>)
 80060d4:	fba2 2303 	umull	r2, r3, r2, r3
 80060d8:	091b      	lsrs	r3, r3, #4
 80060da:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f003 0307 	and.w	r3, r3, #7
 80060e2:	4a24      	ldr	r2, [pc, #144]	@ (8006174 <DMA_CalcBaseAndBitshift+0x15c>)
 80060e4:	5cd3      	ldrb	r3, [r2, r3]
 80060e6:	461a      	mov	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2b03      	cmp	r3, #3
 80060f0:	d908      	bls.n	8006104 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	461a      	mov	r2, r3
 80060f8:	4b1f      	ldr	r3, [pc, #124]	@ (8006178 <DMA_CalcBaseAndBitshift+0x160>)
 80060fa:	4013      	ands	r3, r2
 80060fc:	1d1a      	adds	r2, r3, #4
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	659a      	str	r2, [r3, #88]	@ 0x58
 8006102:	e00d      	b.n	8006120 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	461a      	mov	r2, r3
 800610a:	4b1b      	ldr	r3, [pc, #108]	@ (8006178 <DMA_CalcBaseAndBitshift+0x160>)
 800610c:	4013      	ands	r3, r2
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	6593      	str	r3, [r2, #88]	@ 0x58
 8006112:	e005      	b.n	8006120 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006124:	4618      	mov	r0, r3
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	40020010 	.word	0x40020010
 8006134:	40020028 	.word	0x40020028
 8006138:	40020040 	.word	0x40020040
 800613c:	40020058 	.word	0x40020058
 8006140:	40020070 	.word	0x40020070
 8006144:	40020088 	.word	0x40020088
 8006148:	400200a0 	.word	0x400200a0
 800614c:	400200b8 	.word	0x400200b8
 8006150:	40020410 	.word	0x40020410
 8006154:	40020428 	.word	0x40020428
 8006158:	40020440 	.word	0x40020440
 800615c:	40020458 	.word	0x40020458
 8006160:	40020470 	.word	0x40020470
 8006164:	40020488 	.word	0x40020488
 8006168:	400204a0 	.word	0x400204a0
 800616c:	400204b8 	.word	0x400204b8
 8006170:	aaaaaaab 	.word	0xaaaaaaab
 8006174:	08014008 	.word	0x08014008
 8006178:	fffffc00 	.word	0xfffffc00

0800617c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006184:	2300      	movs	r3, #0
 8006186:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d120      	bne.n	80061d2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006194:	2b03      	cmp	r3, #3
 8006196:	d858      	bhi.n	800624a <DMA_CheckFifoParam+0xce>
 8006198:	a201      	add	r2, pc, #4	@ (adr r2, 80061a0 <DMA_CheckFifoParam+0x24>)
 800619a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619e:	bf00      	nop
 80061a0:	080061b1 	.word	0x080061b1
 80061a4:	080061c3 	.word	0x080061c3
 80061a8:	080061b1 	.word	0x080061b1
 80061ac:	0800624b 	.word	0x0800624b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d048      	beq.n	800624e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80061c0:	e045      	b.n	800624e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80061ca:	d142      	bne.n	8006252 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80061d0:	e03f      	b.n	8006252 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061da:	d123      	bne.n	8006224 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e0:	2b03      	cmp	r3, #3
 80061e2:	d838      	bhi.n	8006256 <DMA_CheckFifoParam+0xda>
 80061e4:	a201      	add	r2, pc, #4	@ (adr r2, 80061ec <DMA_CheckFifoParam+0x70>)
 80061e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ea:	bf00      	nop
 80061ec:	080061fd 	.word	0x080061fd
 80061f0:	08006203 	.word	0x08006203
 80061f4:	080061fd 	.word	0x080061fd
 80061f8:	08006215 	.word	0x08006215
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	73fb      	strb	r3, [r7, #15]
        break;
 8006200:	e030      	b.n	8006264 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006206:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d025      	beq.n	800625a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006212:	e022      	b.n	800625a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006218:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800621c:	d11f      	bne.n	800625e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006222:	e01c      	b.n	800625e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006228:	2b02      	cmp	r3, #2
 800622a:	d902      	bls.n	8006232 <DMA_CheckFifoParam+0xb6>
 800622c:	2b03      	cmp	r3, #3
 800622e:	d003      	beq.n	8006238 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006230:	e018      	b.n	8006264 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	73fb      	strb	r3, [r7, #15]
        break;
 8006236:	e015      	b.n	8006264 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00e      	beq.n	8006262 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	73fb      	strb	r3, [r7, #15]
    break;
 8006248:	e00b      	b.n	8006262 <DMA_CheckFifoParam+0xe6>
        break;
 800624a:	bf00      	nop
 800624c:	e00a      	b.n	8006264 <DMA_CheckFifoParam+0xe8>
        break;
 800624e:	bf00      	nop
 8006250:	e008      	b.n	8006264 <DMA_CheckFifoParam+0xe8>
        break;
 8006252:	bf00      	nop
 8006254:	e006      	b.n	8006264 <DMA_CheckFifoParam+0xe8>
        break;
 8006256:	bf00      	nop
 8006258:	e004      	b.n	8006264 <DMA_CheckFifoParam+0xe8>
        break;
 800625a:	bf00      	nop
 800625c:	e002      	b.n	8006264 <DMA_CheckFifoParam+0xe8>
        break;
 800625e:	bf00      	nop
 8006260:	e000      	b.n	8006264 <DMA_CheckFifoParam+0xe8>
    break;
 8006262:	bf00      	nop
    }
  }

  return status;
 8006264:	7bfb      	ldrb	r3, [r7, #15]
}
 8006266:	4618      	mov	r0, r3
 8006268:	3714      	adds	r7, #20
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr
 8006272:	bf00      	nop

08006274 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006274:	b480      	push	{r7}
 8006276:	b085      	sub	sp, #20
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a38      	ldr	r2, [pc, #224]	@ (8006368 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d022      	beq.n	80062d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a36      	ldr	r2, [pc, #216]	@ (800636c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d01d      	beq.n	80062d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a35      	ldr	r2, [pc, #212]	@ (8006370 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d018      	beq.n	80062d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a33      	ldr	r2, [pc, #204]	@ (8006374 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d013      	beq.n	80062d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a32      	ldr	r2, [pc, #200]	@ (8006378 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d00e      	beq.n	80062d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a30      	ldr	r2, [pc, #192]	@ (800637c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d009      	beq.n	80062d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a2f      	ldr	r2, [pc, #188]	@ (8006380 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d004      	beq.n	80062d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a2d      	ldr	r2, [pc, #180]	@ (8006384 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d101      	bne.n	80062d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e000      	b.n	80062d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80062d6:	2300      	movs	r3, #0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d01a      	beq.n	8006312 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	3b08      	subs	r3, #8
 80062e4:	4a28      	ldr	r2, [pc, #160]	@ (8006388 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80062e6:	fba2 2303 	umull	r2, r3, r2, r3
 80062ea:	091b      	lsrs	r3, r3, #4
 80062ec:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	4b26      	ldr	r3, [pc, #152]	@ (800638c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80062f2:	4413      	add	r3, r2
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	461a      	mov	r2, r3
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a24      	ldr	r2, [pc, #144]	@ (8006390 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006300:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f003 031f 	and.w	r3, r3, #31
 8006308:	2201      	movs	r2, #1
 800630a:	409a      	lsls	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006310:	e024      	b.n	800635c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	b2db      	uxtb	r3, r3
 8006318:	3b10      	subs	r3, #16
 800631a:	4a1e      	ldr	r2, [pc, #120]	@ (8006394 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800631c:	fba2 2303 	umull	r2, r3, r2, r3
 8006320:	091b      	lsrs	r3, r3, #4
 8006322:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	4a1c      	ldr	r2, [pc, #112]	@ (8006398 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d806      	bhi.n	800633a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	4a1b      	ldr	r2, [pc, #108]	@ (800639c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d902      	bls.n	800633a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	3308      	adds	r3, #8
 8006338:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	4b18      	ldr	r3, [pc, #96]	@ (80063a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800633e:	4413      	add	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	461a      	mov	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	4a16      	ldr	r2, [pc, #88]	@ (80063a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800634c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f003 031f 	and.w	r3, r3, #31
 8006354:	2201      	movs	r2, #1
 8006356:	409a      	lsls	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800635c:	bf00      	nop
 800635e:	3714      	adds	r7, #20
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr
 8006368:	58025408 	.word	0x58025408
 800636c:	5802541c 	.word	0x5802541c
 8006370:	58025430 	.word	0x58025430
 8006374:	58025444 	.word	0x58025444
 8006378:	58025458 	.word	0x58025458
 800637c:	5802546c 	.word	0x5802546c
 8006380:	58025480 	.word	0x58025480
 8006384:	58025494 	.word	0x58025494
 8006388:	cccccccd 	.word	0xcccccccd
 800638c:	16009600 	.word	0x16009600
 8006390:	58025880 	.word	0x58025880
 8006394:	aaaaaaab 	.word	0xaaaaaaab
 8006398:	400204b8 	.word	0x400204b8
 800639c:	4002040f 	.word	0x4002040f
 80063a0:	10008200 	.word	0x10008200
 80063a4:	40020880 	.word	0x40020880

080063a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d04a      	beq.n	8006454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2b08      	cmp	r3, #8
 80063c2:	d847      	bhi.n	8006454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a25      	ldr	r2, [pc, #148]	@ (8006460 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d022      	beq.n	8006414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a24      	ldr	r2, [pc, #144]	@ (8006464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d01d      	beq.n	8006414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a22      	ldr	r2, [pc, #136]	@ (8006468 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d018      	beq.n	8006414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a21      	ldr	r2, [pc, #132]	@ (800646c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d013      	beq.n	8006414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d00e      	beq.n	8006414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a1e      	ldr	r2, [pc, #120]	@ (8006474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d009      	beq.n	8006414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a1c      	ldr	r2, [pc, #112]	@ (8006478 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d004      	beq.n	8006414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a1b      	ldr	r2, [pc, #108]	@ (800647c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d101      	bne.n	8006418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006414:	2301      	movs	r3, #1
 8006416:	e000      	b.n	800641a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006418:	2300      	movs	r3, #0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00a      	beq.n	8006434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	4b17      	ldr	r3, [pc, #92]	@ (8006480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006422:	4413      	add	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	461a      	mov	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a15      	ldr	r2, [pc, #84]	@ (8006484 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006430:	671a      	str	r2, [r3, #112]	@ 0x70
 8006432:	e009      	b.n	8006448 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	4b14      	ldr	r3, [pc, #80]	@ (8006488 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006438:	4413      	add	r3, r2
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	461a      	mov	r2, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a11      	ldr	r2, [pc, #68]	@ (800648c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006446:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	3b01      	subs	r3, #1
 800644c:	2201      	movs	r2, #1
 800644e:	409a      	lsls	r2, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006454:	bf00      	nop
 8006456:	3714      	adds	r7, #20
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr
 8006460:	58025408 	.word	0x58025408
 8006464:	5802541c 	.word	0x5802541c
 8006468:	58025430 	.word	0x58025430
 800646c:	58025444 	.word	0x58025444
 8006470:	58025458 	.word	0x58025458
 8006474:	5802546c 	.word	0x5802546c
 8006478:	58025480 	.word	0x58025480
 800647c:	58025494 	.word	0x58025494
 8006480:	1600963f 	.word	0x1600963f
 8006484:	58025940 	.word	0x58025940
 8006488:	1000823f 	.word	0x1000823f
 800648c:	40020940 	.word	0x40020940

08006490 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006490:	b480      	push	{r7}
 8006492:	b089      	sub	sp, #36	@ 0x24
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800649a:	2300      	movs	r3, #0
 800649c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800649e:	4b89      	ldr	r3, [pc, #548]	@ (80066c4 <HAL_GPIO_Init+0x234>)
 80064a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80064a2:	e194      	b.n	80067ce <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	2101      	movs	r1, #1
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	fa01 f303 	lsl.w	r3, r1, r3
 80064b0:	4013      	ands	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	f000 8186 	beq.w	80067c8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	f003 0303 	and.w	r3, r3, #3
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d005      	beq.n	80064d4 <HAL_GPIO_Init+0x44>
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	f003 0303 	and.w	r3, r3, #3
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d130      	bne.n	8006536 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	005b      	lsls	r3, r3, #1
 80064de:	2203      	movs	r2, #3
 80064e0:	fa02 f303 	lsl.w	r3, r2, r3
 80064e4:	43db      	mvns	r3, r3
 80064e6:	69ba      	ldr	r2, [r7, #24]
 80064e8:	4013      	ands	r3, r2
 80064ea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	68da      	ldr	r2, [r3, #12]
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	fa02 f303 	lsl.w	r3, r2, r3
 80064f8:	69ba      	ldr	r2, [r7, #24]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	69ba      	ldr	r2, [r7, #24]
 8006502:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800650a:	2201      	movs	r2, #1
 800650c:	69fb      	ldr	r3, [r7, #28]
 800650e:	fa02 f303 	lsl.w	r3, r2, r3
 8006512:	43db      	mvns	r3, r3
 8006514:	69ba      	ldr	r2, [r7, #24]
 8006516:	4013      	ands	r3, r2
 8006518:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	091b      	lsrs	r3, r3, #4
 8006520:	f003 0201 	and.w	r2, r3, #1
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	fa02 f303 	lsl.w	r3, r2, r3
 800652a:	69ba      	ldr	r2, [r7, #24]
 800652c:	4313      	orrs	r3, r2
 800652e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	69ba      	ldr	r2, [r7, #24]
 8006534:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	f003 0303 	and.w	r3, r3, #3
 800653e:	2b03      	cmp	r3, #3
 8006540:	d017      	beq.n	8006572 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006548:	69fb      	ldr	r3, [r7, #28]
 800654a:	005b      	lsls	r3, r3, #1
 800654c:	2203      	movs	r2, #3
 800654e:	fa02 f303 	lsl.w	r3, r2, r3
 8006552:	43db      	mvns	r3, r3
 8006554:	69ba      	ldr	r2, [r7, #24]
 8006556:	4013      	ands	r3, r2
 8006558:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	689a      	ldr	r2, [r3, #8]
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	005b      	lsls	r3, r3, #1
 8006562:	fa02 f303 	lsl.w	r3, r2, r3
 8006566:	69ba      	ldr	r2, [r7, #24]
 8006568:	4313      	orrs	r3, r2
 800656a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	69ba      	ldr	r2, [r7, #24]
 8006570:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f003 0303 	and.w	r3, r3, #3
 800657a:	2b02      	cmp	r3, #2
 800657c:	d123      	bne.n	80065c6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	08da      	lsrs	r2, r3, #3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	3208      	adds	r2, #8
 8006586:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800658a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	f003 0307 	and.w	r3, r3, #7
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	220f      	movs	r2, #15
 8006596:	fa02 f303 	lsl.w	r3, r2, r3
 800659a:	43db      	mvns	r3, r3
 800659c:	69ba      	ldr	r2, [r7, #24]
 800659e:	4013      	ands	r3, r2
 80065a0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	691a      	ldr	r2, [r3, #16]
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	f003 0307 	and.w	r3, r3, #7
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	fa02 f303 	lsl.w	r3, r2, r3
 80065b2:	69ba      	ldr	r2, [r7, #24]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	08da      	lsrs	r2, r3, #3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	3208      	adds	r2, #8
 80065c0:	69b9      	ldr	r1, [r7, #24]
 80065c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	005b      	lsls	r3, r3, #1
 80065d0:	2203      	movs	r2, #3
 80065d2:	fa02 f303 	lsl.w	r3, r2, r3
 80065d6:	43db      	mvns	r3, r3
 80065d8:	69ba      	ldr	r2, [r7, #24]
 80065da:	4013      	ands	r3, r2
 80065dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	f003 0203 	and.w	r2, r3, #3
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	fa02 f303 	lsl.w	r3, r2, r3
 80065ee:	69ba      	ldr	r2, [r7, #24]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	69ba      	ldr	r2, [r7, #24]
 80065f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006602:	2b00      	cmp	r3, #0
 8006604:	f000 80e0 	beq.w	80067c8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006608:	4b2f      	ldr	r3, [pc, #188]	@ (80066c8 <HAL_GPIO_Init+0x238>)
 800660a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800660e:	4a2e      	ldr	r2, [pc, #184]	@ (80066c8 <HAL_GPIO_Init+0x238>)
 8006610:	f043 0302 	orr.w	r3, r3, #2
 8006614:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006618:	4b2b      	ldr	r3, [pc, #172]	@ (80066c8 <HAL_GPIO_Init+0x238>)
 800661a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800661e:	f003 0302 	and.w	r3, r3, #2
 8006622:	60fb      	str	r3, [r7, #12]
 8006624:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006626:	4a29      	ldr	r2, [pc, #164]	@ (80066cc <HAL_GPIO_Init+0x23c>)
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	089b      	lsrs	r3, r3, #2
 800662c:	3302      	adds	r3, #2
 800662e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006632:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	f003 0303 	and.w	r3, r3, #3
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	220f      	movs	r2, #15
 800663e:	fa02 f303 	lsl.w	r3, r2, r3
 8006642:	43db      	mvns	r3, r3
 8006644:	69ba      	ldr	r2, [r7, #24]
 8006646:	4013      	ands	r3, r2
 8006648:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a20      	ldr	r2, [pc, #128]	@ (80066d0 <HAL_GPIO_Init+0x240>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d052      	beq.n	80066f8 <HAL_GPIO_Init+0x268>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a1f      	ldr	r2, [pc, #124]	@ (80066d4 <HAL_GPIO_Init+0x244>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d031      	beq.n	80066be <HAL_GPIO_Init+0x22e>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a1e      	ldr	r2, [pc, #120]	@ (80066d8 <HAL_GPIO_Init+0x248>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d02b      	beq.n	80066ba <HAL_GPIO_Init+0x22a>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a1d      	ldr	r2, [pc, #116]	@ (80066dc <HAL_GPIO_Init+0x24c>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d025      	beq.n	80066b6 <HAL_GPIO_Init+0x226>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a1c      	ldr	r2, [pc, #112]	@ (80066e0 <HAL_GPIO_Init+0x250>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d01f      	beq.n	80066b2 <HAL_GPIO_Init+0x222>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a1b      	ldr	r2, [pc, #108]	@ (80066e4 <HAL_GPIO_Init+0x254>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d019      	beq.n	80066ae <HAL_GPIO_Init+0x21e>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a1a      	ldr	r2, [pc, #104]	@ (80066e8 <HAL_GPIO_Init+0x258>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d013      	beq.n	80066aa <HAL_GPIO_Init+0x21a>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a19      	ldr	r2, [pc, #100]	@ (80066ec <HAL_GPIO_Init+0x25c>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d00d      	beq.n	80066a6 <HAL_GPIO_Init+0x216>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a18      	ldr	r2, [pc, #96]	@ (80066f0 <HAL_GPIO_Init+0x260>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d007      	beq.n	80066a2 <HAL_GPIO_Init+0x212>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a17      	ldr	r2, [pc, #92]	@ (80066f4 <HAL_GPIO_Init+0x264>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d101      	bne.n	800669e <HAL_GPIO_Init+0x20e>
 800669a:	2309      	movs	r3, #9
 800669c:	e02d      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 800669e:	230a      	movs	r3, #10
 80066a0:	e02b      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 80066a2:	2308      	movs	r3, #8
 80066a4:	e029      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 80066a6:	2307      	movs	r3, #7
 80066a8:	e027      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 80066aa:	2306      	movs	r3, #6
 80066ac:	e025      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 80066ae:	2305      	movs	r3, #5
 80066b0:	e023      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 80066b2:	2304      	movs	r3, #4
 80066b4:	e021      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 80066b6:	2303      	movs	r3, #3
 80066b8:	e01f      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 80066ba:	2302      	movs	r3, #2
 80066bc:	e01d      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 80066be:	2301      	movs	r3, #1
 80066c0:	e01b      	b.n	80066fa <HAL_GPIO_Init+0x26a>
 80066c2:	bf00      	nop
 80066c4:	58000080 	.word	0x58000080
 80066c8:	58024400 	.word	0x58024400
 80066cc:	58000400 	.word	0x58000400
 80066d0:	58020000 	.word	0x58020000
 80066d4:	58020400 	.word	0x58020400
 80066d8:	58020800 	.word	0x58020800
 80066dc:	58020c00 	.word	0x58020c00
 80066e0:	58021000 	.word	0x58021000
 80066e4:	58021400 	.word	0x58021400
 80066e8:	58021800 	.word	0x58021800
 80066ec:	58021c00 	.word	0x58021c00
 80066f0:	58022000 	.word	0x58022000
 80066f4:	58022400 	.word	0x58022400
 80066f8:	2300      	movs	r3, #0
 80066fa:	69fa      	ldr	r2, [r7, #28]
 80066fc:	f002 0203 	and.w	r2, r2, #3
 8006700:	0092      	lsls	r2, r2, #2
 8006702:	4093      	lsls	r3, r2
 8006704:	69ba      	ldr	r2, [r7, #24]
 8006706:	4313      	orrs	r3, r2
 8006708:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800670a:	4938      	ldr	r1, [pc, #224]	@ (80067ec <HAL_GPIO_Init+0x35c>)
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	089b      	lsrs	r3, r3, #2
 8006710:	3302      	adds	r3, #2
 8006712:	69ba      	ldr	r2, [r7, #24]
 8006714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006718:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	43db      	mvns	r3, r3
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	4013      	ands	r3, r2
 8006728:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d003      	beq.n	800673e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006736:	69ba      	ldr	r2, [r7, #24]
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	4313      	orrs	r3, r2
 800673c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800673e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006746:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	43db      	mvns	r3, r3
 8006752:	69ba      	ldr	r2, [r7, #24]
 8006754:	4013      	ands	r3, r2
 8006756:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006760:	2b00      	cmp	r3, #0
 8006762:	d003      	beq.n	800676c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006764:	69ba      	ldr	r2, [r7, #24]
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	4313      	orrs	r3, r2
 800676a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800676c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	43db      	mvns	r3, r3
 800677e:	69ba      	ldr	r2, [r7, #24]
 8006780:	4013      	ands	r3, r2
 8006782:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d003      	beq.n	8006798 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006790:	69ba      	ldr	r2, [r7, #24]
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	4313      	orrs	r3, r2
 8006796:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	69ba      	ldr	r2, [r7, #24]
 800679c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	43db      	mvns	r3, r3
 80067a8:	69ba      	ldr	r2, [r7, #24]
 80067aa:	4013      	ands	r3, r2
 80067ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d003      	beq.n	80067c2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80067ba:	69ba      	ldr	r2, [r7, #24]
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	4313      	orrs	r3, r2
 80067c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	69ba      	ldr	r2, [r7, #24]
 80067c6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80067c8:	69fb      	ldr	r3, [r7, #28]
 80067ca:	3301      	adds	r3, #1
 80067cc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	fa22 f303 	lsr.w	r3, r2, r3
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f47f ae63 	bne.w	80064a4 <HAL_GPIO_Init+0x14>
  }
}
 80067de:	bf00      	nop
 80067e0:	bf00      	nop
 80067e2:	3724      	adds	r7, #36	@ 0x24
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr
 80067ec:	58000400 	.word	0x58000400

080067f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	460b      	mov	r3, r1
 80067fa:	807b      	strh	r3, [r7, #2]
 80067fc:	4613      	mov	r3, r2
 80067fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006800:	787b      	ldrb	r3, [r7, #1]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d003      	beq.n	800680e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006806:	887a      	ldrh	r2, [r7, #2]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800680c:	e003      	b.n	8006816 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800680e:	887b      	ldrh	r3, [r7, #2]
 8006810:	041a      	lsls	r2, r3, #16
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	619a      	str	r2, [r3, #24]
}
 8006816:	bf00      	nop
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr

08006822 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006822:	b580      	push	{r7, lr}
 8006824:	b082      	sub	sp, #8
 8006826:	af00      	add	r7, sp, #0
 8006828:	4603      	mov	r3, r0
 800682a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800682c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006830:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006834:	88fb      	ldrh	r3, [r7, #6]
 8006836:	4013      	ands	r3, r2
 8006838:	2b00      	cmp	r3, #0
 800683a:	d008      	beq.n	800684e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800683c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006840:	88fb      	ldrh	r3, [r7, #6]
 8006842:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006846:	88fb      	ldrh	r3, [r7, #6]
 8006848:	4618      	mov	r0, r3
 800684a:	f7fa fa9f 	bl	8000d8c <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800684e:	bf00      	nop
 8006850:	3708      	adds	r7, #8
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
	...

08006858 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006860:	4b19      	ldr	r3, [pc, #100]	@ (80068c8 <HAL_PWREx_ConfigSupply+0x70>)
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	f003 0304 	and.w	r3, r3, #4
 8006868:	2b04      	cmp	r3, #4
 800686a:	d00a      	beq.n	8006882 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800686c:	4b16      	ldr	r3, [pc, #88]	@ (80068c8 <HAL_PWREx_ConfigSupply+0x70>)
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	f003 0307 	and.w	r3, r3, #7
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	429a      	cmp	r2, r3
 8006878:	d001      	beq.n	800687e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e01f      	b.n	80068be <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800687e:	2300      	movs	r3, #0
 8006880:	e01d      	b.n	80068be <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006882:	4b11      	ldr	r3, [pc, #68]	@ (80068c8 <HAL_PWREx_ConfigSupply+0x70>)
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	f023 0207 	bic.w	r2, r3, #7
 800688a:	490f      	ldr	r1, [pc, #60]	@ (80068c8 <HAL_PWREx_ConfigSupply+0x70>)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4313      	orrs	r3, r2
 8006890:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006892:	f7fb fbd3 	bl	800203c <HAL_GetTick>
 8006896:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006898:	e009      	b.n	80068ae <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800689a:	f7fb fbcf 	bl	800203c <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80068a8:	d901      	bls.n	80068ae <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e007      	b.n	80068be <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80068ae:	4b06      	ldr	r3, [pc, #24]	@ (80068c8 <HAL_PWREx_ConfigSupply+0x70>)
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ba:	d1ee      	bne.n	800689a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80068bc:	2300      	movs	r3, #0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3710      	adds	r7, #16
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
 80068c6:	bf00      	nop
 80068c8:	58024800 	.word	0x58024800

080068cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b08c      	sub	sp, #48	@ 0x30
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d102      	bne.n	80068e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	f000 bc48 	b.w	8007170 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 0301 	and.w	r3, r3, #1
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 8088 	beq.w	80069fe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068ee:	4b99      	ldr	r3, [pc, #612]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80068f8:	4b96      	ldr	r3, [pc, #600]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 80068fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80068fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006900:	2b10      	cmp	r3, #16
 8006902:	d007      	beq.n	8006914 <HAL_RCC_OscConfig+0x48>
 8006904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006906:	2b18      	cmp	r3, #24
 8006908:	d111      	bne.n	800692e <HAL_RCC_OscConfig+0x62>
 800690a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800690c:	f003 0303 	and.w	r3, r3, #3
 8006910:	2b02      	cmp	r3, #2
 8006912:	d10c      	bne.n	800692e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006914:	4b8f      	ldr	r3, [pc, #572]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800691c:	2b00      	cmp	r3, #0
 800691e:	d06d      	beq.n	80069fc <HAL_RCC_OscConfig+0x130>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d169      	bne.n	80069fc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	f000 bc21 	b.w	8007170 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006936:	d106      	bne.n	8006946 <HAL_RCC_OscConfig+0x7a>
 8006938:	4b86      	ldr	r3, [pc, #536]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a85      	ldr	r2, [pc, #532]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 800693e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006942:	6013      	str	r3, [r2, #0]
 8006944:	e02e      	b.n	80069a4 <HAL_RCC_OscConfig+0xd8>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d10c      	bne.n	8006968 <HAL_RCC_OscConfig+0x9c>
 800694e:	4b81      	ldr	r3, [pc, #516]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a80      	ldr	r2, [pc, #512]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006954:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006958:	6013      	str	r3, [r2, #0]
 800695a:	4b7e      	ldr	r3, [pc, #504]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a7d      	ldr	r2, [pc, #500]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006960:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006964:	6013      	str	r3, [r2, #0]
 8006966:	e01d      	b.n	80069a4 <HAL_RCC_OscConfig+0xd8>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006970:	d10c      	bne.n	800698c <HAL_RCC_OscConfig+0xc0>
 8006972:	4b78      	ldr	r3, [pc, #480]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a77      	ldr	r2, [pc, #476]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006978:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800697c:	6013      	str	r3, [r2, #0]
 800697e:	4b75      	ldr	r3, [pc, #468]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a74      	ldr	r2, [pc, #464]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006984:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006988:	6013      	str	r3, [r2, #0]
 800698a:	e00b      	b.n	80069a4 <HAL_RCC_OscConfig+0xd8>
 800698c:	4b71      	ldr	r3, [pc, #452]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a70      	ldr	r2, [pc, #448]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006992:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006996:	6013      	str	r3, [r2, #0]
 8006998:	4b6e      	ldr	r3, [pc, #440]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a6d      	ldr	r2, [pc, #436]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 800699e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80069a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d013      	beq.n	80069d4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ac:	f7fb fb46 	bl	800203c <HAL_GetTick>
 80069b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80069b2:	e008      	b.n	80069c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069b4:	f7fb fb42 	bl	800203c <HAL_GetTick>
 80069b8:	4602      	mov	r2, r0
 80069ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	2b64      	cmp	r3, #100	@ 0x64
 80069c0:	d901      	bls.n	80069c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e3d4      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80069c6:	4b63      	ldr	r3, [pc, #396]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d0f0      	beq.n	80069b4 <HAL_RCC_OscConfig+0xe8>
 80069d2:	e014      	b.n	80069fe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069d4:	f7fb fb32 	bl	800203c <HAL_GetTick>
 80069d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80069da:	e008      	b.n	80069ee <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069dc:	f7fb fb2e 	bl	800203c <HAL_GetTick>
 80069e0:	4602      	mov	r2, r0
 80069e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	2b64      	cmp	r3, #100	@ 0x64
 80069e8:	d901      	bls.n	80069ee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e3c0      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80069ee:	4b59      	ldr	r3, [pc, #356]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1f0      	bne.n	80069dc <HAL_RCC_OscConfig+0x110>
 80069fa:	e000      	b.n	80069fe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f000 80ca 	beq.w	8006ba0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a0c:	4b51      	ldr	r3, [pc, #324]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006a0e:	691b      	ldr	r3, [r3, #16]
 8006a10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a14:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006a16:	4b4f      	ldr	r3, [pc, #316]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a1a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006a1c:	6a3b      	ldr	r3, [r7, #32]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d007      	beq.n	8006a32 <HAL_RCC_OscConfig+0x166>
 8006a22:	6a3b      	ldr	r3, [r7, #32]
 8006a24:	2b18      	cmp	r3, #24
 8006a26:	d156      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x20a>
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	f003 0303 	and.w	r3, r3, #3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d151      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a32:	4b48      	ldr	r3, [pc, #288]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0304 	and.w	r3, r3, #4
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d005      	beq.n	8006a4a <HAL_RCC_OscConfig+0x17e>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68db      	ldr	r3, [r3, #12]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d101      	bne.n	8006a4a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e392      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006a4a:	4b42      	ldr	r3, [pc, #264]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f023 0219 	bic.w	r2, r3, #25
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	493f      	ldr	r1, [pc, #252]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a5c:	f7fb faee 	bl	800203c <HAL_GetTick>
 8006a60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a62:	e008      	b.n	8006a76 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a64:	f7fb faea 	bl	800203c <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d901      	bls.n	8006a76 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	e37c      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a76:	4b37      	ldr	r3, [pc, #220]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0304 	and.w	r3, r3, #4
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d0f0      	beq.n	8006a64 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a82:	f7fb fae7 	bl	8002054 <HAL_GetREVID>
 8006a86:	4603      	mov	r3, r0
 8006a88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d817      	bhi.n	8006ac0 <HAL_RCC_OscConfig+0x1f4>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	2b40      	cmp	r3, #64	@ 0x40
 8006a96:	d108      	bne.n	8006aaa <HAL_RCC_OscConfig+0x1de>
 8006a98:	4b2e      	ldr	r3, [pc, #184]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006aa0:	4a2c      	ldr	r2, [pc, #176]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006aa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006aa6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006aa8:	e07a      	b.n	8006ba0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006aaa:	4b2a      	ldr	r3, [pc, #168]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	031b      	lsls	r3, r3, #12
 8006ab8:	4926      	ldr	r1, [pc, #152]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006abe:	e06f      	b.n	8006ba0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ac0:	4b24      	ldr	r3, [pc, #144]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	061b      	lsls	r3, r3, #24
 8006ace:	4921      	ldr	r1, [pc, #132]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ad4:	e064      	b.n	8006ba0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d047      	beq.n	8006b6e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006ade:	4b1d      	ldr	r3, [pc, #116]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f023 0219 	bic.w	r2, r3, #25
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	491a      	ldr	r1, [pc, #104]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006af0:	f7fb faa4 	bl	800203c <HAL_GetTick>
 8006af4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006af6:	e008      	b.n	8006b0a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006af8:	f7fb faa0 	bl	800203c <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	d901      	bls.n	8006b0a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e332      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006b0a:	4b12      	ldr	r3, [pc, #72]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 0304 	and.w	r3, r3, #4
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d0f0      	beq.n	8006af8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b16:	f7fb fa9d 	bl	8002054 <HAL_GetREVID>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d819      	bhi.n	8006b58 <HAL_RCC_OscConfig+0x28c>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	2b40      	cmp	r3, #64	@ 0x40
 8006b2a:	d108      	bne.n	8006b3e <HAL_RCC_OscConfig+0x272>
 8006b2c:	4b09      	ldr	r3, [pc, #36]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006b34:	4a07      	ldr	r2, [pc, #28]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006b36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b3a:	6053      	str	r3, [r2, #4]
 8006b3c:	e030      	b.n	8006ba0 <HAL_RCC_OscConfig+0x2d4>
 8006b3e:	4b05      	ldr	r3, [pc, #20]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	031b      	lsls	r3, r3, #12
 8006b4c:	4901      	ldr	r1, [pc, #4]	@ (8006b54 <HAL_RCC_OscConfig+0x288>)
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	604b      	str	r3, [r1, #4]
 8006b52:	e025      	b.n	8006ba0 <HAL_RCC_OscConfig+0x2d4>
 8006b54:	58024400 	.word	0x58024400
 8006b58:	4b9a      	ldr	r3, [pc, #616]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	061b      	lsls	r3, r3, #24
 8006b66:	4997      	ldr	r1, [pc, #604]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	604b      	str	r3, [r1, #4]
 8006b6c:	e018      	b.n	8006ba0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b6e:	4b95      	ldr	r3, [pc, #596]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a94      	ldr	r2, [pc, #592]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006b74:	f023 0301 	bic.w	r3, r3, #1
 8006b78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b7a:	f7fb fa5f 	bl	800203c <HAL_GetTick>
 8006b7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006b80:	e008      	b.n	8006b94 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b82:	f7fb fa5b 	bl	800203c <HAL_GetTick>
 8006b86:	4602      	mov	r2, r0
 8006b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	2b02      	cmp	r3, #2
 8006b8e:	d901      	bls.n	8006b94 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006b90:	2303      	movs	r3, #3
 8006b92:	e2ed      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006b94:	4b8b      	ldr	r3, [pc, #556]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0304 	and.w	r3, r3, #4
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1f0      	bne.n	8006b82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0310 	and.w	r3, r3, #16
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f000 80a9 	beq.w	8006d00 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bae:	4b85      	ldr	r3, [pc, #532]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006bb0:	691b      	ldr	r3, [r3, #16]
 8006bb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bb6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006bb8:	4b82      	ldr	r3, [pc, #520]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bbc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	2b08      	cmp	r3, #8
 8006bc2:	d007      	beq.n	8006bd4 <HAL_RCC_OscConfig+0x308>
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	2b18      	cmp	r3, #24
 8006bc8:	d13a      	bne.n	8006c40 <HAL_RCC_OscConfig+0x374>
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	f003 0303 	and.w	r3, r3, #3
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d135      	bne.n	8006c40 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006bd4:	4b7b      	ldr	r3, [pc, #492]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d005      	beq.n	8006bec <HAL_RCC_OscConfig+0x320>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	69db      	ldr	r3, [r3, #28]
 8006be4:	2b80      	cmp	r3, #128	@ 0x80
 8006be6:	d001      	beq.n	8006bec <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e2c1      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006bec:	f7fb fa32 	bl	8002054 <HAL_GetREVID>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d817      	bhi.n	8006c2a <HAL_RCC_OscConfig+0x35e>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	2b20      	cmp	r3, #32
 8006c00:	d108      	bne.n	8006c14 <HAL_RCC_OscConfig+0x348>
 8006c02:	4b70      	ldr	r3, [pc, #448]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006c0a:	4a6e      	ldr	r2, [pc, #440]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c10:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006c12:	e075      	b.n	8006d00 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006c14:	4b6b      	ldr	r3, [pc, #428]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a1b      	ldr	r3, [r3, #32]
 8006c20:	069b      	lsls	r3, r3, #26
 8006c22:	4968      	ldr	r1, [pc, #416]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c24:	4313      	orrs	r3, r2
 8006c26:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006c28:	e06a      	b.n	8006d00 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006c2a:	4b66      	ldr	r3, [pc, #408]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6a1b      	ldr	r3, [r3, #32]
 8006c36:	061b      	lsls	r3, r3, #24
 8006c38:	4962      	ldr	r1, [pc, #392]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006c3e:	e05f      	b.n	8006d00 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	69db      	ldr	r3, [r3, #28]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d042      	beq.n	8006cce <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006c48:	4b5e      	ldr	r3, [pc, #376]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a5d      	ldr	r2, [pc, #372]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c54:	f7fb f9f2 	bl	800203c <HAL_GetTick>
 8006c58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006c5a:	e008      	b.n	8006c6e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006c5c:	f7fb f9ee 	bl	800203c <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	d901      	bls.n	8006c6e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	e280      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006c6e:	4b55      	ldr	r3, [pc, #340]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d0f0      	beq.n	8006c5c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006c7a:	f7fb f9eb 	bl	8002054 <HAL_GetREVID>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d817      	bhi.n	8006cb8 <HAL_RCC_OscConfig+0x3ec>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6a1b      	ldr	r3, [r3, #32]
 8006c8c:	2b20      	cmp	r3, #32
 8006c8e:	d108      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x3d6>
 8006c90:	4b4c      	ldr	r3, [pc, #304]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006c98:	4a4a      	ldr	r2, [pc, #296]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006c9a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c9e:	6053      	str	r3, [r2, #4]
 8006ca0:	e02e      	b.n	8006d00 <HAL_RCC_OscConfig+0x434>
 8006ca2:	4b48      	ldr	r3, [pc, #288]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6a1b      	ldr	r3, [r3, #32]
 8006cae:	069b      	lsls	r3, r3, #26
 8006cb0:	4944      	ldr	r1, [pc, #272]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	604b      	str	r3, [r1, #4]
 8006cb6:	e023      	b.n	8006d00 <HAL_RCC_OscConfig+0x434>
 8006cb8:	4b42      	ldr	r3, [pc, #264]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6a1b      	ldr	r3, [r3, #32]
 8006cc4:	061b      	lsls	r3, r3, #24
 8006cc6:	493f      	ldr	r1, [pc, #252]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	60cb      	str	r3, [r1, #12]
 8006ccc:	e018      	b.n	8006d00 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006cce:	4b3d      	ldr	r3, [pc, #244]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a3c      	ldr	r2, [pc, #240]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006cd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cda:	f7fb f9af 	bl	800203c <HAL_GetTick>
 8006cde:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006ce0:	e008      	b.n	8006cf4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006ce2:	f7fb f9ab 	bl	800203c <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d901      	bls.n	8006cf4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e23d      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006cf4:	4b33      	ldr	r3, [pc, #204]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d1f0      	bne.n	8006ce2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0308 	and.w	r3, r3, #8
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d036      	beq.n	8006d7a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	695b      	ldr	r3, [r3, #20]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d019      	beq.n	8006d48 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d14:	4b2b      	ldr	r3, [pc, #172]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006d16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d18:	4a2a      	ldr	r2, [pc, #168]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006d1a:	f043 0301 	orr.w	r3, r3, #1
 8006d1e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d20:	f7fb f98c 	bl	800203c <HAL_GetTick>
 8006d24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006d26:	e008      	b.n	8006d3a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d28:	f7fb f988 	bl	800203c <HAL_GetTick>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d901      	bls.n	8006d3a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006d36:	2303      	movs	r3, #3
 8006d38:	e21a      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006d3a:	4b22      	ldr	r3, [pc, #136]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006d3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d3e:	f003 0302 	and.w	r3, r3, #2
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d0f0      	beq.n	8006d28 <HAL_RCC_OscConfig+0x45c>
 8006d46:	e018      	b.n	8006d7a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d48:	4b1e      	ldr	r3, [pc, #120]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006d4e:	f023 0301 	bic.w	r3, r3, #1
 8006d52:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d54:	f7fb f972 	bl	800203c <HAL_GetTick>
 8006d58:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006d5a:	e008      	b.n	8006d6e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d5c:	f7fb f96e 	bl	800203c <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d901      	bls.n	8006d6e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e200      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006d6e:	4b15      	ldr	r3, [pc, #84]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d72:	f003 0302 	and.w	r3, r3, #2
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1f0      	bne.n	8006d5c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0320 	and.w	r3, r3, #32
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d039      	beq.n	8006dfa <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d01c      	beq.n	8006dc8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a0c      	ldr	r2, [pc, #48]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006d94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006d98:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006d9a:	f7fb f94f 	bl	800203c <HAL_GetTick>
 8006d9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006da0:	e008      	b.n	8006db4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006da2:	f7fb f94b 	bl	800203c <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d901      	bls.n	8006db4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e1dd      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006db4:	4b03      	ldr	r3, [pc, #12]	@ (8006dc4 <HAL_RCC_OscConfig+0x4f8>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d0f0      	beq.n	8006da2 <HAL_RCC_OscConfig+0x4d6>
 8006dc0:	e01b      	b.n	8006dfa <HAL_RCC_OscConfig+0x52e>
 8006dc2:	bf00      	nop
 8006dc4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006dc8:	4b9b      	ldr	r3, [pc, #620]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a9a      	ldr	r2, [pc, #616]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006dce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dd2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006dd4:	f7fb f932 	bl	800203c <HAL_GetTick>
 8006dd8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006dda:	e008      	b.n	8006dee <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ddc:	f7fb f92e 	bl	800203c <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d901      	bls.n	8006dee <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e1c0      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006dee:	4b92      	ldr	r3, [pc, #584]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1f0      	bne.n	8006ddc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f003 0304 	and.w	r3, r3, #4
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	f000 8081 	beq.w	8006f0a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006e08:	4b8c      	ldr	r3, [pc, #560]	@ (800703c <HAL_RCC_OscConfig+0x770>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a8b      	ldr	r2, [pc, #556]	@ (800703c <HAL_RCC_OscConfig+0x770>)
 8006e0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e14:	f7fb f912 	bl	800203c <HAL_GetTick>
 8006e18:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006e1a:	e008      	b.n	8006e2e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e1c:	f7fb f90e 	bl	800203c <HAL_GetTick>
 8006e20:	4602      	mov	r2, r0
 8006e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e24:	1ad3      	subs	r3, r2, r3
 8006e26:	2b64      	cmp	r3, #100	@ 0x64
 8006e28:	d901      	bls.n	8006e2e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e1a0      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006e2e:	4b83      	ldr	r3, [pc, #524]	@ (800703c <HAL_RCC_OscConfig+0x770>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d0f0      	beq.n	8006e1c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d106      	bne.n	8006e50 <HAL_RCC_OscConfig+0x584>
 8006e42:	4b7d      	ldr	r3, [pc, #500]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e46:	4a7c      	ldr	r2, [pc, #496]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e48:	f043 0301 	orr.w	r3, r3, #1
 8006e4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e4e:	e02d      	b.n	8006eac <HAL_RCC_OscConfig+0x5e0>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d10c      	bne.n	8006e72 <HAL_RCC_OscConfig+0x5a6>
 8006e58:	4b77      	ldr	r3, [pc, #476]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e5c:	4a76      	ldr	r2, [pc, #472]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e5e:	f023 0301 	bic.w	r3, r3, #1
 8006e62:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e64:	4b74      	ldr	r3, [pc, #464]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e68:	4a73      	ldr	r2, [pc, #460]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e6a:	f023 0304 	bic.w	r3, r3, #4
 8006e6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e70:	e01c      	b.n	8006eac <HAL_RCC_OscConfig+0x5e0>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	2b05      	cmp	r3, #5
 8006e78:	d10c      	bne.n	8006e94 <HAL_RCC_OscConfig+0x5c8>
 8006e7a:	4b6f      	ldr	r3, [pc, #444]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e7e:	4a6e      	ldr	r2, [pc, #440]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e80:	f043 0304 	orr.w	r3, r3, #4
 8006e84:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e86:	4b6c      	ldr	r3, [pc, #432]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e8a:	4a6b      	ldr	r2, [pc, #428]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e8c:	f043 0301 	orr.w	r3, r3, #1
 8006e90:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e92:	e00b      	b.n	8006eac <HAL_RCC_OscConfig+0x5e0>
 8006e94:	4b68      	ldr	r3, [pc, #416]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e98:	4a67      	ldr	r2, [pc, #412]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006e9a:	f023 0301 	bic.w	r3, r3, #1
 8006e9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ea0:	4b65      	ldr	r3, [pc, #404]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ea4:	4a64      	ldr	r2, [pc, #400]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006ea6:	f023 0304 	bic.w	r3, r3, #4
 8006eaa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d015      	beq.n	8006ee0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006eb4:	f7fb f8c2 	bl	800203c <HAL_GetTick>
 8006eb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006eba:	e00a      	b.n	8006ed2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ebc:	f7fb f8be 	bl	800203c <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d901      	bls.n	8006ed2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006ece:	2303      	movs	r3, #3
 8006ed0:	e14e      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006ed2:	4b59      	ldr	r3, [pc, #356]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ed6:	f003 0302 	and.w	r3, r3, #2
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d0ee      	beq.n	8006ebc <HAL_RCC_OscConfig+0x5f0>
 8006ede:	e014      	b.n	8006f0a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ee0:	f7fb f8ac 	bl	800203c <HAL_GetTick>
 8006ee4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006ee6:	e00a      	b.n	8006efe <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ee8:	f7fb f8a8 	bl	800203c <HAL_GetTick>
 8006eec:	4602      	mov	r2, r0
 8006eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d901      	bls.n	8006efe <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006efa:	2303      	movs	r3, #3
 8006efc:	e138      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006efe:	4b4e      	ldr	r3, [pc, #312]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f02:	f003 0302 	and.w	r3, r3, #2
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d1ee      	bne.n	8006ee8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	f000 812d 	beq.w	800716e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006f14:	4b48      	ldr	r3, [pc, #288]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f1c:	2b18      	cmp	r3, #24
 8006f1e:	f000 80bd 	beq.w	800709c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	f040 809e 	bne.w	8007068 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f2c:	4b42      	ldr	r3, [pc, #264]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a41      	ldr	r2, [pc, #260]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006f32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f38:	f7fb f880 	bl	800203c <HAL_GetTick>
 8006f3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006f3e:	e008      	b.n	8006f52 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f40:	f7fb f87c 	bl	800203c <HAL_GetTick>
 8006f44:	4602      	mov	r2, r0
 8006f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d901      	bls.n	8006f52 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e10e      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006f52:	4b39      	ldr	r3, [pc, #228]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d1f0      	bne.n	8006f40 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f5e:	4b36      	ldr	r3, [pc, #216]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006f60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f62:	4b37      	ldr	r3, [pc, #220]	@ (8007040 <HAL_RCC_OscConfig+0x774>)
 8006f64:	4013      	ands	r3, r2
 8006f66:	687a      	ldr	r2, [r7, #4]
 8006f68:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006f6e:	0112      	lsls	r2, r2, #4
 8006f70:	430a      	orrs	r2, r1
 8006f72:	4931      	ldr	r1, [pc, #196]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006f74:	4313      	orrs	r3, r2
 8006f76:	628b      	str	r3, [r1, #40]	@ 0x28
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f86:	3b01      	subs	r3, #1
 8006f88:	025b      	lsls	r3, r3, #9
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	431a      	orrs	r2, r3
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f92:	3b01      	subs	r3, #1
 8006f94:	041b      	lsls	r3, r3, #16
 8006f96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006f9a:	431a      	orrs	r2, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fa0:	3b01      	subs	r3, #1
 8006fa2:	061b      	lsls	r3, r3, #24
 8006fa4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006fa8:	4923      	ldr	r1, [pc, #140]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006faa:	4313      	orrs	r3, r2
 8006fac:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006fae:	4b22      	ldr	r3, [pc, #136]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb2:	4a21      	ldr	r2, [pc, #132]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006fb4:	f023 0301 	bic.w	r3, r3, #1
 8006fb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006fba:	4b1f      	ldr	r3, [pc, #124]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006fbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006fbe:	4b21      	ldr	r3, [pc, #132]	@ (8007044 <HAL_RCC_OscConfig+0x778>)
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006fc6:	00d2      	lsls	r2, r2, #3
 8006fc8:	491b      	ldr	r1, [pc, #108]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006fce:	4b1a      	ldr	r3, [pc, #104]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd2:	f023 020c 	bic.w	r2, r3, #12
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fda:	4917      	ldr	r1, [pc, #92]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006fe0:	4b15      	ldr	r3, [pc, #84]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe4:	f023 0202 	bic.w	r2, r3, #2
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fec:	4912      	ldr	r1, [pc, #72]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006ff2:	4b11      	ldr	r3, [pc, #68]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff6:	4a10      	ldr	r2, [pc, #64]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8006ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ffc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8007000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007002:	4a0d      	ldr	r2, [pc, #52]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8007004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007008:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800700a:	4b0b      	ldr	r3, [pc, #44]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 800700c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800700e:	4a0a      	ldr	r2, [pc, #40]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8007010:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007014:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007016:	4b08      	ldr	r3, [pc, #32]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8007018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800701a:	4a07      	ldr	r2, [pc, #28]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 800701c:	f043 0301 	orr.w	r3, r3, #1
 8007020:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007022:	4b05      	ldr	r3, [pc, #20]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a04      	ldr	r2, [pc, #16]	@ (8007038 <HAL_RCC_OscConfig+0x76c>)
 8007028:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800702c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800702e:	f7fb f805 	bl	800203c <HAL_GetTick>
 8007032:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007034:	e011      	b.n	800705a <HAL_RCC_OscConfig+0x78e>
 8007036:	bf00      	nop
 8007038:	58024400 	.word	0x58024400
 800703c:	58024800 	.word	0x58024800
 8007040:	fffffc0c 	.word	0xfffffc0c
 8007044:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007048:	f7fa fff8 	bl	800203c <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	2b02      	cmp	r3, #2
 8007054:	d901      	bls.n	800705a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8007056:	2303      	movs	r3, #3
 8007058:	e08a      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800705a:	4b47      	ldr	r3, [pc, #284]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0f0      	beq.n	8007048 <HAL_RCC_OscConfig+0x77c>
 8007066:	e082      	b.n	800716e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007068:	4b43      	ldr	r3, [pc, #268]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a42      	ldr	r2, [pc, #264]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 800706e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007072:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007074:	f7fa ffe2 	bl	800203c <HAL_GetTick>
 8007078:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800707a:	e008      	b.n	800708e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800707c:	f7fa ffde 	bl	800203c <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	2b02      	cmp	r3, #2
 8007088:	d901      	bls.n	800708e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e070      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800708e:	4b3a      	ldr	r3, [pc, #232]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1f0      	bne.n	800707c <HAL_RCC_OscConfig+0x7b0>
 800709a:	e068      	b.n	800716e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800709c:	4b36      	ldr	r3, [pc, #216]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 800709e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80070a2:	4b35      	ldr	r3, [pc, #212]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 80070a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d031      	beq.n	8007114 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	f003 0203 	and.w	r2, r3, #3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d12a      	bne.n	8007114 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	091b      	lsrs	r3, r3, #4
 80070c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d122      	bne.n	8007114 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80070da:	429a      	cmp	r2, r3
 80070dc:	d11a      	bne.n	8007114 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	0a5b      	lsrs	r3, r3, #9
 80070e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070ea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d111      	bne.n	8007114 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	0c1b      	lsrs	r3, r3, #16
 80070f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80070fe:	429a      	cmp	r2, r3
 8007100:	d108      	bne.n	8007114 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	0e1b      	lsrs	r3, r3, #24
 8007106:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800710e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007110:	429a      	cmp	r2, r3
 8007112:	d001      	beq.n	8007118 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	e02b      	b.n	8007170 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007118:	4b17      	ldr	r3, [pc, #92]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 800711a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800711c:	08db      	lsrs	r3, r3, #3
 800711e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007122:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	429a      	cmp	r2, r3
 800712c:	d01f      	beq.n	800716e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800712e:	4b12      	ldr	r3, [pc, #72]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 8007130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007132:	4a11      	ldr	r2, [pc, #68]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 8007134:	f023 0301 	bic.w	r3, r3, #1
 8007138:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800713a:	f7fa ff7f 	bl	800203c <HAL_GetTick>
 800713e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007140:	bf00      	nop
 8007142:	f7fa ff7b 	bl	800203c <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714a:	4293      	cmp	r3, r2
 800714c:	d0f9      	beq.n	8007142 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800714e:	4b0a      	ldr	r3, [pc, #40]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 8007150:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007152:	4b0a      	ldr	r3, [pc, #40]	@ (800717c <HAL_RCC_OscConfig+0x8b0>)
 8007154:	4013      	ands	r3, r2
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800715a:	00d2      	lsls	r2, r2, #3
 800715c:	4906      	ldr	r1, [pc, #24]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 800715e:	4313      	orrs	r3, r2
 8007160:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8007162:	4b05      	ldr	r3, [pc, #20]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 8007164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007166:	4a04      	ldr	r2, [pc, #16]	@ (8007178 <HAL_RCC_OscConfig+0x8ac>)
 8007168:	f043 0301 	orr.w	r3, r3, #1
 800716c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3730      	adds	r7, #48	@ 0x30
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	58024400 	.word	0x58024400
 800717c:	ffff0007 	.word	0xffff0007

08007180 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b086      	sub	sp, #24
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d101      	bne.n	8007194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e19c      	b.n	80074ce <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007194:	4b8a      	ldr	r3, [pc, #552]	@ (80073c0 <HAL_RCC_ClockConfig+0x240>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 030f 	and.w	r3, r3, #15
 800719c:	683a      	ldr	r2, [r7, #0]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d910      	bls.n	80071c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071a2:	4b87      	ldr	r3, [pc, #540]	@ (80073c0 <HAL_RCC_ClockConfig+0x240>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f023 020f 	bic.w	r2, r3, #15
 80071aa:	4985      	ldr	r1, [pc, #532]	@ (80073c0 <HAL_RCC_ClockConfig+0x240>)
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071b2:	4b83      	ldr	r3, [pc, #524]	@ (80073c0 <HAL_RCC_ClockConfig+0x240>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f003 030f 	and.w	r3, r3, #15
 80071ba:	683a      	ldr	r2, [r7, #0]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d001      	beq.n	80071c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e184      	b.n	80074ce <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0304 	and.w	r3, r3, #4
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d010      	beq.n	80071f2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	691a      	ldr	r2, [r3, #16]
 80071d4:	4b7b      	ldr	r3, [pc, #492]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80071dc:	429a      	cmp	r2, r3
 80071de:	d908      	bls.n	80071f2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80071e0:	4b78      	ldr	r3, [pc, #480]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 80071e2:	699b      	ldr	r3, [r3, #24]
 80071e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	4975      	ldr	r1, [pc, #468]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 80071ee:	4313      	orrs	r3, r2
 80071f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 0308 	and.w	r3, r3, #8
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d010      	beq.n	8007220 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	695a      	ldr	r2, [r3, #20]
 8007202:	4b70      	ldr	r3, [pc, #448]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800720a:	429a      	cmp	r2, r3
 800720c:	d908      	bls.n	8007220 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800720e:	4b6d      	ldr	r3, [pc, #436]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007210:	69db      	ldr	r3, [r3, #28]
 8007212:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	695b      	ldr	r3, [r3, #20]
 800721a:	496a      	ldr	r1, [pc, #424]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 800721c:	4313      	orrs	r3, r2
 800721e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0310 	and.w	r3, r3, #16
 8007228:	2b00      	cmp	r3, #0
 800722a:	d010      	beq.n	800724e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	699a      	ldr	r2, [r3, #24]
 8007230:	4b64      	ldr	r3, [pc, #400]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007232:	69db      	ldr	r3, [r3, #28]
 8007234:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007238:	429a      	cmp	r2, r3
 800723a:	d908      	bls.n	800724e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800723c:	4b61      	ldr	r3, [pc, #388]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 800723e:	69db      	ldr	r3, [r3, #28]
 8007240:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	699b      	ldr	r3, [r3, #24]
 8007248:	495e      	ldr	r1, [pc, #376]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 800724a:	4313      	orrs	r3, r2
 800724c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 0320 	and.w	r3, r3, #32
 8007256:	2b00      	cmp	r3, #0
 8007258:	d010      	beq.n	800727c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	69da      	ldr	r2, [r3, #28]
 800725e:	4b59      	ldr	r3, [pc, #356]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007260:	6a1b      	ldr	r3, [r3, #32]
 8007262:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007266:	429a      	cmp	r2, r3
 8007268:	d908      	bls.n	800727c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800726a:	4b56      	ldr	r3, [pc, #344]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 800726c:	6a1b      	ldr	r3, [r3, #32]
 800726e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	69db      	ldr	r3, [r3, #28]
 8007276:	4953      	ldr	r1, [pc, #332]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007278:	4313      	orrs	r3, r2
 800727a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 0302 	and.w	r3, r3, #2
 8007284:	2b00      	cmp	r3, #0
 8007286:	d010      	beq.n	80072aa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	68da      	ldr	r2, [r3, #12]
 800728c:	4b4d      	ldr	r3, [pc, #308]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 800728e:	699b      	ldr	r3, [r3, #24]
 8007290:	f003 030f 	and.w	r3, r3, #15
 8007294:	429a      	cmp	r2, r3
 8007296:	d908      	bls.n	80072aa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007298:	4b4a      	ldr	r3, [pc, #296]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	f023 020f 	bic.w	r2, r3, #15
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	4947      	ldr	r1, [pc, #284]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d055      	beq.n	8007362 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80072b6:	4b43      	ldr	r3, [pc, #268]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 80072b8:	699b      	ldr	r3, [r3, #24]
 80072ba:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	4940      	ldr	r1, [pc, #256]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	2b02      	cmp	r3, #2
 80072ce:	d107      	bne.n	80072e0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80072d0:	4b3c      	ldr	r3, [pc, #240]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d121      	bne.n	8007320 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	e0f6      	b.n	80074ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	2b03      	cmp	r3, #3
 80072e6:	d107      	bne.n	80072f8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80072e8:	4b36      	ldr	r3, [pc, #216]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d115      	bne.n	8007320 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e0ea      	b.n	80074ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d107      	bne.n	8007310 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007300:	4b30      	ldr	r3, [pc, #192]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007308:	2b00      	cmp	r3, #0
 800730a:	d109      	bne.n	8007320 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e0de      	b.n	80074ce <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007310:	4b2c      	ldr	r3, [pc, #176]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 0304 	and.w	r3, r3, #4
 8007318:	2b00      	cmp	r3, #0
 800731a:	d101      	bne.n	8007320 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	e0d6      	b.n	80074ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007320:	4b28      	ldr	r3, [pc, #160]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007322:	691b      	ldr	r3, [r3, #16]
 8007324:	f023 0207 	bic.w	r2, r3, #7
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	4925      	ldr	r1, [pc, #148]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 800732e:	4313      	orrs	r3, r2
 8007330:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007332:	f7fa fe83 	bl	800203c <HAL_GetTick>
 8007336:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007338:	e00a      	b.n	8007350 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800733a:	f7fa fe7f 	bl	800203c <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007348:	4293      	cmp	r3, r2
 800734a:	d901      	bls.n	8007350 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800734c:	2303      	movs	r3, #3
 800734e:	e0be      	b.n	80074ce <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007350:	4b1c      	ldr	r3, [pc, #112]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	00db      	lsls	r3, r3, #3
 800735e:	429a      	cmp	r2, r3
 8007360:	d1eb      	bne.n	800733a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 0302 	and.w	r3, r3, #2
 800736a:	2b00      	cmp	r3, #0
 800736c:	d010      	beq.n	8007390 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	68da      	ldr	r2, [r3, #12]
 8007372:	4b14      	ldr	r3, [pc, #80]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	f003 030f 	and.w	r3, r3, #15
 800737a:	429a      	cmp	r2, r3
 800737c:	d208      	bcs.n	8007390 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800737e:	4b11      	ldr	r3, [pc, #68]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 8007380:	699b      	ldr	r3, [r3, #24]
 8007382:	f023 020f 	bic.w	r2, r3, #15
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	490e      	ldr	r1, [pc, #56]	@ (80073c4 <HAL_RCC_ClockConfig+0x244>)
 800738c:	4313      	orrs	r3, r2
 800738e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007390:	4b0b      	ldr	r3, [pc, #44]	@ (80073c0 <HAL_RCC_ClockConfig+0x240>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 030f 	and.w	r3, r3, #15
 8007398:	683a      	ldr	r2, [r7, #0]
 800739a:	429a      	cmp	r2, r3
 800739c:	d214      	bcs.n	80073c8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800739e:	4b08      	ldr	r3, [pc, #32]	@ (80073c0 <HAL_RCC_ClockConfig+0x240>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f023 020f 	bic.w	r2, r3, #15
 80073a6:	4906      	ldr	r1, [pc, #24]	@ (80073c0 <HAL_RCC_ClockConfig+0x240>)
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073ae:	4b04      	ldr	r3, [pc, #16]	@ (80073c0 <HAL_RCC_ClockConfig+0x240>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 030f 	and.w	r3, r3, #15
 80073b6:	683a      	ldr	r2, [r7, #0]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d005      	beq.n	80073c8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e086      	b.n	80074ce <HAL_RCC_ClockConfig+0x34e>
 80073c0:	52002000 	.word	0x52002000
 80073c4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f003 0304 	and.w	r3, r3, #4
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d010      	beq.n	80073f6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	691a      	ldr	r2, [r3, #16]
 80073d8:	4b3f      	ldr	r3, [pc, #252]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 80073da:	699b      	ldr	r3, [r3, #24]
 80073dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d208      	bcs.n	80073f6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80073e4:	4b3c      	ldr	r3, [pc, #240]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	4939      	ldr	r1, [pc, #228]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 80073f2:	4313      	orrs	r3, r2
 80073f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 0308 	and.w	r3, r3, #8
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d010      	beq.n	8007424 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	695a      	ldr	r2, [r3, #20]
 8007406:	4b34      	ldr	r3, [pc, #208]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 8007408:	69db      	ldr	r3, [r3, #28]
 800740a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800740e:	429a      	cmp	r2, r3
 8007410:	d208      	bcs.n	8007424 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007412:	4b31      	ldr	r3, [pc, #196]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 8007414:	69db      	ldr	r3, [r3, #28]
 8007416:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	492e      	ldr	r1, [pc, #184]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 8007420:	4313      	orrs	r3, r2
 8007422:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0310 	and.w	r3, r3, #16
 800742c:	2b00      	cmp	r3, #0
 800742e:	d010      	beq.n	8007452 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	699a      	ldr	r2, [r3, #24]
 8007434:	4b28      	ldr	r3, [pc, #160]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 8007436:	69db      	ldr	r3, [r3, #28]
 8007438:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800743c:	429a      	cmp	r2, r3
 800743e:	d208      	bcs.n	8007452 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007440:	4b25      	ldr	r3, [pc, #148]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 8007442:	69db      	ldr	r3, [r3, #28]
 8007444:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	699b      	ldr	r3, [r3, #24]
 800744c:	4922      	ldr	r1, [pc, #136]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 800744e:	4313      	orrs	r3, r2
 8007450:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 0320 	and.w	r3, r3, #32
 800745a:	2b00      	cmp	r3, #0
 800745c:	d010      	beq.n	8007480 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	69da      	ldr	r2, [r3, #28]
 8007462:	4b1d      	ldr	r3, [pc, #116]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 8007464:	6a1b      	ldr	r3, [r3, #32]
 8007466:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800746a:	429a      	cmp	r2, r3
 800746c:	d208      	bcs.n	8007480 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800746e:	4b1a      	ldr	r3, [pc, #104]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	69db      	ldr	r3, [r3, #28]
 800747a:	4917      	ldr	r1, [pc, #92]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 800747c:	4313      	orrs	r3, r2
 800747e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007480:	f000 f834 	bl	80074ec <HAL_RCC_GetSysClockFreq>
 8007484:	4602      	mov	r2, r0
 8007486:	4b14      	ldr	r3, [pc, #80]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	0a1b      	lsrs	r3, r3, #8
 800748c:	f003 030f 	and.w	r3, r3, #15
 8007490:	4912      	ldr	r1, [pc, #72]	@ (80074dc <HAL_RCC_ClockConfig+0x35c>)
 8007492:	5ccb      	ldrb	r3, [r1, r3]
 8007494:	f003 031f 	and.w	r3, r3, #31
 8007498:	fa22 f303 	lsr.w	r3, r2, r3
 800749c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800749e:	4b0e      	ldr	r3, [pc, #56]	@ (80074d8 <HAL_RCC_ClockConfig+0x358>)
 80074a0:	699b      	ldr	r3, [r3, #24]
 80074a2:	f003 030f 	and.w	r3, r3, #15
 80074a6:	4a0d      	ldr	r2, [pc, #52]	@ (80074dc <HAL_RCC_ClockConfig+0x35c>)
 80074a8:	5cd3      	ldrb	r3, [r2, r3]
 80074aa:	f003 031f 	and.w	r3, r3, #31
 80074ae:	693a      	ldr	r2, [r7, #16]
 80074b0:	fa22 f303 	lsr.w	r3, r2, r3
 80074b4:	4a0a      	ldr	r2, [pc, #40]	@ (80074e0 <HAL_RCC_ClockConfig+0x360>)
 80074b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80074b8:	4a0a      	ldr	r2, [pc, #40]	@ (80074e4 <HAL_RCC_ClockConfig+0x364>)
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80074be:	4b0a      	ldr	r3, [pc, #40]	@ (80074e8 <HAL_RCC_ClockConfig+0x368>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4618      	mov	r0, r3
 80074c4:	f7f9 fe20 	bl	8001108 <HAL_InitTick>
 80074c8:	4603      	mov	r3, r0
 80074ca:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80074cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3718      	adds	r7, #24
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	58024400 	.word	0x58024400
 80074dc:	08013ff8 	.word	0x08013ff8
 80074e0:	24000004 	.word	0x24000004
 80074e4:	24000000 	.word	0x24000000
 80074e8:	24000008 	.word	0x24000008

080074ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b089      	sub	sp, #36	@ 0x24
 80074f0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80074f2:	4bb3      	ldr	r3, [pc, #716]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80074fa:	2b18      	cmp	r3, #24
 80074fc:	f200 8155 	bhi.w	80077aa <HAL_RCC_GetSysClockFreq+0x2be>
 8007500:	a201      	add	r2, pc, #4	@ (adr r2, 8007508 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007506:	bf00      	nop
 8007508:	0800756d 	.word	0x0800756d
 800750c:	080077ab 	.word	0x080077ab
 8007510:	080077ab 	.word	0x080077ab
 8007514:	080077ab 	.word	0x080077ab
 8007518:	080077ab 	.word	0x080077ab
 800751c:	080077ab 	.word	0x080077ab
 8007520:	080077ab 	.word	0x080077ab
 8007524:	080077ab 	.word	0x080077ab
 8007528:	08007593 	.word	0x08007593
 800752c:	080077ab 	.word	0x080077ab
 8007530:	080077ab 	.word	0x080077ab
 8007534:	080077ab 	.word	0x080077ab
 8007538:	080077ab 	.word	0x080077ab
 800753c:	080077ab 	.word	0x080077ab
 8007540:	080077ab 	.word	0x080077ab
 8007544:	080077ab 	.word	0x080077ab
 8007548:	08007599 	.word	0x08007599
 800754c:	080077ab 	.word	0x080077ab
 8007550:	080077ab 	.word	0x080077ab
 8007554:	080077ab 	.word	0x080077ab
 8007558:	080077ab 	.word	0x080077ab
 800755c:	080077ab 	.word	0x080077ab
 8007560:	080077ab 	.word	0x080077ab
 8007564:	080077ab 	.word	0x080077ab
 8007568:	0800759f 	.word	0x0800759f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800756c:	4b94      	ldr	r3, [pc, #592]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 0320 	and.w	r3, r3, #32
 8007574:	2b00      	cmp	r3, #0
 8007576:	d009      	beq.n	800758c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007578:	4b91      	ldr	r3, [pc, #580]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	08db      	lsrs	r3, r3, #3
 800757e:	f003 0303 	and.w	r3, r3, #3
 8007582:	4a90      	ldr	r2, [pc, #576]	@ (80077c4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007584:	fa22 f303 	lsr.w	r3, r2, r3
 8007588:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800758a:	e111      	b.n	80077b0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800758c:	4b8d      	ldr	r3, [pc, #564]	@ (80077c4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800758e:	61bb      	str	r3, [r7, #24]
      break;
 8007590:	e10e      	b.n	80077b0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007592:	4b8d      	ldr	r3, [pc, #564]	@ (80077c8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007594:	61bb      	str	r3, [r7, #24]
      break;
 8007596:	e10b      	b.n	80077b0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007598:	4b8c      	ldr	r3, [pc, #560]	@ (80077cc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800759a:	61bb      	str	r3, [r7, #24]
      break;
 800759c:	e108      	b.n	80077b0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800759e:	4b88      	ldr	r3, [pc, #544]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a2:	f003 0303 	and.w	r3, r3, #3
 80075a6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80075a8:	4b85      	ldr	r3, [pc, #532]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ac:	091b      	lsrs	r3, r3, #4
 80075ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075b2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80075b4:	4b82      	ldr	r3, [pc, #520]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80075be:	4b80      	ldr	r3, [pc, #512]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075c2:	08db      	lsrs	r3, r3, #3
 80075c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	fb02 f303 	mul.w	r3, r2, r3
 80075ce:	ee07 3a90 	vmov	s15, r3
 80075d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075d6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	f000 80e1 	beq.w	80077a4 <HAL_RCC_GetSysClockFreq+0x2b8>
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	f000 8083 	beq.w	80076f0 <HAL_RCC_GetSysClockFreq+0x204>
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	f200 80a1 	bhi.w	8007734 <HAL_RCC_GetSysClockFreq+0x248>
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d003      	beq.n	8007600 <HAL_RCC_GetSysClockFreq+0x114>
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d056      	beq.n	80076ac <HAL_RCC_GetSysClockFreq+0x1c0>
 80075fe:	e099      	b.n	8007734 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007600:	4b6f      	ldr	r3, [pc, #444]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0320 	and.w	r3, r3, #32
 8007608:	2b00      	cmp	r3, #0
 800760a:	d02d      	beq.n	8007668 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800760c:	4b6c      	ldr	r3, [pc, #432]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	08db      	lsrs	r3, r3, #3
 8007612:	f003 0303 	and.w	r3, r3, #3
 8007616:	4a6b      	ldr	r2, [pc, #428]	@ (80077c4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007618:	fa22 f303 	lsr.w	r3, r2, r3
 800761c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	ee07 3a90 	vmov	s15, r3
 8007624:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	ee07 3a90 	vmov	s15, r3
 800762e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007636:	4b62      	ldr	r3, [pc, #392]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800763a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800763e:	ee07 3a90 	vmov	s15, r3
 8007642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007646:	ed97 6a02 	vldr	s12, [r7, #8]
 800764a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80077d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800764e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800765a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800765e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007662:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007666:	e087      	b.n	8007778 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	ee07 3a90 	vmov	s15, r3
 800766e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007672:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80077d4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800767a:	4b51      	ldr	r3, [pc, #324]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800767c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800767e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007682:	ee07 3a90 	vmov	s15, r3
 8007686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800768a:	ed97 6a02 	vldr	s12, [r7, #8]
 800768e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80077d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800769a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800769e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80076aa:	e065      	b.n	8007778 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	ee07 3a90 	vmov	s15, r3
 80076b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076b6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80077d8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80076ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076be:	4b40      	ldr	r3, [pc, #256]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80076c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076c6:	ee07 3a90 	vmov	s15, r3
 80076ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80076d2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80077d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80076d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80076ee:	e043      	b.n	8007778 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	ee07 3a90 	vmov	s15, r3
 80076f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076fa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80077dc <HAL_RCC_GetSysClockFreq+0x2f0>
 80076fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007702:	4b2f      	ldr	r3, [pc, #188]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800770a:	ee07 3a90 	vmov	s15, r3
 800770e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007712:	ed97 6a02 	vldr	s12, [r7, #8]
 8007716:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80077d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800771a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800771e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800772a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800772e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007732:	e021      	b.n	8007778 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	ee07 3a90 	vmov	s15, r3
 800773a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800773e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80077d8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007746:	4b1e      	ldr	r3, [pc, #120]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800774a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800774e:	ee07 3a90 	vmov	s15, r3
 8007752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007756:	ed97 6a02 	vldr	s12, [r7, #8]
 800775a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80077d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800775e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800776a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800776e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007772:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007776:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007778:	4b11      	ldr	r3, [pc, #68]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800777a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800777c:	0a5b      	lsrs	r3, r3, #9
 800777e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007782:	3301      	adds	r3, #1
 8007784:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	ee07 3a90 	vmov	s15, r3
 800778c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007790:	edd7 6a07 	vldr	s13, [r7, #28]
 8007794:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007798:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800779c:	ee17 3a90 	vmov	r3, s15
 80077a0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80077a2:	e005      	b.n	80077b0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80077a4:	2300      	movs	r3, #0
 80077a6:	61bb      	str	r3, [r7, #24]
      break;
 80077a8:	e002      	b.n	80077b0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80077aa:	4b07      	ldr	r3, [pc, #28]	@ (80077c8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80077ac:	61bb      	str	r3, [r7, #24]
      break;
 80077ae:	bf00      	nop
  }

  return sysclockfreq;
 80077b0:	69bb      	ldr	r3, [r7, #24]
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3724      	adds	r7, #36	@ 0x24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	58024400 	.word	0x58024400
 80077c4:	03d09000 	.word	0x03d09000
 80077c8:	003d0900 	.word	0x003d0900
 80077cc:	007a1200 	.word	0x007a1200
 80077d0:	46000000 	.word	0x46000000
 80077d4:	4c742400 	.word	0x4c742400
 80077d8:	4a742400 	.word	0x4a742400
 80077dc:	4af42400 	.word	0x4af42400

080077e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80077e6:	f7ff fe81 	bl	80074ec <HAL_RCC_GetSysClockFreq>
 80077ea:	4602      	mov	r2, r0
 80077ec:	4b10      	ldr	r3, [pc, #64]	@ (8007830 <HAL_RCC_GetHCLKFreq+0x50>)
 80077ee:	699b      	ldr	r3, [r3, #24]
 80077f0:	0a1b      	lsrs	r3, r3, #8
 80077f2:	f003 030f 	and.w	r3, r3, #15
 80077f6:	490f      	ldr	r1, [pc, #60]	@ (8007834 <HAL_RCC_GetHCLKFreq+0x54>)
 80077f8:	5ccb      	ldrb	r3, [r1, r3]
 80077fa:	f003 031f 	and.w	r3, r3, #31
 80077fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007802:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007804:	4b0a      	ldr	r3, [pc, #40]	@ (8007830 <HAL_RCC_GetHCLKFreq+0x50>)
 8007806:	699b      	ldr	r3, [r3, #24]
 8007808:	f003 030f 	and.w	r3, r3, #15
 800780c:	4a09      	ldr	r2, [pc, #36]	@ (8007834 <HAL_RCC_GetHCLKFreq+0x54>)
 800780e:	5cd3      	ldrb	r3, [r2, r3]
 8007810:	f003 031f 	and.w	r3, r3, #31
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	fa22 f303 	lsr.w	r3, r2, r3
 800781a:	4a07      	ldr	r2, [pc, #28]	@ (8007838 <HAL_RCC_GetHCLKFreq+0x58>)
 800781c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800781e:	4a07      	ldr	r2, [pc, #28]	@ (800783c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007824:	4b04      	ldr	r3, [pc, #16]	@ (8007838 <HAL_RCC_GetHCLKFreq+0x58>)
 8007826:	681b      	ldr	r3, [r3, #0]
}
 8007828:	4618      	mov	r0, r3
 800782a:	3708      	adds	r7, #8
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	58024400 	.word	0x58024400
 8007834:	08013ff8 	.word	0x08013ff8
 8007838:	24000004 	.word	0x24000004
 800783c:	24000000 	.word	0x24000000

08007840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007844:	f7ff ffcc 	bl	80077e0 <HAL_RCC_GetHCLKFreq>
 8007848:	4602      	mov	r2, r0
 800784a:	4b06      	ldr	r3, [pc, #24]	@ (8007864 <HAL_RCC_GetPCLK1Freq+0x24>)
 800784c:	69db      	ldr	r3, [r3, #28]
 800784e:	091b      	lsrs	r3, r3, #4
 8007850:	f003 0307 	and.w	r3, r3, #7
 8007854:	4904      	ldr	r1, [pc, #16]	@ (8007868 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007856:	5ccb      	ldrb	r3, [r1, r3]
 8007858:	f003 031f 	and.w	r3, r3, #31
 800785c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007860:	4618      	mov	r0, r3
 8007862:	bd80      	pop	{r7, pc}
 8007864:	58024400 	.word	0x58024400
 8007868:	08013ff8 	.word	0x08013ff8

0800786c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007870:	f7ff ffb6 	bl	80077e0 <HAL_RCC_GetHCLKFreq>
 8007874:	4602      	mov	r2, r0
 8007876:	4b06      	ldr	r3, [pc, #24]	@ (8007890 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007878:	69db      	ldr	r3, [r3, #28]
 800787a:	0a1b      	lsrs	r3, r3, #8
 800787c:	f003 0307 	and.w	r3, r3, #7
 8007880:	4904      	ldr	r1, [pc, #16]	@ (8007894 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007882:	5ccb      	ldrb	r3, [r1, r3]
 8007884:	f003 031f 	and.w	r3, r3, #31
 8007888:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800788c:	4618      	mov	r0, r3
 800788e:	bd80      	pop	{r7, pc}
 8007890:	58024400 	.word	0x58024400
 8007894:	08013ff8 	.word	0x08013ff8

08007898 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	223f      	movs	r2, #63	@ 0x3f
 80078a6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80078a8:	4b1a      	ldr	r3, [pc, #104]	@ (8007914 <HAL_RCC_GetClockConfig+0x7c>)
 80078aa:	691b      	ldr	r3, [r3, #16]
 80078ac:	f003 0207 	and.w	r2, r3, #7
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80078b4:	4b17      	ldr	r3, [pc, #92]	@ (8007914 <HAL_RCC_GetClockConfig+0x7c>)
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80078c0:	4b14      	ldr	r3, [pc, #80]	@ (8007914 <HAL_RCC_GetClockConfig+0x7c>)
 80078c2:	699b      	ldr	r3, [r3, #24]
 80078c4:	f003 020f 	and.w	r2, r3, #15
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80078cc:	4b11      	ldr	r3, [pc, #68]	@ (8007914 <HAL_RCC_GetClockConfig+0x7c>)
 80078ce:	699b      	ldr	r3, [r3, #24]
 80078d0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80078d8:	4b0e      	ldr	r3, [pc, #56]	@ (8007914 <HAL_RCC_GetClockConfig+0x7c>)
 80078da:	69db      	ldr	r3, [r3, #28]
 80078dc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80078e4:	4b0b      	ldr	r3, [pc, #44]	@ (8007914 <HAL_RCC_GetClockConfig+0x7c>)
 80078e6:	69db      	ldr	r3, [r3, #28]
 80078e8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80078f0:	4b08      	ldr	r3, [pc, #32]	@ (8007914 <HAL_RCC_GetClockConfig+0x7c>)
 80078f2:	6a1b      	ldr	r3, [r3, #32]
 80078f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80078fc:	4b06      	ldr	r3, [pc, #24]	@ (8007918 <HAL_RCC_GetClockConfig+0x80>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 020f 	and.w	r2, r3, #15
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	601a      	str	r2, [r3, #0]
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	58024400 	.word	0x58024400
 8007918:	52002000 	.word	0x52002000

0800791c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800791c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007920:	b0ca      	sub	sp, #296	@ 0x128
 8007922:	af00      	add	r7, sp, #0
 8007924:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007928:	2300      	movs	r3, #0
 800792a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800792e:	2300      	movs	r3, #0
 8007930:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800793c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007940:	2500      	movs	r5, #0
 8007942:	ea54 0305 	orrs.w	r3, r4, r5
 8007946:	d049      	beq.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800794c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800794e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007952:	d02f      	beq.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007954:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007958:	d828      	bhi.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800795a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800795e:	d01a      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007960:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007964:	d822      	bhi.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007966:	2b00      	cmp	r3, #0
 8007968:	d003      	beq.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800796a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800796e:	d007      	beq.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007970:	e01c      	b.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007972:	4bb8      	ldr	r3, [pc, #736]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007976:	4ab7      	ldr	r2, [pc, #732]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007978:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800797c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800797e:	e01a      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007984:	3308      	adds	r3, #8
 8007986:	2102      	movs	r1, #2
 8007988:	4618      	mov	r0, r3
 800798a:	f002 fb61 	bl	800a050 <RCCEx_PLL2_Config>
 800798e:	4603      	mov	r3, r0
 8007990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007994:	e00f      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800799a:	3328      	adds	r3, #40	@ 0x28
 800799c:	2102      	movs	r1, #2
 800799e:	4618      	mov	r0, r3
 80079a0:	f002 fc08 	bl	800a1b4 <RCCEx_PLL3_Config>
 80079a4:	4603      	mov	r3, r0
 80079a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80079aa:	e004      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079b2:	e000      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80079b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10a      	bne.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80079be:	4ba5      	ldr	r3, [pc, #660]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079c2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80079c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80079cc:	4aa1      	ldr	r2, [pc, #644]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079ce:	430b      	orrs	r3, r1
 80079d0:	6513      	str	r3, [r2, #80]	@ 0x50
 80079d2:	e003      	b.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80079dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80079e8:	f04f 0900 	mov.w	r9, #0
 80079ec:	ea58 0309 	orrs.w	r3, r8, r9
 80079f0:	d047      	beq.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80079f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079f8:	2b04      	cmp	r3, #4
 80079fa:	d82a      	bhi.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80079fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007a04 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80079fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a02:	bf00      	nop
 8007a04:	08007a19 	.word	0x08007a19
 8007a08:	08007a27 	.word	0x08007a27
 8007a0c:	08007a3d 	.word	0x08007a3d
 8007a10:	08007a5b 	.word	0x08007a5b
 8007a14:	08007a5b 	.word	0x08007a5b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a18:	4b8e      	ldr	r3, [pc, #568]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a1c:	4a8d      	ldr	r2, [pc, #564]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007a24:	e01a      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a2a:	3308      	adds	r3, #8
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f002 fb0e 	bl	800a050 <RCCEx_PLL2_Config>
 8007a34:	4603      	mov	r3, r0
 8007a36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007a3a:	e00f      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a40:	3328      	adds	r3, #40	@ 0x28
 8007a42:	2100      	movs	r1, #0
 8007a44:	4618      	mov	r0, r3
 8007a46:	f002 fbb5 	bl	800a1b4 <RCCEx_PLL3_Config>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007a50:	e004      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a58:	e000      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007a5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d10a      	bne.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a64:	4b7b      	ldr	r3, [pc, #492]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a68:	f023 0107 	bic.w	r1, r3, #7
 8007a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a72:	4a78      	ldr	r2, [pc, #480]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a74:	430b      	orrs	r3, r1
 8007a76:	6513      	str	r3, [r2, #80]	@ 0x50
 8007a78:	e003      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a8a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8007a8e:	f04f 0b00 	mov.w	fp, #0
 8007a92:	ea5a 030b 	orrs.w	r3, sl, fp
 8007a96:	d04c      	beq.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007aa2:	d030      	beq.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007aa4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007aa8:	d829      	bhi.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007aaa:	2bc0      	cmp	r3, #192	@ 0xc0
 8007aac:	d02d      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8007aae:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ab0:	d825      	bhi.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007ab2:	2b80      	cmp	r3, #128	@ 0x80
 8007ab4:	d018      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007ab6:	2b80      	cmp	r3, #128	@ 0x80
 8007ab8:	d821      	bhi.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d002      	beq.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8007abe:	2b40      	cmp	r3, #64	@ 0x40
 8007ac0:	d007      	beq.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007ac2:	e01c      	b.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ac4:	4b63      	ldr	r3, [pc, #396]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ac8:	4a62      	ldr	r2, [pc, #392]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007aca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ace:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007ad0:	e01c      	b.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ad6:	3308      	adds	r3, #8
 8007ad8:	2100      	movs	r1, #0
 8007ada:	4618      	mov	r0, r3
 8007adc:	f002 fab8 	bl	800a050 <RCCEx_PLL2_Config>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007ae6:	e011      	b.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aec:	3328      	adds	r3, #40	@ 0x28
 8007aee:	2100      	movs	r1, #0
 8007af0:	4618      	mov	r0, r3
 8007af2:	f002 fb5f 	bl	800a1b4 <RCCEx_PLL3_Config>
 8007af6:	4603      	mov	r3, r0
 8007af8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007afc:	e006      	b.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b04:	e002      	b.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007b06:	bf00      	nop
 8007b08:	e000      	b.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007b0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d10a      	bne.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007b14:	4b4f      	ldr	r3, [pc, #316]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b18:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b22:	4a4c      	ldr	r2, [pc, #304]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b24:	430b      	orrs	r3, r1
 8007b26:	6513      	str	r3, [r2, #80]	@ 0x50
 8007b28:	e003      	b.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007b3e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007b42:	2300      	movs	r3, #0
 8007b44:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007b48:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007b4c:	460b      	mov	r3, r1
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	d053      	beq.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b56:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007b5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007b5e:	d035      	beq.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007b60:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007b64:	d82e      	bhi.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007b66:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007b6a:	d031      	beq.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007b6c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007b70:	d828      	bhi.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007b72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b76:	d01a      	beq.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007b78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b7c:	d822      	bhi.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d003      	beq.n	8007b8a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007b82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b86:	d007      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007b88:	e01c      	b.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b8a:	4b32      	ldr	r3, [pc, #200]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b8e:	4a31      	ldr	r2, [pc, #196]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007b96:	e01c      	b.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b9c:	3308      	adds	r3, #8
 8007b9e:	2100      	movs	r1, #0
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f002 fa55 	bl	800a050 <RCCEx_PLL2_Config>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007bac:	e011      	b.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bb2:	3328      	adds	r3, #40	@ 0x28
 8007bb4:	2100      	movs	r1, #0
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f002 fafc 	bl	800a1b4 <RCCEx_PLL3_Config>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007bc2:	e006      	b.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bca:	e002      	b.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007bcc:	bf00      	nop
 8007bce:	e000      	b.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007bd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d10b      	bne.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007bda:	4b1e      	ldr	r3, [pc, #120]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bde:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007be6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007bea:	4a1a      	ldr	r2, [pc, #104]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007bec:	430b      	orrs	r3, r1
 8007bee:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bf0:	e003      	b.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c02:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007c06:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007c10:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007c14:	460b      	mov	r3, r1
 8007c16:	4313      	orrs	r3, r2
 8007c18:	d056      	beq.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007c22:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007c26:	d038      	beq.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007c28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007c2c:	d831      	bhi.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007c2e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007c32:	d034      	beq.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007c34:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007c38:	d82b      	bhi.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007c3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c3e:	d01d      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007c40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c44:	d825      	bhi.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d006      	beq.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007c4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007c4e:	d00a      	beq.n	8007c66 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007c50:	e01f      	b.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007c52:	bf00      	nop
 8007c54:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c58:	4ba2      	ldr	r3, [pc, #648]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5c:	4aa1      	ldr	r2, [pc, #644]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c64:	e01c      	b.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c6a:	3308      	adds	r3, #8
 8007c6c:	2100      	movs	r1, #0
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f002 f9ee 	bl	800a050 <RCCEx_PLL2_Config>
 8007c74:	4603      	mov	r3, r0
 8007c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007c7a:	e011      	b.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c80:	3328      	adds	r3, #40	@ 0x28
 8007c82:	2100      	movs	r1, #0
 8007c84:	4618      	mov	r0, r3
 8007c86:	f002 fa95 	bl	800a1b4 <RCCEx_PLL3_Config>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c90:	e006      	b.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c98:	e002      	b.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007c9a:	bf00      	nop
 8007c9c:	e000      	b.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007c9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10b      	bne.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007ca8:	4b8e      	ldr	r3, [pc, #568]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cb4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007cb8:	4a8a      	ldr	r2, [pc, #552]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007cba:	430b      	orrs	r3, r1
 8007cbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8007cbe:	e003      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007cd4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007cd8:	2300      	movs	r3, #0
 8007cda:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007cde:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007ce2:	460b      	mov	r3, r1
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	d03a      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cee:	2b30      	cmp	r3, #48	@ 0x30
 8007cf0:	d01f      	beq.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007cf2:	2b30      	cmp	r3, #48	@ 0x30
 8007cf4:	d819      	bhi.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007cf6:	2b20      	cmp	r3, #32
 8007cf8:	d00c      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8007cfa:	2b20      	cmp	r3, #32
 8007cfc:	d815      	bhi.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d019      	beq.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007d02:	2b10      	cmp	r3, #16
 8007d04:	d111      	bne.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d06:	4b77      	ldr	r3, [pc, #476]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d0a:	4a76      	ldr	r2, [pc, #472]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007d12:	e011      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d18:	3308      	adds	r3, #8
 8007d1a:	2102      	movs	r1, #2
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f002 f997 	bl	800a050 <RCCEx_PLL2_Config>
 8007d22:	4603      	mov	r3, r0
 8007d24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007d28:	e006      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d30:	e002      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007d32:	bf00      	nop
 8007d34:	e000      	b.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007d36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10a      	bne.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007d40:	4b68      	ldr	r3, [pc, #416]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d44:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d4e:	4a65      	ldr	r2, [pc, #404]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d50:	430b      	orrs	r3, r1
 8007d52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007d54:	e003      	b.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d66:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007d6a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007d6e:	2300      	movs	r3, #0
 8007d70:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007d74:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007d78:	460b      	mov	r3, r1
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	d051      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d88:	d035      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007d8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d8e:	d82e      	bhi.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007d90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d94:	d031      	beq.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007d96:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d9a:	d828      	bhi.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007d9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007da0:	d01a      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007da6:	d822      	bhi.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d003      	beq.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007dac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007db0:	d007      	beq.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007db2:	e01c      	b.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007db4:	4b4b      	ldr	r3, [pc, #300]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db8:	4a4a      	ldr	r2, [pc, #296]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007dba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007dbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007dc0:	e01c      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc6:	3308      	adds	r3, #8
 8007dc8:	2100      	movs	r1, #0
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f002 f940 	bl	800a050 <RCCEx_PLL2_Config>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007dd6:	e011      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ddc:	3328      	adds	r3, #40	@ 0x28
 8007dde:	2100      	movs	r1, #0
 8007de0:	4618      	mov	r0, r3
 8007de2:	f002 f9e7 	bl	800a1b4 <RCCEx_PLL3_Config>
 8007de6:	4603      	mov	r3, r0
 8007de8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007dec:	e006      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007df4:	e002      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007df6:	bf00      	nop
 8007df8:	e000      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007dfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10a      	bne.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007e04:	4b37      	ldr	r3, [pc, #220]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e08:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e12:	4a34      	ldr	r2, [pc, #208]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e14:	430b      	orrs	r3, r1
 8007e16:	6513      	str	r3, [r2, #80]	@ 0x50
 8007e18:	e003      	b.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007e2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007e32:	2300      	movs	r3, #0
 8007e34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007e38:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007e3c:	460b      	mov	r3, r1
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	d056      	beq.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e4c:	d033      	beq.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007e4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e52:	d82c      	bhi.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007e54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007e58:	d02f      	beq.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007e5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007e5e:	d826      	bhi.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007e60:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007e64:	d02b      	beq.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007e66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007e6a:	d820      	bhi.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007e6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e70:	d012      	beq.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007e72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e76:	d81a      	bhi.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d022      	beq.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e80:	d115      	bne.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e86:	3308      	adds	r3, #8
 8007e88:	2101      	movs	r1, #1
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f002 f8e0 	bl	800a050 <RCCEx_PLL2_Config>
 8007e90:	4603      	mov	r3, r0
 8007e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007e96:	e015      	b.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e9c:	3328      	adds	r3, #40	@ 0x28
 8007e9e:	2101      	movs	r1, #1
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f002 f987 	bl	800a1b4 <RCCEx_PLL3_Config>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007eac:	e00a      	b.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007eb4:	e006      	b.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007eb6:	bf00      	nop
 8007eb8:	e004      	b.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007eba:	bf00      	nop
 8007ebc:	e002      	b.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007ebe:	bf00      	nop
 8007ec0:	e000      	b.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007ec2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ec4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d10d      	bne.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007ecc:	4b05      	ldr	r3, [pc, #20]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007ece:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ed0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ed8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007eda:	4a02      	ldr	r2, [pc, #8]	@ (8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007edc:	430b      	orrs	r3, r1
 8007ede:	6513      	str	r3, [r2, #80]	@ 0x50
 8007ee0:	e006      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007ee2:	bf00      	nop
 8007ee4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ee8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007eec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007efc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007f00:	2300      	movs	r3, #0
 8007f02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007f06:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007f0a:	460b      	mov	r3, r1
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	d055      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f14:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007f18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007f1c:	d033      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007f1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007f22:	d82c      	bhi.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007f24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f28:	d02f      	beq.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f2e:	d826      	bhi.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007f30:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007f34:	d02b      	beq.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007f36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007f3a:	d820      	bhi.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007f3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f40:	d012      	beq.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007f42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f46:	d81a      	bhi.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d022      	beq.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007f4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f50:	d115      	bne.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f56:	3308      	adds	r3, #8
 8007f58:	2101      	movs	r1, #1
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f002 f878 	bl	800a050 <RCCEx_PLL2_Config>
 8007f60:	4603      	mov	r3, r0
 8007f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007f66:	e015      	b.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f6c:	3328      	adds	r3, #40	@ 0x28
 8007f6e:	2101      	movs	r1, #1
 8007f70:	4618      	mov	r0, r3
 8007f72:	f002 f91f 	bl	800a1b4 <RCCEx_PLL3_Config>
 8007f76:	4603      	mov	r3, r0
 8007f78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007f7c:	e00a      	b.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f84:	e006      	b.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007f86:	bf00      	nop
 8007f88:	e004      	b.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007f8a:	bf00      	nop
 8007f8c:	e002      	b.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007f8e:	bf00      	nop
 8007f90:	e000      	b.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007f92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d10b      	bne.n	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007f9c:	4ba3      	ldr	r3, [pc, #652]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fa0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fa8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007fac:	4a9f      	ldr	r2, [pc, #636]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007fae:	430b      	orrs	r3, r1
 8007fb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fb2:	e003      	b.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007fc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007fcc:	2300      	movs	r3, #0
 8007fce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007fd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007fd6:	460b      	mov	r3, r1
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	d037      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fe2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fe6:	d00e      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007fe8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fec:	d816      	bhi.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d018      	beq.n	8008024 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007ff2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ff6:	d111      	bne.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ff8:	4b8c      	ldr	r3, [pc, #560]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ffc:	4a8b      	ldr	r2, [pc, #556]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ffe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008002:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008004:	e00f      	b.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800800a:	3308      	adds	r3, #8
 800800c:	2101      	movs	r1, #1
 800800e:	4618      	mov	r0, r3
 8008010:	f002 f81e 	bl	800a050 <RCCEx_PLL2_Config>
 8008014:	4603      	mov	r3, r0
 8008016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800801a:	e004      	b.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800801c:	2301      	movs	r3, #1
 800801e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008022:	e000      	b.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8008024:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800802a:	2b00      	cmp	r3, #0
 800802c:	d10a      	bne.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800802e:	4b7f      	ldr	r3, [pc, #508]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008030:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008032:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800803a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800803c:	4a7b      	ldr	r2, [pc, #492]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800803e:	430b      	orrs	r3, r1
 8008040:	6513      	str	r3, [r2, #80]	@ 0x50
 8008042:	e003      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008048:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800804c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008054:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008058:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800805c:	2300      	movs	r3, #0
 800805e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008062:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008066:	460b      	mov	r3, r1
 8008068:	4313      	orrs	r3, r2
 800806a:	d039      	beq.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800806c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008072:	2b03      	cmp	r3, #3
 8008074:	d81c      	bhi.n	80080b0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008076:	a201      	add	r2, pc, #4	@ (adr r2, 800807c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800807c:	080080b9 	.word	0x080080b9
 8008080:	0800808d 	.word	0x0800808d
 8008084:	0800809b 	.word	0x0800809b
 8008088:	080080b9 	.word	0x080080b9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800808c:	4b67      	ldr	r3, [pc, #412]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800808e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008090:	4a66      	ldr	r2, [pc, #408]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008092:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008096:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008098:	e00f      	b.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800809a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800809e:	3308      	adds	r3, #8
 80080a0:	2102      	movs	r1, #2
 80080a2:	4618      	mov	r0, r3
 80080a4:	f001 ffd4 	bl	800a050 <RCCEx_PLL2_Config>
 80080a8:	4603      	mov	r3, r0
 80080aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80080ae:	e004      	b.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80080b6:	e000      	b.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80080b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d10a      	bne.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80080c2:	4b5a      	ldr	r3, [pc, #360]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080c6:	f023 0103 	bic.w	r1, r3, #3
 80080ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080d0:	4a56      	ldr	r2, [pc, #344]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080d2:	430b      	orrs	r3, r1
 80080d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080d6:	e003      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80080e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80080ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80080f0:	2300      	movs	r3, #0
 80080f2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80080f6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80080fa:	460b      	mov	r3, r1
 80080fc:	4313      	orrs	r3, r2
 80080fe:	f000 809f 	beq.w	8008240 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008102:	4b4b      	ldr	r3, [pc, #300]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a4a      	ldr	r2, [pc, #296]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800810c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800810e:	f7f9 ff95 	bl	800203c <HAL_GetTick>
 8008112:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008116:	e00b      	b.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008118:	f7f9 ff90 	bl	800203c <HAL_GetTick>
 800811c:	4602      	mov	r2, r0
 800811e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008122:	1ad3      	subs	r3, r2, r3
 8008124:	2b64      	cmp	r3, #100	@ 0x64
 8008126:	d903      	bls.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800812e:	e005      	b.n	800813c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008130:	4b3f      	ldr	r3, [pc, #252]	@ (8008230 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008138:	2b00      	cmp	r3, #0
 800813a:	d0ed      	beq.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800813c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008140:	2b00      	cmp	r3, #0
 8008142:	d179      	bne.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008144:	4b39      	ldr	r3, [pc, #228]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008146:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800814c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008150:	4053      	eors	r3, r2
 8008152:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008156:	2b00      	cmp	r3, #0
 8008158:	d015      	beq.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800815a:	4b34      	ldr	r3, [pc, #208]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800815c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800815e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008162:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008166:	4b31      	ldr	r3, [pc, #196]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800816a:	4a30      	ldr	r2, [pc, #192]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800816c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008170:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008172:	4b2e      	ldr	r3, [pc, #184]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008176:	4a2d      	ldr	r2, [pc, #180]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008178:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800817c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800817e:	4a2b      	ldr	r2, [pc, #172]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008180:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008184:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800818a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800818e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008192:	d118      	bne.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008194:	f7f9 ff52 	bl	800203c <HAL_GetTick>
 8008198:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800819c:	e00d      	b.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800819e:	f7f9 ff4d 	bl	800203c <HAL_GetTick>
 80081a2:	4602      	mov	r2, r0
 80081a4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80081a8:	1ad2      	subs	r2, r2, r3
 80081aa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d903      	bls.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80081b2:	2303      	movs	r3, #3
 80081b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80081b8:	e005      	b.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80081ba:	4b1c      	ldr	r3, [pc, #112]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081be:	f003 0302 	and.w	r3, r3, #2
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d0eb      	beq.n	800819e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80081c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d129      	bne.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80081d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081de:	d10e      	bne.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80081e0:	4b12      	ldr	r3, [pc, #72]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081e2:	691b      	ldr	r3, [r3, #16]
 80081e4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80081e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80081f0:	091a      	lsrs	r2, r3, #4
 80081f2:	4b10      	ldr	r3, [pc, #64]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80081f4:	4013      	ands	r3, r2
 80081f6:	4a0d      	ldr	r2, [pc, #52]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081f8:	430b      	orrs	r3, r1
 80081fa:	6113      	str	r3, [r2, #16]
 80081fc:	e005      	b.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80081fe:	4b0b      	ldr	r3, [pc, #44]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008200:	691b      	ldr	r3, [r3, #16]
 8008202:	4a0a      	ldr	r2, [pc, #40]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008204:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008208:	6113      	str	r3, [r2, #16]
 800820a:	4b08      	ldr	r3, [pc, #32]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800820c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800820e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008212:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008216:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800821a:	4a04      	ldr	r2, [pc, #16]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800821c:	430b      	orrs	r3, r1
 800821e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008220:	e00e      	b.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008226:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800822a:	e009      	b.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800822c:	58024400 	.word	0x58024400
 8008230:	58024800 	.word	0x58024800
 8008234:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008238:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800823c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008248:	f002 0301 	and.w	r3, r2, #1
 800824c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008250:	2300      	movs	r3, #0
 8008252:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008256:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800825a:	460b      	mov	r3, r1
 800825c:	4313      	orrs	r3, r2
 800825e:	f000 8089 	beq.w	8008374 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008266:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008268:	2b28      	cmp	r3, #40	@ 0x28
 800826a:	d86b      	bhi.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800826c:	a201      	add	r2, pc, #4	@ (adr r2, 8008274 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800826e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008272:	bf00      	nop
 8008274:	0800834d 	.word	0x0800834d
 8008278:	08008345 	.word	0x08008345
 800827c:	08008345 	.word	0x08008345
 8008280:	08008345 	.word	0x08008345
 8008284:	08008345 	.word	0x08008345
 8008288:	08008345 	.word	0x08008345
 800828c:	08008345 	.word	0x08008345
 8008290:	08008345 	.word	0x08008345
 8008294:	08008319 	.word	0x08008319
 8008298:	08008345 	.word	0x08008345
 800829c:	08008345 	.word	0x08008345
 80082a0:	08008345 	.word	0x08008345
 80082a4:	08008345 	.word	0x08008345
 80082a8:	08008345 	.word	0x08008345
 80082ac:	08008345 	.word	0x08008345
 80082b0:	08008345 	.word	0x08008345
 80082b4:	0800832f 	.word	0x0800832f
 80082b8:	08008345 	.word	0x08008345
 80082bc:	08008345 	.word	0x08008345
 80082c0:	08008345 	.word	0x08008345
 80082c4:	08008345 	.word	0x08008345
 80082c8:	08008345 	.word	0x08008345
 80082cc:	08008345 	.word	0x08008345
 80082d0:	08008345 	.word	0x08008345
 80082d4:	0800834d 	.word	0x0800834d
 80082d8:	08008345 	.word	0x08008345
 80082dc:	08008345 	.word	0x08008345
 80082e0:	08008345 	.word	0x08008345
 80082e4:	08008345 	.word	0x08008345
 80082e8:	08008345 	.word	0x08008345
 80082ec:	08008345 	.word	0x08008345
 80082f0:	08008345 	.word	0x08008345
 80082f4:	0800834d 	.word	0x0800834d
 80082f8:	08008345 	.word	0x08008345
 80082fc:	08008345 	.word	0x08008345
 8008300:	08008345 	.word	0x08008345
 8008304:	08008345 	.word	0x08008345
 8008308:	08008345 	.word	0x08008345
 800830c:	08008345 	.word	0x08008345
 8008310:	08008345 	.word	0x08008345
 8008314:	0800834d 	.word	0x0800834d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800831c:	3308      	adds	r3, #8
 800831e:	2101      	movs	r1, #1
 8008320:	4618      	mov	r0, r3
 8008322:	f001 fe95 	bl	800a050 <RCCEx_PLL2_Config>
 8008326:	4603      	mov	r3, r0
 8008328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800832c:	e00f      	b.n	800834e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800832e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008332:	3328      	adds	r3, #40	@ 0x28
 8008334:	2101      	movs	r1, #1
 8008336:	4618      	mov	r0, r3
 8008338:	f001 ff3c 	bl	800a1b4 <RCCEx_PLL3_Config>
 800833c:	4603      	mov	r3, r0
 800833e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008342:	e004      	b.n	800834e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008344:	2301      	movs	r3, #1
 8008346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800834a:	e000      	b.n	800834e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800834c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800834e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10a      	bne.n	800836c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008356:	4bbf      	ldr	r3, [pc, #764]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800835a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800835e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008362:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008364:	4abb      	ldr	r2, [pc, #748]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008366:	430b      	orrs	r3, r1
 8008368:	6553      	str	r3, [r2, #84]	@ 0x54
 800836a:	e003      	b.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800836c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008370:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837c:	f002 0302 	and.w	r3, r2, #2
 8008380:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008384:	2300      	movs	r3, #0
 8008386:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800838a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800838e:	460b      	mov	r3, r1
 8008390:	4313      	orrs	r3, r2
 8008392:	d041      	beq.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008398:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800839a:	2b05      	cmp	r3, #5
 800839c:	d824      	bhi.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800839e:	a201      	add	r2, pc, #4	@ (adr r2, 80083a4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80083a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a4:	080083f1 	.word	0x080083f1
 80083a8:	080083bd 	.word	0x080083bd
 80083ac:	080083d3 	.word	0x080083d3
 80083b0:	080083f1 	.word	0x080083f1
 80083b4:	080083f1 	.word	0x080083f1
 80083b8:	080083f1 	.word	0x080083f1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80083bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083c0:	3308      	adds	r3, #8
 80083c2:	2101      	movs	r1, #1
 80083c4:	4618      	mov	r0, r3
 80083c6:	f001 fe43 	bl	800a050 <RCCEx_PLL2_Config>
 80083ca:	4603      	mov	r3, r0
 80083cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80083d0:	e00f      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083d6:	3328      	adds	r3, #40	@ 0x28
 80083d8:	2101      	movs	r1, #1
 80083da:	4618      	mov	r0, r3
 80083dc:	f001 feea 	bl	800a1b4 <RCCEx_PLL3_Config>
 80083e0:	4603      	mov	r3, r0
 80083e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80083e6:	e004      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80083ee:	e000      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80083f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d10a      	bne.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80083fa:	4b96      	ldr	r3, [pc, #600]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80083fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083fe:	f023 0107 	bic.w	r1, r3, #7
 8008402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008406:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008408:	4a92      	ldr	r2, [pc, #584]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800840a:	430b      	orrs	r3, r1
 800840c:	6553      	str	r3, [r2, #84]	@ 0x54
 800840e:	e003      	b.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008410:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008414:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800841c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008420:	f002 0304 	and.w	r3, r2, #4
 8008424:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008428:	2300      	movs	r3, #0
 800842a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800842e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008432:	460b      	mov	r3, r1
 8008434:	4313      	orrs	r3, r2
 8008436:	d044      	beq.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800843c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008440:	2b05      	cmp	r3, #5
 8008442:	d825      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8008444:	a201      	add	r2, pc, #4	@ (adr r2, 800844c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8008446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800844a:	bf00      	nop
 800844c:	08008499 	.word	0x08008499
 8008450:	08008465 	.word	0x08008465
 8008454:	0800847b 	.word	0x0800847b
 8008458:	08008499 	.word	0x08008499
 800845c:	08008499 	.word	0x08008499
 8008460:	08008499 	.word	0x08008499
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008468:	3308      	adds	r3, #8
 800846a:	2101      	movs	r1, #1
 800846c:	4618      	mov	r0, r3
 800846e:	f001 fdef 	bl	800a050 <RCCEx_PLL2_Config>
 8008472:	4603      	mov	r3, r0
 8008474:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008478:	e00f      	b.n	800849a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800847a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800847e:	3328      	adds	r3, #40	@ 0x28
 8008480:	2101      	movs	r1, #1
 8008482:	4618      	mov	r0, r3
 8008484:	f001 fe96 	bl	800a1b4 <RCCEx_PLL3_Config>
 8008488:	4603      	mov	r3, r0
 800848a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800848e:	e004      	b.n	800849a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008490:	2301      	movs	r3, #1
 8008492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008496:	e000      	b.n	800849a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008498:	bf00      	nop
    }

    if (ret == HAL_OK)
 800849a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d10b      	bne.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80084a2:	4b6c      	ldr	r3, [pc, #432]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80084a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084a6:	f023 0107 	bic.w	r1, r3, #7
 80084aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084b2:	4a68      	ldr	r2, [pc, #416]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80084b4:	430b      	orrs	r3, r1
 80084b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80084b8:	e003      	b.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80084c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ca:	f002 0320 	and.w	r3, r2, #32
 80084ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80084d2:	2300      	movs	r3, #0
 80084d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80084d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80084dc:	460b      	mov	r3, r1
 80084de:	4313      	orrs	r3, r2
 80084e0:	d055      	beq.n	800858e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80084e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80084ee:	d033      	beq.n	8008558 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80084f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80084f4:	d82c      	bhi.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80084f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084fa:	d02f      	beq.n	800855c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80084fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008500:	d826      	bhi.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008502:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008506:	d02b      	beq.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008508:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800850c:	d820      	bhi.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800850e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008512:	d012      	beq.n	800853a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8008514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008518:	d81a      	bhi.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800851a:	2b00      	cmp	r3, #0
 800851c:	d022      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800851e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008522:	d115      	bne.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008528:	3308      	adds	r3, #8
 800852a:	2100      	movs	r1, #0
 800852c:	4618      	mov	r0, r3
 800852e:	f001 fd8f 	bl	800a050 <RCCEx_PLL2_Config>
 8008532:	4603      	mov	r3, r0
 8008534:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008538:	e015      	b.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800853a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800853e:	3328      	adds	r3, #40	@ 0x28
 8008540:	2102      	movs	r1, #2
 8008542:	4618      	mov	r0, r3
 8008544:	f001 fe36 	bl	800a1b4 <RCCEx_PLL3_Config>
 8008548:	4603      	mov	r3, r0
 800854a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800854e:	e00a      	b.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008550:	2301      	movs	r3, #1
 8008552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008556:	e006      	b.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008558:	bf00      	nop
 800855a:	e004      	b.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800855c:	bf00      	nop
 800855e:	e002      	b.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008560:	bf00      	nop
 8008562:	e000      	b.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008564:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800856a:	2b00      	cmp	r3, #0
 800856c:	d10b      	bne.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800856e:	4b39      	ldr	r3, [pc, #228]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008572:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800857a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800857e:	4a35      	ldr	r2, [pc, #212]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008580:	430b      	orrs	r3, r1
 8008582:	6553      	str	r3, [r2, #84]	@ 0x54
 8008584:	e003      	b.n	800858e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008586:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800858a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800858e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008596:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800859a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800859e:	2300      	movs	r3, #0
 80085a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80085a4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80085a8:	460b      	mov	r3, r1
 80085aa:	4313      	orrs	r3, r2
 80085ac:	d058      	beq.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80085ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80085b6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80085ba:	d033      	beq.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80085bc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80085c0:	d82c      	bhi.n	800861c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80085c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085c6:	d02f      	beq.n	8008628 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80085c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085cc:	d826      	bhi.n	800861c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80085ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80085d2:	d02b      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80085d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80085d8:	d820      	bhi.n	800861c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80085da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085de:	d012      	beq.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80085e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085e4:	d81a      	bhi.n	800861c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d022      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80085ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085ee:	d115      	bne.n	800861c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80085f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085f4:	3308      	adds	r3, #8
 80085f6:	2100      	movs	r1, #0
 80085f8:	4618      	mov	r0, r3
 80085fa:	f001 fd29 	bl	800a050 <RCCEx_PLL2_Config>
 80085fe:	4603      	mov	r3, r0
 8008600:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008604:	e015      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800860a:	3328      	adds	r3, #40	@ 0x28
 800860c:	2102      	movs	r1, #2
 800860e:	4618      	mov	r0, r3
 8008610:	f001 fdd0 	bl	800a1b4 <RCCEx_PLL3_Config>
 8008614:	4603      	mov	r3, r0
 8008616:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800861a:	e00a      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008622:	e006      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008624:	bf00      	nop
 8008626:	e004      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008628:	bf00      	nop
 800862a:	e002      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800862c:	bf00      	nop
 800862e:	e000      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008636:	2b00      	cmp	r3, #0
 8008638:	d10e      	bne.n	8008658 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800863a:	4b06      	ldr	r3, [pc, #24]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800863c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800863e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008646:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800864a:	4a02      	ldr	r2, [pc, #8]	@ (8008654 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800864c:	430b      	orrs	r3, r1
 800864e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008650:	e006      	b.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008652:	bf00      	nop
 8008654:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008658:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800865c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008668:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800866c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008670:	2300      	movs	r3, #0
 8008672:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008676:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800867a:	460b      	mov	r3, r1
 800867c:	4313      	orrs	r3, r2
 800867e:	d055      	beq.n	800872c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008684:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008688:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800868c:	d033      	beq.n	80086f6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800868e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008692:	d82c      	bhi.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008694:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008698:	d02f      	beq.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800869a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800869e:	d826      	bhi.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80086a0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80086a4:	d02b      	beq.n	80086fe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80086a6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80086aa:	d820      	bhi.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80086ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086b0:	d012      	beq.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80086b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086b6:	d81a      	bhi.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d022      	beq.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80086bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086c0:	d115      	bne.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80086c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086c6:	3308      	adds	r3, #8
 80086c8:	2100      	movs	r1, #0
 80086ca:	4618      	mov	r0, r3
 80086cc:	f001 fcc0 	bl	800a050 <RCCEx_PLL2_Config>
 80086d0:	4603      	mov	r3, r0
 80086d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80086d6:	e015      	b.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80086d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086dc:	3328      	adds	r3, #40	@ 0x28
 80086de:	2102      	movs	r1, #2
 80086e0:	4618      	mov	r0, r3
 80086e2:	f001 fd67 	bl	800a1b4 <RCCEx_PLL3_Config>
 80086e6:	4603      	mov	r3, r0
 80086e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80086ec:	e00a      	b.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80086ee:	2301      	movs	r3, #1
 80086f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80086f4:	e006      	b.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80086f6:	bf00      	nop
 80086f8:	e004      	b.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80086fa:	bf00      	nop
 80086fc:	e002      	b.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80086fe:	bf00      	nop
 8008700:	e000      	b.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008702:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008704:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008708:	2b00      	cmp	r3, #0
 800870a:	d10b      	bne.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800870c:	4ba1      	ldr	r3, [pc, #644]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800870e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008710:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008718:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800871c:	4a9d      	ldr	r2, [pc, #628]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800871e:	430b      	orrs	r3, r1
 8008720:	6593      	str	r3, [r2, #88]	@ 0x58
 8008722:	e003      	b.n	800872c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008724:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008728:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800872c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008734:	f002 0308 	and.w	r3, r2, #8
 8008738:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800873c:	2300      	movs	r3, #0
 800873e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008742:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008746:	460b      	mov	r3, r1
 8008748:	4313      	orrs	r3, r2
 800874a:	d01e      	beq.n	800878a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800874c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008750:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008758:	d10c      	bne.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800875a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800875e:	3328      	adds	r3, #40	@ 0x28
 8008760:	2102      	movs	r1, #2
 8008762:	4618      	mov	r0, r3
 8008764:	f001 fd26 	bl	800a1b4 <RCCEx_PLL3_Config>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d002      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008774:	4b87      	ldr	r3, [pc, #540]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008778:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800877c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008780:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008784:	4a83      	ldr	r2, [pc, #524]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008786:	430b      	orrs	r3, r1
 8008788:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800878a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800878e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008792:	f002 0310 	and.w	r3, r2, #16
 8008796:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800879a:	2300      	movs	r3, #0
 800879c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80087a0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80087a4:	460b      	mov	r3, r1
 80087a6:	4313      	orrs	r3, r2
 80087a8:	d01e      	beq.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80087aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80087b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087b6:	d10c      	bne.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80087b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087bc:	3328      	adds	r3, #40	@ 0x28
 80087be:	2102      	movs	r1, #2
 80087c0:	4618      	mov	r0, r3
 80087c2:	f001 fcf7 	bl	800a1b4 <RCCEx_PLL3_Config>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d002      	beq.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80087d2:	4b70      	ldr	r3, [pc, #448]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80087d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80087da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80087e2:	4a6c      	ldr	r2, [pc, #432]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80087e4:	430b      	orrs	r3, r1
 80087e6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80087e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80087f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087f8:	2300      	movs	r3, #0
 80087fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087fe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008802:	460b      	mov	r3, r1
 8008804:	4313      	orrs	r3, r2
 8008806:	d03e      	beq.n	8008886 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800880c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008810:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008814:	d022      	beq.n	800885c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008816:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800881a:	d81b      	bhi.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800881c:	2b00      	cmp	r3, #0
 800881e:	d003      	beq.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008824:	d00b      	beq.n	800883e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008826:	e015      	b.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800882c:	3308      	adds	r3, #8
 800882e:	2100      	movs	r1, #0
 8008830:	4618      	mov	r0, r3
 8008832:	f001 fc0d 	bl	800a050 <RCCEx_PLL2_Config>
 8008836:	4603      	mov	r3, r0
 8008838:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800883c:	e00f      	b.n	800885e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800883e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008842:	3328      	adds	r3, #40	@ 0x28
 8008844:	2102      	movs	r1, #2
 8008846:	4618      	mov	r0, r3
 8008848:	f001 fcb4 	bl	800a1b4 <RCCEx_PLL3_Config>
 800884c:	4603      	mov	r3, r0
 800884e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008852:	e004      	b.n	800885e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800885a:	e000      	b.n	800885e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800885c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800885e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10b      	bne.n	800887e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008866:	4b4b      	ldr	r3, [pc, #300]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800886a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800886e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008872:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008876:	4a47      	ldr	r2, [pc, #284]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008878:	430b      	orrs	r3, r1
 800887a:	6593      	str	r3, [r2, #88]	@ 0x58
 800887c:	e003      	b.n	8008886 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800887e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008882:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800888a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008892:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008894:	2300      	movs	r3, #0
 8008896:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008898:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800889c:	460b      	mov	r3, r1
 800889e:	4313      	orrs	r3, r2
 80088a0:	d03b      	beq.n	800891a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80088a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80088ae:	d01f      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80088b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80088b4:	d818      	bhi.n	80088e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80088b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088ba:	d003      	beq.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80088bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80088c0:	d007      	beq.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80088c2:	e011      	b.n	80088e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088c4:	4b33      	ldr	r3, [pc, #204]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c8:	4a32      	ldr	r2, [pc, #200]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80088ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80088d0:	e00f      	b.n	80088f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80088d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088d6:	3328      	adds	r3, #40	@ 0x28
 80088d8:	2101      	movs	r1, #1
 80088da:	4618      	mov	r0, r3
 80088dc:	f001 fc6a 	bl	800a1b4 <RCCEx_PLL3_Config>
 80088e0:	4603      	mov	r3, r0
 80088e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80088e6:	e004      	b.n	80088f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80088ee:	e000      	b.n	80088f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80088f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d10b      	bne.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80088fa:	4b26      	ldr	r3, [pc, #152]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800890a:	4a22      	ldr	r2, [pc, #136]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800890c:	430b      	orrs	r3, r1
 800890e:	6553      	str	r3, [r2, #84]	@ 0x54
 8008910:	e003      	b.n	800891a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800891a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800891e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008922:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008926:	673b      	str	r3, [r7, #112]	@ 0x70
 8008928:	2300      	movs	r3, #0
 800892a:	677b      	str	r3, [r7, #116]	@ 0x74
 800892c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008930:	460b      	mov	r3, r1
 8008932:	4313      	orrs	r3, r2
 8008934:	d034      	beq.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800893a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800893c:	2b00      	cmp	r3, #0
 800893e:	d003      	beq.n	8008948 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008944:	d007      	beq.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008946:	e011      	b.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008948:	4b12      	ldr	r3, [pc, #72]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800894a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800894c:	4a11      	ldr	r2, [pc, #68]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800894e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008952:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008954:	e00e      	b.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800895a:	3308      	adds	r3, #8
 800895c:	2102      	movs	r1, #2
 800895e:	4618      	mov	r0, r3
 8008960:	f001 fb76 	bl	800a050 <RCCEx_PLL2_Config>
 8008964:	4603      	mov	r3, r0
 8008966:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800896a:	e003      	b.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008972:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008974:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008978:	2b00      	cmp	r3, #0
 800897a:	d10d      	bne.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800897c:	4b05      	ldr	r3, [pc, #20]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800897e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008980:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800898a:	4a02      	ldr	r2, [pc, #8]	@ (8008994 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800898c:	430b      	orrs	r3, r1
 800898e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008990:	e006      	b.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008992:	bf00      	nop
 8008994:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008998:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800899c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80089a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80089ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80089ae:	2300      	movs	r3, #0
 80089b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80089b2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80089b6:	460b      	mov	r3, r1
 80089b8:	4313      	orrs	r3, r2
 80089ba:	d00c      	beq.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80089bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089c0:	3328      	adds	r3, #40	@ 0x28
 80089c2:	2102      	movs	r1, #2
 80089c4:	4618      	mov	r0, r3
 80089c6:	f001 fbf5 	bl	800a1b4 <RCCEx_PLL3_Config>
 80089ca:	4603      	mov	r3, r0
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d002      	beq.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80089d0:	2301      	movs	r3, #1
 80089d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80089d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089de:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80089e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80089e4:	2300      	movs	r3, #0
 80089e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80089e8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80089ec:	460b      	mov	r3, r1
 80089ee:	4313      	orrs	r3, r2
 80089f0:	d038      	beq.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80089f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089fe:	d018      	beq.n	8008a32 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008a00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a04:	d811      	bhi.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008a06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a0a:	d014      	beq.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a10:	d80b      	bhi.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d011      	beq.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8008a16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a1a:	d106      	bne.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a1c:	4bc3      	ldr	r3, [pc, #780]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a20:	4ac2      	ldr	r2, [pc, #776]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008a28:	e008      	b.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008a30:	e004      	b.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008a32:	bf00      	nop
 8008a34:	e002      	b.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008a36:	bf00      	nop
 8008a38:	e000      	b.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008a3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d10b      	bne.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008a44:	4bb9      	ldr	r3, [pc, #740]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a48:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a54:	4ab5      	ldr	r2, [pc, #724]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a56:	430b      	orrs	r3, r1
 8008a58:	6553      	str	r3, [r2, #84]	@ 0x54
 8008a5a:	e003      	b.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008a70:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a72:	2300      	movs	r3, #0
 8008a74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a76:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	d009      	beq.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008a80:	4baa      	ldr	r3, [pc, #680]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a84:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a8e:	4aa7      	ldr	r2, [pc, #668]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a90:	430b      	orrs	r3, r1
 8008a92:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008aa0:	653b      	str	r3, [r7, #80]	@ 0x50
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	657b      	str	r3, [r7, #84]	@ 0x54
 8008aa6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008aaa:	460b      	mov	r3, r1
 8008aac:	4313      	orrs	r3, r2
 8008aae:	d00a      	beq.n	8008ac6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008ab0:	4b9e      	ldr	r3, [pc, #632]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008abc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008ac0:	4a9a      	ldr	r2, [pc, #616]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ac2:	430b      	orrs	r3, r1
 8008ac4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ace:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ad8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008adc:	460b      	mov	r3, r1
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	d009      	beq.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008ae2:	4b92      	ldr	r3, [pc, #584]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ae6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008af0:	4a8e      	ldr	r2, [pc, #568]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008af2:	430b      	orrs	r3, r1
 8008af4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008afe:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008b02:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b04:	2300      	movs	r3, #0
 8008b06:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b08:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008b0c:	460b      	mov	r3, r1
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	d00e      	beq.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008b12:	4b86      	ldr	r3, [pc, #536]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	4a85      	ldr	r2, [pc, #532]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b18:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008b1c:	6113      	str	r3, [r2, #16]
 8008b1e:	4b83      	ldr	r3, [pc, #524]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b20:	6919      	ldr	r1, [r3, #16]
 8008b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b26:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008b2a:	4a80      	ldr	r2, [pc, #512]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b2c:	430b      	orrs	r3, r1
 8008b2e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b38:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008b3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008b3e:	2300      	movs	r3, #0
 8008b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b42:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008b46:	460b      	mov	r3, r1
 8008b48:	4313      	orrs	r3, r2
 8008b4a:	d009      	beq.n	8008b60 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008b4c:	4b77      	ldr	r3, [pc, #476]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b50:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b5a:	4a74      	ldr	r2, [pc, #464]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b5c:	430b      	orrs	r3, r1
 8008b5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b68:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008b6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b6e:	2300      	movs	r3, #0
 8008b70:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b72:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008b76:	460b      	mov	r3, r1
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	d00a      	beq.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008b7c:	4b6b      	ldr	r3, [pc, #428]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b80:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b8c:	4a67      	ldr	r2, [pc, #412]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b8e:	430b      	orrs	r3, r1
 8008b90:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9a:	2100      	movs	r1, #0
 8008b9c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008b9e:	f003 0301 	and.w	r3, r3, #1
 8008ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ba4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008ba8:	460b      	mov	r3, r1
 8008baa:	4313      	orrs	r3, r2
 8008bac:	d011      	beq.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bb2:	3308      	adds	r3, #8
 8008bb4:	2100      	movs	r1, #0
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f001 fa4a 	bl	800a050 <RCCEx_PLL2_Config>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d003      	beq.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bda:	2100      	movs	r1, #0
 8008bdc:	6239      	str	r1, [r7, #32]
 8008bde:	f003 0302 	and.w	r3, r3, #2
 8008be2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008be4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008be8:	460b      	mov	r3, r1
 8008bea:	4313      	orrs	r3, r2
 8008bec:	d011      	beq.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bf2:	3308      	adds	r3, #8
 8008bf4:	2101      	movs	r1, #1
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f001 fa2a 	bl	800a050 <RCCEx_PLL2_Config>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c1a:	2100      	movs	r1, #0
 8008c1c:	61b9      	str	r1, [r7, #24]
 8008c1e:	f003 0304 	and.w	r3, r3, #4
 8008c22:	61fb      	str	r3, [r7, #28]
 8008c24:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008c28:	460b      	mov	r3, r1
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	d011      	beq.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c32:	3308      	adds	r3, #8
 8008c34:	2102      	movs	r1, #2
 8008c36:	4618      	mov	r0, r3
 8008c38:	f001 fa0a 	bl	800a050 <RCCEx_PLL2_Config>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008c42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d003      	beq.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5a:	2100      	movs	r1, #0
 8008c5c:	6139      	str	r1, [r7, #16]
 8008c5e:	f003 0308 	and.w	r3, r3, #8
 8008c62:	617b      	str	r3, [r7, #20]
 8008c64:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008c68:	460b      	mov	r3, r1
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	d011      	beq.n	8008c92 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c72:	3328      	adds	r3, #40	@ 0x28
 8008c74:	2100      	movs	r1, #0
 8008c76:	4618      	mov	r0, r3
 8008c78:	f001 fa9c 	bl	800a1b4 <RCCEx_PLL3_Config>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d003      	beq.n	8008c92 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9a:	2100      	movs	r1, #0
 8008c9c:	60b9      	str	r1, [r7, #8]
 8008c9e:	f003 0310 	and.w	r3, r3, #16
 8008ca2:	60fb      	str	r3, [r7, #12]
 8008ca4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008ca8:	460b      	mov	r3, r1
 8008caa:	4313      	orrs	r3, r2
 8008cac:	d011      	beq.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cb2:	3328      	adds	r3, #40	@ 0x28
 8008cb4:	2101      	movs	r1, #1
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f001 fa7c 	bl	800a1b4 <RCCEx_PLL3_Config>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d003      	beq.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cda:	2100      	movs	r1, #0
 8008cdc:	6039      	str	r1, [r7, #0]
 8008cde:	f003 0320 	and.w	r3, r3, #32
 8008ce2:	607b      	str	r3, [r7, #4]
 8008ce4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008ce8:	460b      	mov	r3, r1
 8008cea:	4313      	orrs	r3, r2
 8008cec:	d011      	beq.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cf2:	3328      	adds	r3, #40	@ 0x28
 8008cf4:	2102      	movs	r1, #2
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f001 fa5c 	bl	800a1b4 <RCCEx_PLL3_Config>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d003      	beq.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008d12:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d101      	bne.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	e000      	b.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8008d1e:	2301      	movs	r3, #1
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008d26:	46bd      	mov	sp, r7
 8008d28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d2c:	58024400 	.word	0x58024400

08008d30 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b090      	sub	sp, #64	@ 0x40
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008d3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d3e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008d42:	430b      	orrs	r3, r1
 8008d44:	f040 8094 	bne.w	8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008d48:	4b9e      	ldr	r3, [pc, #632]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008d4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d4c:	f003 0307 	and.w	r3, r3, #7
 8008d50:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d54:	2b04      	cmp	r3, #4
 8008d56:	f200 8087 	bhi.w	8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d60 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d60:	08008d75 	.word	0x08008d75
 8008d64:	08008d9d 	.word	0x08008d9d
 8008d68:	08008dc5 	.word	0x08008dc5
 8008d6c:	08008e61 	.word	0x08008e61
 8008d70:	08008ded 	.word	0x08008ded
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008d74:	4b93      	ldr	r3, [pc, #588]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d80:	d108      	bne.n	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008d82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d86:	4618      	mov	r0, r3
 8008d88:	f001 f810 	bl	8009dac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d90:	f000 bd45 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d94:	2300      	movs	r3, #0
 8008d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d98:	f000 bd41 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d9c:	4b89      	ldr	r3, [pc, #548]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008da4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008da8:	d108      	bne.n	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008daa:	f107 0318 	add.w	r3, r7, #24
 8008dae:	4618      	mov	r0, r3
 8008db0:	f000 fd54 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008db8:	f000 bd31 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dc0:	f000 bd2d 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008dc4:	4b7f      	ldr	r3, [pc, #508]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008dcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dd0:	d108      	bne.n	8008de4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008dd2:	f107 030c 	add.w	r3, r7, #12
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f000 fe94 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008de0:	f000 bd1d 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008de4:	2300      	movs	r3, #0
 8008de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008de8:	f000 bd19 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008dec:	4b75      	ldr	r3, [pc, #468]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008dee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008df0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008df4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008df6:	4b73      	ldr	r3, [pc, #460]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f003 0304 	and.w	r3, r3, #4
 8008dfe:	2b04      	cmp	r3, #4
 8008e00:	d10c      	bne.n	8008e1c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d109      	bne.n	8008e1c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e08:	4b6e      	ldr	r3, [pc, #440]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	08db      	lsrs	r3, r3, #3
 8008e0e:	f003 0303 	and.w	r3, r3, #3
 8008e12:	4a6d      	ldr	r2, [pc, #436]	@ (8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008e14:	fa22 f303 	lsr.w	r3, r2, r3
 8008e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e1a:	e01f      	b.n	8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008e1c:	4b69      	ldr	r3, [pc, #420]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e28:	d106      	bne.n	8008e38 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e30:	d102      	bne.n	8008e38 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008e32:	4b66      	ldr	r3, [pc, #408]	@ (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e36:	e011      	b.n	8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008e38:	4b62      	ldr	r3, [pc, #392]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e44:	d106      	bne.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e4c:	d102      	bne.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008e4e:	4b60      	ldr	r3, [pc, #384]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e52:	e003      	b.n	8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008e54:	2300      	movs	r3, #0
 8008e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008e58:	f000 bce1 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008e5c:	f000 bcdf 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008e60:	4b5c      	ldr	r3, [pc, #368]	@ (8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e64:	f000 bcdb 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e6c:	f000 bcd7 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008e70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e74:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8008e78:	430b      	orrs	r3, r1
 8008e7a:	f040 80ad 	bne.w	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8008e7e:	4b51      	ldr	r3, [pc, #324]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e82:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008e86:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e8e:	d056      	beq.n	8008f3e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e96:	f200 8090 	bhi.w	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e9c:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e9e:	f000 8088 	beq.w	8008fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea4:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ea6:	f200 8088 	bhi.w	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eac:	2b80      	cmp	r3, #128	@ 0x80
 8008eae:	d032      	beq.n	8008f16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb2:	2b80      	cmp	r3, #128	@ 0x80
 8008eb4:	f200 8081 	bhi.w	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d003      	beq.n	8008ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8008ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec0:	2b40      	cmp	r3, #64	@ 0x40
 8008ec2:	d014      	beq.n	8008eee <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008ec4:	e079      	b.n	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008ec6:	4b3f      	ldr	r3, [pc, #252]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ece:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ed2:	d108      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ed4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f000 ff67 	bl	8009dac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ee2:	f000 bc9c 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008eea:	f000 bc98 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008eee:	4b35      	ldr	r3, [pc, #212]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ef6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008efa:	d108      	bne.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008efc:	f107 0318 	add.w	r3, r7, #24
 8008f00:	4618      	mov	r0, r3
 8008f02:	f000 fcab 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f0a:	f000 bc88 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f12:	f000 bc84 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008f16:	4b2b      	ldr	r3, [pc, #172]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f22:	d108      	bne.n	8008f36 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f24:	f107 030c 	add.w	r3, r7, #12
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f000 fdeb 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f32:	f000 bc74 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f36:	2300      	movs	r3, #0
 8008f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f3a:	f000 bc70 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008f3e:	4b21      	ldr	r3, [pc, #132]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008f46:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008f48:	4b1e      	ldr	r3, [pc, #120]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f003 0304 	and.w	r3, r3, #4
 8008f50:	2b04      	cmp	r3, #4
 8008f52:	d10c      	bne.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d109      	bne.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f5a:	4b1a      	ldr	r3, [pc, #104]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	08db      	lsrs	r3, r3, #3
 8008f60:	f003 0303 	and.w	r3, r3, #3
 8008f64:	4a18      	ldr	r2, [pc, #96]	@ (8008fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008f66:	fa22 f303 	lsr.w	r3, r2, r3
 8008f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f6c:	e01f      	b.n	8008fae <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f6e:	4b15      	ldr	r3, [pc, #84]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f7a:	d106      	bne.n	8008f8a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f82:	d102      	bne.n	8008f8a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008f84:	4b11      	ldr	r3, [pc, #68]	@ (8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f88:	e011      	b.n	8008fae <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f96:	d106      	bne.n	8008fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8008f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f9e:	d102      	bne.n	8008fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008fa4:	e003      	b.n	8008fae <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008faa:	f000 bc38 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008fae:	f000 bc36 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008fb2:	4b08      	ldr	r3, [pc, #32]	@ (8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fb6:	f000 bc32 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fbe:	f000 bc2e 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008fc2:	bf00      	nop
 8008fc4:	58024400 	.word	0x58024400
 8008fc8:	03d09000 	.word	0x03d09000
 8008fcc:	003d0900 	.word	0x003d0900
 8008fd0:	007a1200 	.word	0x007a1200
 8008fd4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008fd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fdc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008fe0:	430b      	orrs	r3, r1
 8008fe2:	f040 809c 	bne.w	800911e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008fe6:	4b9e      	ldr	r3, [pc, #632]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fea:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008fee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ff6:	d054      	beq.n	80090a2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ffa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ffe:	f200 808b 	bhi.w	8009118 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009004:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009008:	f000 8083 	beq.w	8009112 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800900c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009012:	f200 8081 	bhi.w	8009118 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009018:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800901c:	d02f      	beq.n	800907e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800901e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009020:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009024:	d878      	bhi.n	8009118 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009028:	2b00      	cmp	r3, #0
 800902a:	d004      	beq.n	8009036 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800902c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009032:	d012      	beq.n	800905a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8009034:	e070      	b.n	8009118 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009036:	4b8a      	ldr	r3, [pc, #552]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800903e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009042:	d107      	bne.n	8009054 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009044:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009048:	4618      	mov	r0, r3
 800904a:	f000 feaf 	bl	8009dac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800904e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009052:	e3e4      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009054:	2300      	movs	r3, #0
 8009056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009058:	e3e1      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800905a:	4b81      	ldr	r3, [pc, #516]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009062:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009066:	d107      	bne.n	8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009068:	f107 0318 	add.w	r3, r7, #24
 800906c:	4618      	mov	r0, r3
 800906e:	f000 fbf5 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009072:	69bb      	ldr	r3, [r7, #24]
 8009074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009076:	e3d2      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009078:	2300      	movs	r3, #0
 800907a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800907c:	e3cf      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800907e:	4b78      	ldr	r3, [pc, #480]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009086:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800908a:	d107      	bne.n	800909c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800908c:	f107 030c 	add.w	r3, r7, #12
 8009090:	4618      	mov	r0, r3
 8009092:	f000 fd37 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800909a:	e3c0      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800909c:	2300      	movs	r3, #0
 800909e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090a0:	e3bd      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80090a2:	4b6f      	ldr	r3, [pc, #444]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80090a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80090aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80090ac:	4b6c      	ldr	r3, [pc, #432]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f003 0304 	and.w	r3, r3, #4
 80090b4:	2b04      	cmp	r3, #4
 80090b6:	d10c      	bne.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80090b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d109      	bne.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090be:	4b68      	ldr	r3, [pc, #416]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	08db      	lsrs	r3, r3, #3
 80090c4:	f003 0303 	and.w	r3, r3, #3
 80090c8:	4a66      	ldr	r2, [pc, #408]	@ (8009264 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80090ca:	fa22 f303 	lsr.w	r3, r2, r3
 80090ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090d0:	e01e      	b.n	8009110 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80090d2:	4b63      	ldr	r3, [pc, #396]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090de:	d106      	bne.n	80090ee <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80090e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090e6:	d102      	bne.n	80090ee <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80090e8:	4b5f      	ldr	r3, [pc, #380]	@ (8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80090ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090ec:	e010      	b.n	8009110 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80090ee:	4b5c      	ldr	r3, [pc, #368]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090fa:	d106      	bne.n	800910a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80090fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009102:	d102      	bne.n	800910a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009104:	4b59      	ldr	r3, [pc, #356]	@ (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009106:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009108:	e002      	b.n	8009110 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800910a:	2300      	movs	r3, #0
 800910c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800910e:	e386      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009110:	e385      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009112:	4b57      	ldr	r3, [pc, #348]	@ (8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8009114:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009116:	e382      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009118:	2300      	movs	r3, #0
 800911a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800911c:	e37f      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800911e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009122:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8009126:	430b      	orrs	r3, r1
 8009128:	f040 80a7 	bne.w	800927a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800912c:	4b4c      	ldr	r3, [pc, #304]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800912e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009130:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009134:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009138:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800913c:	d055      	beq.n	80091ea <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800913e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009140:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009144:	f200 8096 	bhi.w	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800914a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800914e:	f000 8084 	beq.w	800925a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009158:	f200 808c 	bhi.w	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800915c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800915e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009162:	d030      	beq.n	80091c6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8009164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009166:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800916a:	f200 8083 	bhi.w	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800916e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009170:	2b00      	cmp	r3, #0
 8009172:	d004      	beq.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8009174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009176:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800917a:	d012      	beq.n	80091a2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800917c:	e07a      	b.n	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800917e:	4b38      	ldr	r3, [pc, #224]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009186:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800918a:	d107      	bne.n	800919c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800918c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009190:	4618      	mov	r0, r3
 8009192:	f000 fe0b 	bl	8009dac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009198:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800919a:	e340      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800919c:	2300      	movs	r3, #0
 800919e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091a0:	e33d      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80091a2:	4b2f      	ldr	r3, [pc, #188]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091ae:	d107      	bne.n	80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091b0:	f107 0318 	add.w	r3, r7, #24
 80091b4:	4618      	mov	r0, r3
 80091b6:	f000 fb51 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80091ba:	69bb      	ldr	r3, [r7, #24]
 80091bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80091be:	e32e      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80091c0:	2300      	movs	r3, #0
 80091c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091c4:	e32b      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80091c6:	4b26      	ldr	r3, [pc, #152]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80091ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80091d2:	d107      	bne.n	80091e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091d4:	f107 030c 	add.w	r3, r7, #12
 80091d8:	4618      	mov	r0, r3
 80091da:	f000 fc93 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80091e2:	e31c      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80091e4:	2300      	movs	r3, #0
 80091e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091e8:	e319      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80091ea:	4b1d      	ldr	r3, [pc, #116]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80091ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091ee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80091f2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80091f4:	4b1a      	ldr	r3, [pc, #104]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f003 0304 	and.w	r3, r3, #4
 80091fc:	2b04      	cmp	r3, #4
 80091fe:	d10c      	bne.n	800921a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8009200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009202:	2b00      	cmp	r3, #0
 8009204:	d109      	bne.n	800921a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009206:	4b16      	ldr	r3, [pc, #88]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	08db      	lsrs	r3, r3, #3
 800920c:	f003 0303 	and.w	r3, r3, #3
 8009210:	4a14      	ldr	r2, [pc, #80]	@ (8009264 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009212:	fa22 f303 	lsr.w	r3, r2, r3
 8009216:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009218:	e01e      	b.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800921a:	4b11      	ldr	r3, [pc, #68]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009222:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009226:	d106      	bne.n	8009236 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8009228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800922a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800922e:	d102      	bne.n	8009236 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009230:	4b0d      	ldr	r3, [pc, #52]	@ (8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8009232:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009234:	e010      	b.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009236:	4b0a      	ldr	r3, [pc, #40]	@ (8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800923e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009242:	d106      	bne.n	8009252 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8009244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009246:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800924a:	d102      	bne.n	8009252 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800924c:	4b07      	ldr	r3, [pc, #28]	@ (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800924e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009250:	e002      	b.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009252:	2300      	movs	r3, #0
 8009254:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009256:	e2e2      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009258:	e2e1      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800925a:	4b05      	ldr	r3, [pc, #20]	@ (8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800925c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800925e:	e2de      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009260:	58024400 	.word	0x58024400
 8009264:	03d09000 	.word	0x03d09000
 8009268:	003d0900 	.word	0x003d0900
 800926c:	007a1200 	.word	0x007a1200
 8009270:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8009274:	2300      	movs	r3, #0
 8009276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009278:	e2d1      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800927a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800927e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009282:	430b      	orrs	r3, r1
 8009284:	f040 809c 	bne.w	80093c0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009288:	4b93      	ldr	r3, [pc, #588]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800928a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800928c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009290:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009294:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009298:	d054      	beq.n	8009344 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800929a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800929c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80092a0:	f200 808b 	bhi.w	80093ba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80092a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80092aa:	f000 8083 	beq.w	80093b4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80092ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80092b4:	f200 8081 	bhi.w	80093ba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80092b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092be:	d02f      	beq.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80092c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092c6:	d878      	bhi.n	80093ba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80092c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d004      	beq.n	80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80092ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092d4:	d012      	beq.n	80092fc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80092d6:	e070      	b.n	80093ba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80092d8:	4b7f      	ldr	r3, [pc, #508]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80092e4:	d107      	bne.n	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80092e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80092ea:	4618      	mov	r0, r3
 80092ec:	f000 fd5e 	bl	8009dac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80092f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092f4:	e293      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80092f6:	2300      	movs	r3, #0
 80092f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092fa:	e290      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80092fc:	4b76      	ldr	r3, [pc, #472]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009304:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009308:	d107      	bne.n	800931a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800930a:	f107 0318 	add.w	r3, r7, #24
 800930e:	4618      	mov	r0, r3
 8009310:	f000 faa4 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009314:	69bb      	ldr	r3, [r7, #24]
 8009316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009318:	e281      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800931a:	2300      	movs	r3, #0
 800931c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800931e:	e27e      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009320:	4b6d      	ldr	r3, [pc, #436]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009328:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800932c:	d107      	bne.n	800933e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800932e:	f107 030c 	add.w	r3, r7, #12
 8009332:	4618      	mov	r0, r3
 8009334:	f000 fbe6 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800933c:	e26f      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800933e:	2300      	movs	r3, #0
 8009340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009342:	e26c      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009344:	4b64      	ldr	r3, [pc, #400]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009348:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800934c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800934e:	4b62      	ldr	r3, [pc, #392]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f003 0304 	and.w	r3, r3, #4
 8009356:	2b04      	cmp	r3, #4
 8009358:	d10c      	bne.n	8009374 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800935a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800935c:	2b00      	cmp	r3, #0
 800935e:	d109      	bne.n	8009374 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009360:	4b5d      	ldr	r3, [pc, #372]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	08db      	lsrs	r3, r3, #3
 8009366:	f003 0303 	and.w	r3, r3, #3
 800936a:	4a5c      	ldr	r2, [pc, #368]	@ (80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800936c:	fa22 f303 	lsr.w	r3, r2, r3
 8009370:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009372:	e01e      	b.n	80093b2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009374:	4b58      	ldr	r3, [pc, #352]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800937c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009380:	d106      	bne.n	8009390 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8009382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009384:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009388:	d102      	bne.n	8009390 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800938a:	4b55      	ldr	r3, [pc, #340]	@ (80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800938c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800938e:	e010      	b.n	80093b2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009390:	4b51      	ldr	r3, [pc, #324]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009398:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800939c:	d106      	bne.n	80093ac <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800939e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093a4:	d102      	bne.n	80093ac <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80093a6:	4b4f      	ldr	r3, [pc, #316]	@ (80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80093a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093aa:	e002      	b.n	80093b2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80093ac:	2300      	movs	r3, #0
 80093ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80093b0:	e235      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80093b2:	e234      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80093b4:	4b4c      	ldr	r3, [pc, #304]	@ (80094e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80093b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093b8:	e231      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80093ba:	2300      	movs	r3, #0
 80093bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093be:	e22e      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80093c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093c4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80093c8:	430b      	orrs	r3, r1
 80093ca:	f040 808f 	bne.w	80094ec <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80093ce:	4b42      	ldr	r3, [pc, #264]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80093d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093d2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80093d6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80093d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093da:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80093de:	d06b      	beq.n	80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80093e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80093e6:	d874      	bhi.n	80094d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80093e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80093ee:	d056      	beq.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80093f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80093f6:	d86c      	bhi.n	80094d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80093f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80093fe:	d03b      	beq.n	8009478 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8009400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009402:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009406:	d864      	bhi.n	80094d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800940a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800940e:	d021      	beq.n	8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8009410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009412:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009416:	d85c      	bhi.n	80094d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800941a:	2b00      	cmp	r3, #0
 800941c:	d004      	beq.n	8009428 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800941e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009424:	d004      	beq.n	8009430 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8009426:	e054      	b.n	80094d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8009428:	f7fe fa0a 	bl	8007840 <HAL_RCC_GetPCLK1Freq>
 800942c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800942e:	e1f6      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009430:	4b29      	ldr	r3, [pc, #164]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009438:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800943c:	d107      	bne.n	800944e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800943e:	f107 0318 	add.w	r3, r7, #24
 8009442:	4618      	mov	r0, r3
 8009444:	f000 fa0a 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009448:	69fb      	ldr	r3, [r7, #28]
 800944a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800944c:	e1e7      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800944e:	2300      	movs	r3, #0
 8009450:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009452:	e1e4      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009454:	4b20      	ldr	r3, [pc, #128]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800945c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009460:	d107      	bne.n	8009472 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009462:	f107 030c 	add.w	r3, r7, #12
 8009466:	4618      	mov	r0, r3
 8009468:	f000 fb4c 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009470:	e1d5      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009472:	2300      	movs	r3, #0
 8009474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009476:	e1d2      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009478:	4b17      	ldr	r3, [pc, #92]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f003 0304 	and.w	r3, r3, #4
 8009480:	2b04      	cmp	r3, #4
 8009482:	d109      	bne.n	8009498 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009484:	4b14      	ldr	r3, [pc, #80]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	08db      	lsrs	r3, r3, #3
 800948a:	f003 0303 	and.w	r3, r3, #3
 800948e:	4a13      	ldr	r2, [pc, #76]	@ (80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009490:	fa22 f303 	lsr.w	r3, r2, r3
 8009494:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009496:	e1c2      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009498:	2300      	movs	r3, #0
 800949a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800949c:	e1bf      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800949e:	4b0e      	ldr	r3, [pc, #56]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094aa:	d102      	bne.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80094ac:	4b0c      	ldr	r3, [pc, #48]	@ (80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80094ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094b0:	e1b5      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80094b2:	2300      	movs	r3, #0
 80094b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094b6:	e1b2      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80094b8:	4b07      	ldr	r3, [pc, #28]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094c4:	d102      	bne.n	80094cc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80094c6:	4b07      	ldr	r3, [pc, #28]	@ (80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80094c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094ca:	e1a8      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80094cc:	2300      	movs	r3, #0
 80094ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094d0:	e1a5      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80094d2:	2300      	movs	r3, #0
 80094d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094d6:	e1a2      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80094d8:	58024400 	.word	0x58024400
 80094dc:	03d09000 	.word	0x03d09000
 80094e0:	003d0900 	.word	0x003d0900
 80094e4:	007a1200 	.word	0x007a1200
 80094e8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80094ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094f0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80094f4:	430b      	orrs	r3, r1
 80094f6:	d173      	bne.n	80095e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80094f8:	4b9c      	ldr	r3, [pc, #624]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80094fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009500:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009504:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009508:	d02f      	beq.n	800956a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800950a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800950c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009510:	d863      	bhi.n	80095da <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8009512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009514:	2b00      	cmp	r3, #0
 8009516:	d004      	beq.n	8009522 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8009518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800951e:	d012      	beq.n	8009546 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8009520:	e05b      	b.n	80095da <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009522:	4b92      	ldr	r3, [pc, #584]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800952a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800952e:	d107      	bne.n	8009540 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009530:	f107 0318 	add.w	r3, r7, #24
 8009534:	4618      	mov	r0, r3
 8009536:	f000 f991 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800953a:	69bb      	ldr	r3, [r7, #24]
 800953c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800953e:	e16e      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009540:	2300      	movs	r3, #0
 8009542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009544:	e16b      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009546:	4b89      	ldr	r3, [pc, #548]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800954e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009552:	d107      	bne.n	8009564 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009554:	f107 030c 	add.w	r3, r7, #12
 8009558:	4618      	mov	r0, r3
 800955a:	f000 fad3 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009562:	e15c      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009564:	2300      	movs	r3, #0
 8009566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009568:	e159      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800956a:	4b80      	ldr	r3, [pc, #512]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800956c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800956e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009572:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009574:	4b7d      	ldr	r3, [pc, #500]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f003 0304 	and.w	r3, r3, #4
 800957c:	2b04      	cmp	r3, #4
 800957e:	d10c      	bne.n	800959a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8009580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009582:	2b00      	cmp	r3, #0
 8009584:	d109      	bne.n	800959a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009586:	4b79      	ldr	r3, [pc, #484]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	08db      	lsrs	r3, r3, #3
 800958c:	f003 0303 	and.w	r3, r3, #3
 8009590:	4a77      	ldr	r2, [pc, #476]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009592:	fa22 f303 	lsr.w	r3, r2, r3
 8009596:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009598:	e01e      	b.n	80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800959a:	4b74      	ldr	r3, [pc, #464]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095a6:	d106      	bne.n	80095b6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80095a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095ae:	d102      	bne.n	80095b6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80095b0:	4b70      	ldr	r3, [pc, #448]	@ (8009774 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80095b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095b4:	e010      	b.n	80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095b6:	4b6d      	ldr	r3, [pc, #436]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095c2:	d106      	bne.n	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80095c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095ca:	d102      	bne.n	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80095cc:	4b6a      	ldr	r3, [pc, #424]	@ (8009778 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80095ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095d0:	e002      	b.n	80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80095d2:	2300      	movs	r3, #0
 80095d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80095d6:	e122      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80095d8:	e121      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80095da:	2300      	movs	r3, #0
 80095dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095de:	e11e      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80095e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095e4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80095e8:	430b      	orrs	r3, r1
 80095ea:	d133      	bne.n	8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80095ec:	4b5f      	ldr	r3, [pc, #380]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80095ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80095f4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80095f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d004      	beq.n	8009606 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80095fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009602:	d012      	beq.n	800962a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8009604:	e023      	b.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009606:	4b59      	ldr	r3, [pc, #356]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800960e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009612:	d107      	bne.n	8009624 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009614:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009618:	4618      	mov	r0, r3
 800961a:	f000 fbc7 	bl	8009dac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800961e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009620:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009622:	e0fc      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009624:	2300      	movs	r3, #0
 8009626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009628:	e0f9      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800962a:	4b50      	ldr	r3, [pc, #320]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009632:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009636:	d107      	bne.n	8009648 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009638:	f107 0318 	add.w	r3, r7, #24
 800963c:	4618      	mov	r0, r3
 800963e:	f000 f90d 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009642:	6a3b      	ldr	r3, [r7, #32]
 8009644:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009646:	e0ea      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009648:	2300      	movs	r3, #0
 800964a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800964c:	e0e7      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800964e:	2300      	movs	r3, #0
 8009650:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009652:	e0e4      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009654:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009658:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800965c:	430b      	orrs	r3, r1
 800965e:	f040 808d 	bne.w	800977c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8009662:	4b42      	ldr	r3, [pc, #264]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009666:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800966a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800966c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800966e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009672:	d06b      	beq.n	800974c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8009674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009676:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800967a:	d874      	bhi.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800967c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800967e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009682:	d056      	beq.n	8009732 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8009684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009686:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800968a:	d86c      	bhi.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800968c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800968e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009692:	d03b      	beq.n	800970c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8009694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009696:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800969a:	d864      	bhi.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800969c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096a2:	d021      	beq.n	80096e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80096a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096aa:	d85c      	bhi.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80096ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d004      	beq.n	80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80096b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096b8:	d004      	beq.n	80096c4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80096ba:	e054      	b.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80096bc:	f000 f8b8 	bl	8009830 <HAL_RCCEx_GetD3PCLK1Freq>
 80096c0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80096c2:	e0ac      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80096c4:	4b29      	ldr	r3, [pc, #164]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096d0:	d107      	bne.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096d2:	f107 0318 	add.w	r3, r7, #24
 80096d6:	4618      	mov	r0, r3
 80096d8:	f000 f8c0 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80096dc:	69fb      	ldr	r3, [r7, #28]
 80096de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096e0:	e09d      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80096e2:	2300      	movs	r3, #0
 80096e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096e6:	e09a      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096e8:	4b20      	ldr	r3, [pc, #128]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096f4:	d107      	bne.n	8009706 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096f6:	f107 030c 	add.w	r3, r7, #12
 80096fa:	4618      	mov	r0, r3
 80096fc:	f000 fa02 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009704:	e08b      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009706:	2300      	movs	r3, #0
 8009708:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800970a:	e088      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800970c:	4b17      	ldr	r3, [pc, #92]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f003 0304 	and.w	r3, r3, #4
 8009714:	2b04      	cmp	r3, #4
 8009716:	d109      	bne.n	800972c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009718:	4b14      	ldr	r3, [pc, #80]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	08db      	lsrs	r3, r3, #3
 800971e:	f003 0303 	and.w	r3, r3, #3
 8009722:	4a13      	ldr	r2, [pc, #76]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009724:	fa22 f303 	lsr.w	r3, r2, r3
 8009728:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800972a:	e078      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800972c:	2300      	movs	r3, #0
 800972e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009730:	e075      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009732:	4b0e      	ldr	r3, [pc, #56]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800973a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800973e:	d102      	bne.n	8009746 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8009740:	4b0c      	ldr	r3, [pc, #48]	@ (8009774 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009744:	e06b      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009746:	2300      	movs	r3, #0
 8009748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800974a:	e068      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800974c:	4b07      	ldr	r3, [pc, #28]	@ (800976c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009754:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009758:	d102      	bne.n	8009760 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800975a:	4b07      	ldr	r3, [pc, #28]	@ (8009778 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800975c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800975e:	e05e      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009760:	2300      	movs	r3, #0
 8009762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009764:	e05b      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009766:	2300      	movs	r3, #0
 8009768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800976a:	e058      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800976c:	58024400 	.word	0x58024400
 8009770:	03d09000 	.word	0x03d09000
 8009774:	003d0900 	.word	0x003d0900
 8009778:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800977c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009780:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009784:	430b      	orrs	r3, r1
 8009786:	d148      	bne.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009788:	4b27      	ldr	r3, [pc, #156]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800978a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800978c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009790:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009794:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009798:	d02a      	beq.n	80097f0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800979a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800979c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097a0:	d838      	bhi.n	8009814 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80097a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d004      	beq.n	80097b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80097a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80097ae:	d00d      	beq.n	80097cc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80097b0:	e030      	b.n	8009814 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80097b2:	4b1d      	ldr	r3, [pc, #116]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80097be:	d102      	bne.n	80097c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80097c0:	4b1a      	ldr	r3, [pc, #104]	@ (800982c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80097c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097c4:	e02b      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80097c6:	2300      	movs	r3, #0
 80097c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097ca:	e028      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80097cc:	4b16      	ldr	r3, [pc, #88]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097d8:	d107      	bne.n	80097ea <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80097de:	4618      	mov	r0, r3
 80097e0:	f000 fae4 	bl	8009dac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80097e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097e8:	e019      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80097ea:	2300      	movs	r3, #0
 80097ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097ee:	e016      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80097f0:	4b0d      	ldr	r3, [pc, #52]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80097fc:	d107      	bne.n	800980e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097fe:	f107 0318 	add.w	r3, r7, #24
 8009802:	4618      	mov	r0, r3
 8009804:	f000 f82a 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009808:	69fb      	ldr	r3, [r7, #28]
 800980a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800980c:	e007      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800980e:	2300      	movs	r3, #0
 8009810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009812:	e004      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009814:	2300      	movs	r3, #0
 8009816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009818:	e001      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800981a:	2300      	movs	r3, #0
 800981c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800981e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009820:	4618      	mov	r0, r3
 8009822:	3740      	adds	r7, #64	@ 0x40
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	58024400 	.word	0x58024400
 800982c:	007a1200 	.word	0x007a1200

08009830 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009834:	f7fd ffd4 	bl	80077e0 <HAL_RCC_GetHCLKFreq>
 8009838:	4602      	mov	r2, r0
 800983a:	4b06      	ldr	r3, [pc, #24]	@ (8009854 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800983c:	6a1b      	ldr	r3, [r3, #32]
 800983e:	091b      	lsrs	r3, r3, #4
 8009840:	f003 0307 	and.w	r3, r3, #7
 8009844:	4904      	ldr	r1, [pc, #16]	@ (8009858 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009846:	5ccb      	ldrb	r3, [r1, r3]
 8009848:	f003 031f 	and.w	r3, r3, #31
 800984c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009850:	4618      	mov	r0, r3
 8009852:	bd80      	pop	{r7, pc}
 8009854:	58024400 	.word	0x58024400
 8009858:	08013ff8 	.word	0x08013ff8

0800985c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800985c:	b480      	push	{r7}
 800985e:	b089      	sub	sp, #36	@ 0x24
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009864:	4ba1      	ldr	r3, [pc, #644]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009868:	f003 0303 	and.w	r3, r3, #3
 800986c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800986e:	4b9f      	ldr	r3, [pc, #636]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009872:	0b1b      	lsrs	r3, r3, #12
 8009874:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009878:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800987a:	4b9c      	ldr	r3, [pc, #624]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800987c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800987e:	091b      	lsrs	r3, r3, #4
 8009880:	f003 0301 	and.w	r3, r3, #1
 8009884:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009886:	4b99      	ldr	r3, [pc, #612]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800988a:	08db      	lsrs	r3, r3, #3
 800988c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009890:	693a      	ldr	r2, [r7, #16]
 8009892:	fb02 f303 	mul.w	r3, r2, r3
 8009896:	ee07 3a90 	vmov	s15, r3
 800989a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800989e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	f000 8111 	beq.w	8009acc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80098aa:	69bb      	ldr	r3, [r7, #24]
 80098ac:	2b02      	cmp	r3, #2
 80098ae:	f000 8083 	beq.w	80099b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80098b2:	69bb      	ldr	r3, [r7, #24]
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	f200 80a1 	bhi.w	80099fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80098ba:	69bb      	ldr	r3, [r7, #24]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d003      	beq.n	80098c8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80098c0:	69bb      	ldr	r3, [r7, #24]
 80098c2:	2b01      	cmp	r3, #1
 80098c4:	d056      	beq.n	8009974 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80098c6:	e099      	b.n	80099fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098c8:	4b88      	ldr	r3, [pc, #544]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f003 0320 	and.w	r3, r3, #32
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d02d      	beq.n	8009930 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80098d4:	4b85      	ldr	r3, [pc, #532]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	08db      	lsrs	r3, r3, #3
 80098da:	f003 0303 	and.w	r3, r3, #3
 80098de:	4a84      	ldr	r2, [pc, #528]	@ (8009af0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80098e0:	fa22 f303 	lsr.w	r3, r2, r3
 80098e4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	ee07 3a90 	vmov	s15, r3
 80098ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	ee07 3a90 	vmov	s15, r3
 80098f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098fe:	4b7b      	ldr	r3, [pc, #492]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009906:	ee07 3a90 	vmov	s15, r3
 800990a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800990e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009912:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009916:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800991a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800991e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009922:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800992a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800992e:	e087      	b.n	8009a40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	ee07 3a90 	vmov	s15, r3
 8009936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800993a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800993e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009942:	4b6a      	ldr	r3, [pc, #424]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800994a:	ee07 3a90 	vmov	s15, r3
 800994e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009952:	ed97 6a03 	vldr	s12, [r7, #12]
 8009956:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800995a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800995e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009962:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009966:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800996a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800996e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009972:	e065      	b.n	8009a40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	ee07 3a90 	vmov	s15, r3
 800997a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800997e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009afc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009982:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009986:	4b59      	ldr	r3, [pc, #356]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800998a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800998e:	ee07 3a90 	vmov	s15, r3
 8009992:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009996:	ed97 6a03 	vldr	s12, [r7, #12]
 800999a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800999e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80099aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80099b6:	e043      	b.n	8009a40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	ee07 3a90 	vmov	s15, r3
 80099be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099c2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009b00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80099c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099ca:	4b48      	ldr	r3, [pc, #288]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80099cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099d2:	ee07 3a90 	vmov	s15, r3
 80099d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099da:	ed97 6a03 	vldr	s12, [r7, #12]
 80099de:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80099e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80099ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80099fa:	e021      	b.n	8009a40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	ee07 3a90 	vmov	s15, r3
 8009a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a06:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009afc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a0e:	4b37      	ldr	r3, [pc, #220]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a16:	ee07 3a90 	vmov	s15, r3
 8009a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a22:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009a3e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009a40:	4b2a      	ldr	r3, [pc, #168]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a44:	0a5b      	lsrs	r3, r3, #9
 8009a46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a4a:	ee07 3a90 	vmov	s15, r3
 8009a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009a56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009a5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009a5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a66:	ee17 2a90 	vmov	r2, s15
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009a6e:	4b1f      	ldr	r3, [pc, #124]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a72:	0c1b      	lsrs	r3, r3, #16
 8009a74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a78:	ee07 3a90 	vmov	s15, r3
 8009a7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009a84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009a88:	edd7 6a07 	vldr	s13, [r7, #28]
 8009a8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a94:	ee17 2a90 	vmov	r2, s15
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009a9c:	4b13      	ldr	r3, [pc, #76]	@ (8009aec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aa0:	0e1b      	lsrs	r3, r3, #24
 8009aa2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009aa6:	ee07 3a90 	vmov	s15, r3
 8009aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009aae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009ab2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ab6:	edd7 6a07 	vldr	s13, [r7, #28]
 8009aba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ac2:	ee17 2a90 	vmov	r2, s15
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009aca:	e008      	b.n	8009ade <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2200      	movs	r2, #0
 8009adc:	609a      	str	r2, [r3, #8]
}
 8009ade:	bf00      	nop
 8009ae0:	3724      	adds	r7, #36	@ 0x24
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	58024400 	.word	0x58024400
 8009af0:	03d09000 	.word	0x03d09000
 8009af4:	46000000 	.word	0x46000000
 8009af8:	4c742400 	.word	0x4c742400
 8009afc:	4a742400 	.word	0x4a742400
 8009b00:	4af42400 	.word	0x4af42400

08009b04 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b089      	sub	sp, #36	@ 0x24
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b0c:	4ba1      	ldr	r3, [pc, #644]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b10:	f003 0303 	and.w	r3, r3, #3
 8009b14:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009b16:	4b9f      	ldr	r3, [pc, #636]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b1a:	0d1b      	lsrs	r3, r3, #20
 8009b1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009b20:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009b22:	4b9c      	ldr	r3, [pc, #624]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b26:	0a1b      	lsrs	r3, r3, #8
 8009b28:	f003 0301 	and.w	r3, r3, #1
 8009b2c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009b2e:	4b99      	ldr	r3, [pc, #612]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b32:	08db      	lsrs	r3, r3, #3
 8009b34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009b38:	693a      	ldr	r2, [r7, #16]
 8009b3a:	fb02 f303 	mul.w	r3, r2, r3
 8009b3e:	ee07 3a90 	vmov	s15, r3
 8009b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b46:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	f000 8111 	beq.w	8009d74 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009b52:	69bb      	ldr	r3, [r7, #24]
 8009b54:	2b02      	cmp	r3, #2
 8009b56:	f000 8083 	beq.w	8009c60 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009b5a:	69bb      	ldr	r3, [r7, #24]
 8009b5c:	2b02      	cmp	r3, #2
 8009b5e:	f200 80a1 	bhi.w	8009ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009b62:	69bb      	ldr	r3, [r7, #24]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d003      	beq.n	8009b70 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009b68:	69bb      	ldr	r3, [r7, #24]
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d056      	beq.n	8009c1c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009b6e:	e099      	b.n	8009ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b70:	4b88      	ldr	r3, [pc, #544]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f003 0320 	and.w	r3, r3, #32
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d02d      	beq.n	8009bd8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009b7c:	4b85      	ldr	r3, [pc, #532]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	08db      	lsrs	r3, r3, #3
 8009b82:	f003 0303 	and.w	r3, r3, #3
 8009b86:	4a84      	ldr	r2, [pc, #528]	@ (8009d98 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009b88:	fa22 f303 	lsr.w	r3, r2, r3
 8009b8c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	ee07 3a90 	vmov	s15, r3
 8009b94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	ee07 3a90 	vmov	s15, r3
 8009b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ba6:	4b7b      	ldr	r3, [pc, #492]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bae:	ee07 3a90 	vmov	s15, r3
 8009bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bd2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009bd6:	e087      	b.n	8009ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	ee07 3a90 	vmov	s15, r3
 8009bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009be2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009be6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bea:	4b6a      	ldr	r3, [pc, #424]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bf2:	ee07 3a90 	vmov	s15, r3
 8009bf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bfe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c1a:	e065      	b.n	8009ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	ee07 3a90 	vmov	s15, r3
 8009c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c26:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009c2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c2e:	4b59      	ldr	r3, [pc, #356]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c36:	ee07 3a90 	vmov	s15, r3
 8009c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c42:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c5e:	e043      	b.n	8009ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009c60:	697b      	ldr	r3, [r7, #20]
 8009c62:	ee07 3a90 	vmov	s15, r3
 8009c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c6a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009da8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009c6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c72:	4b48      	ldr	r3, [pc, #288]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c7a:	ee07 3a90 	vmov	s15, r3
 8009c7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c82:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c86:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ca2:	e021      	b.n	8009ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	ee07 3a90 	vmov	s15, r3
 8009caa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009cb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009cb6:	4b37      	ldr	r3, [pc, #220]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cbe:	ee07 3a90 	vmov	s15, r3
 8009cc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009cc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009cca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009cce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009cd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009cd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009cda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ce2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ce6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009ce8:	4b2a      	ldr	r3, [pc, #168]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cec:	0a5b      	lsrs	r3, r3, #9
 8009cee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cf2:	ee07 3a90 	vmov	s15, r3
 8009cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cfa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009cfe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d02:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d0e:	ee17 2a90 	vmov	r2, s15
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009d16:	4b1f      	ldr	r3, [pc, #124]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d1a:	0c1b      	lsrs	r3, r3, #16
 8009d1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d20:	ee07 3a90 	vmov	s15, r3
 8009d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d30:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d3c:	ee17 2a90 	vmov	r2, s15
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009d44:	4b13      	ldr	r3, [pc, #76]	@ (8009d94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d48:	0e1b      	lsrs	r3, r3, #24
 8009d4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d4e:	ee07 3a90 	vmov	s15, r3
 8009d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d6a:	ee17 2a90 	vmov	r2, s15
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009d72:	e008      	b.n	8009d86 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2200      	movs	r2, #0
 8009d78:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	609a      	str	r2, [r3, #8]
}
 8009d86:	bf00      	nop
 8009d88:	3724      	adds	r7, #36	@ 0x24
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	58024400 	.word	0x58024400
 8009d98:	03d09000 	.word	0x03d09000
 8009d9c:	46000000 	.word	0x46000000
 8009da0:	4c742400 	.word	0x4c742400
 8009da4:	4a742400 	.word	0x4a742400
 8009da8:	4af42400 	.word	0x4af42400

08009dac <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b089      	sub	sp, #36	@ 0x24
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009db4:	4ba0      	ldr	r3, [pc, #640]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db8:	f003 0303 	and.w	r3, r3, #3
 8009dbc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009dbe:	4b9e      	ldr	r3, [pc, #632]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dc2:	091b      	lsrs	r3, r3, #4
 8009dc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009dc8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009dca:	4b9b      	ldr	r3, [pc, #620]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dce:	f003 0301 	and.w	r3, r3, #1
 8009dd2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009dd4:	4b98      	ldr	r3, [pc, #608]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dd8:	08db      	lsrs	r3, r3, #3
 8009dda:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009dde:	693a      	ldr	r2, [r7, #16]
 8009de0:	fb02 f303 	mul.w	r3, r2, r3
 8009de4:	ee07 3a90 	vmov	s15, r3
 8009de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dec:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	f000 8111 	beq.w	800a01a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009df8:	69bb      	ldr	r3, [r7, #24]
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	f000 8083 	beq.w	8009f06 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009e00:	69bb      	ldr	r3, [r7, #24]
 8009e02:	2b02      	cmp	r3, #2
 8009e04:	f200 80a1 	bhi.w	8009f4a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009e08:	69bb      	ldr	r3, [r7, #24]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d003      	beq.n	8009e16 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	2b01      	cmp	r3, #1
 8009e12:	d056      	beq.n	8009ec2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009e14:	e099      	b.n	8009f4a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e16:	4b88      	ldr	r3, [pc, #544]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f003 0320 	and.w	r3, r3, #32
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d02d      	beq.n	8009e7e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009e22:	4b85      	ldr	r3, [pc, #532]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	08db      	lsrs	r3, r3, #3
 8009e28:	f003 0303 	and.w	r3, r3, #3
 8009e2c:	4a83      	ldr	r2, [pc, #524]	@ (800a03c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8009e32:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	ee07 3a90 	vmov	s15, r3
 8009e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	ee07 3a90 	vmov	s15, r3
 8009e44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e4c:	4b7a      	ldr	r3, [pc, #488]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e54:	ee07 3a90 	vmov	s15, r3
 8009e58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e5c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e60:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009e64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e78:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009e7c:	e087      	b.n	8009f8e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	ee07 3a90 	vmov	s15, r3
 8009e84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e88:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009e8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e90:	4b69      	ldr	r3, [pc, #420]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e98:	ee07 3a90 	vmov	s15, r3
 8009e9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ea0:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ea4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009ea8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009eac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009eb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009eb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009eb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ebc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ec0:	e065      	b.n	8009f8e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	ee07 3a90 	vmov	s15, r3
 8009ec8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ecc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800a048 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009ed0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ed4:	4b58      	ldr	r3, [pc, #352]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009edc:	ee07 3a90 	vmov	s15, r3
 8009ee0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ee4:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ee8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009eec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ef0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ef4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ef8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009efc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f00:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f04:	e043      	b.n	8009f8e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	ee07 3a90 	vmov	s15, r3
 8009f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f10:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800a04c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009f14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f18:	4b47      	ldr	r3, [pc, #284]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f20:	ee07 3a90 	vmov	s15, r3
 8009f24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f28:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f2c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009f30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f44:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f48:	e021      	b.n	8009f8e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	ee07 3a90 	vmov	s15, r3
 8009f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f54:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009f58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f5c:	4b36      	ldr	r3, [pc, #216]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f64:	ee07 3a90 	vmov	s15, r3
 8009f68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f6c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f70:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009f74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f7c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f88:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f8c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009f8e:	4b2a      	ldr	r3, [pc, #168]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f92:	0a5b      	lsrs	r3, r3, #9
 8009f94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f98:	ee07 3a90 	vmov	s15, r3
 8009f9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fa0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009fa4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fa8:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fb4:	ee17 2a90 	vmov	r2, s15
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009fbc:	4b1e      	ldr	r3, [pc, #120]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fc0:	0c1b      	lsrs	r3, r3, #16
 8009fc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fc6:	ee07 3a90 	vmov	s15, r3
 8009fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009fd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fe2:	ee17 2a90 	vmov	r2, s15
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009fea:	4b13      	ldr	r3, [pc, #76]	@ (800a038 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fee:	0e1b      	lsrs	r3, r3, #24
 8009ff0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ff4:	ee07 3a90 	vmov	s15, r3
 8009ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ffc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a000:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a004:	edd7 6a07 	vldr	s13, [r7, #28]
 800a008:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a00c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a010:	ee17 2a90 	vmov	r2, s15
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a018:	e008      	b.n	800a02c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2200      	movs	r2, #0
 800a01e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2200      	movs	r2, #0
 800a024:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2200      	movs	r2, #0
 800a02a:	609a      	str	r2, [r3, #8]
}
 800a02c:	bf00      	nop
 800a02e:	3724      	adds	r7, #36	@ 0x24
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr
 800a038:	58024400 	.word	0x58024400
 800a03c:	03d09000 	.word	0x03d09000
 800a040:	46000000 	.word	0x46000000
 800a044:	4c742400 	.word	0x4c742400
 800a048:	4a742400 	.word	0x4a742400
 800a04c:	4af42400 	.word	0x4af42400

0800a050 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b084      	sub	sp, #16
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a05a:	2300      	movs	r3, #0
 800a05c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a05e:	4b53      	ldr	r3, [pc, #332]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a062:	f003 0303 	and.w	r3, r3, #3
 800a066:	2b03      	cmp	r3, #3
 800a068:	d101      	bne.n	800a06e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	e099      	b.n	800a1a2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a06e:	4b4f      	ldr	r3, [pc, #316]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a4e      	ldr	r2, [pc, #312]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a074:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a078:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a07a:	f7f7 ffdf 	bl	800203c <HAL_GetTick>
 800a07e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a080:	e008      	b.n	800a094 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a082:	f7f7 ffdb 	bl	800203c <HAL_GetTick>
 800a086:	4602      	mov	r2, r0
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	1ad3      	subs	r3, r2, r3
 800a08c:	2b02      	cmp	r3, #2
 800a08e:	d901      	bls.n	800a094 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a090:	2303      	movs	r3, #3
 800a092:	e086      	b.n	800a1a2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a094:	4b45      	ldr	r3, [pc, #276]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d1f0      	bne.n	800a082 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a0a0:	4b42      	ldr	r3, [pc, #264]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0a4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	031b      	lsls	r3, r3, #12
 800a0ae:	493f      	ldr	r1, [pc, #252]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	628b      	str	r3, [r1, #40]	@ 0x28
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	3b01      	subs	r3, #1
 800a0ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	3b01      	subs	r3, #1
 800a0c4:	025b      	lsls	r3, r3, #9
 800a0c6:	b29b      	uxth	r3, r3
 800a0c8:	431a      	orrs	r2, r3
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	041b      	lsls	r3, r3, #16
 800a0d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a0d6:	431a      	orrs	r2, r3
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	691b      	ldr	r3, [r3, #16]
 800a0dc:	3b01      	subs	r3, #1
 800a0de:	061b      	lsls	r3, r3, #24
 800a0e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a0e4:	4931      	ldr	r1, [pc, #196]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a0ea:	4b30      	ldr	r3, [pc, #192]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a0ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	695b      	ldr	r3, [r3, #20]
 800a0f6:	492d      	ldr	r1, [pc, #180]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a0fc:	4b2b      	ldr	r3, [pc, #172]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a0fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a100:	f023 0220 	bic.w	r2, r3, #32
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	699b      	ldr	r3, [r3, #24]
 800a108:	4928      	ldr	r1, [pc, #160]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a10a:	4313      	orrs	r3, r2
 800a10c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a10e:	4b27      	ldr	r3, [pc, #156]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a112:	4a26      	ldr	r2, [pc, #152]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a114:	f023 0310 	bic.w	r3, r3, #16
 800a118:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a11a:	4b24      	ldr	r3, [pc, #144]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a11c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a11e:	4b24      	ldr	r3, [pc, #144]	@ (800a1b0 <RCCEx_PLL2_Config+0x160>)
 800a120:	4013      	ands	r3, r2
 800a122:	687a      	ldr	r2, [r7, #4]
 800a124:	69d2      	ldr	r2, [r2, #28]
 800a126:	00d2      	lsls	r2, r2, #3
 800a128:	4920      	ldr	r1, [pc, #128]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a12a:	4313      	orrs	r3, r2
 800a12c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a12e:	4b1f      	ldr	r3, [pc, #124]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a132:	4a1e      	ldr	r2, [pc, #120]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a134:	f043 0310 	orr.w	r3, r3, #16
 800a138:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d106      	bne.n	800a14e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a140:	4b1a      	ldr	r3, [pc, #104]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a144:	4a19      	ldr	r2, [pc, #100]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a146:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a14a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a14c:	e00f      	b.n	800a16e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	2b01      	cmp	r3, #1
 800a152:	d106      	bne.n	800a162 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a154:	4b15      	ldr	r3, [pc, #84]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a158:	4a14      	ldr	r2, [pc, #80]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a15a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a15e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a160:	e005      	b.n	800a16e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a162:	4b12      	ldr	r3, [pc, #72]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a166:	4a11      	ldr	r2, [pc, #68]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a168:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a16c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a16e:	4b0f      	ldr	r3, [pc, #60]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	4a0e      	ldr	r2, [pc, #56]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a174:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a178:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a17a:	f7f7 ff5f 	bl	800203c <HAL_GetTick>
 800a17e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a180:	e008      	b.n	800a194 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a182:	f7f7 ff5b 	bl	800203c <HAL_GetTick>
 800a186:	4602      	mov	r2, r0
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	1ad3      	subs	r3, r2, r3
 800a18c:	2b02      	cmp	r3, #2
 800a18e:	d901      	bls.n	800a194 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a190:	2303      	movs	r3, #3
 800a192:	e006      	b.n	800a1a2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a194:	4b05      	ldr	r3, [pc, #20]	@ (800a1ac <RCCEx_PLL2_Config+0x15c>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d0f0      	beq.n	800a182 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a1a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3710      	adds	r7, #16
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
 800a1aa:	bf00      	nop
 800a1ac:	58024400 	.word	0x58024400
 800a1b0:	ffff0007 	.word	0xffff0007

0800a1b4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b084      	sub	sp, #16
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
 800a1bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a1c2:	4b53      	ldr	r3, [pc, #332]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a1c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1c6:	f003 0303 	and.w	r3, r3, #3
 800a1ca:	2b03      	cmp	r3, #3
 800a1cc:	d101      	bne.n	800a1d2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e099      	b.n	800a306 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a1d2:	4b4f      	ldr	r3, [pc, #316]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a4e      	ldr	r2, [pc, #312]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a1d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1de:	f7f7 ff2d 	bl	800203c <HAL_GetTick>
 800a1e2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a1e4:	e008      	b.n	800a1f8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a1e6:	f7f7 ff29 	bl	800203c <HAL_GetTick>
 800a1ea:	4602      	mov	r2, r0
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	1ad3      	subs	r3, r2, r3
 800a1f0:	2b02      	cmp	r3, #2
 800a1f2:	d901      	bls.n	800a1f8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a1f4:	2303      	movs	r3, #3
 800a1f6:	e086      	b.n	800a306 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a1f8:	4b45      	ldr	r3, [pc, #276]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a200:	2b00      	cmp	r3, #0
 800a202:	d1f0      	bne.n	800a1e6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a204:	4b42      	ldr	r3, [pc, #264]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a208:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	051b      	lsls	r3, r3, #20
 800a212:	493f      	ldr	r1, [pc, #252]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a214:	4313      	orrs	r3, r2
 800a216:	628b      	str	r3, [r1, #40]	@ 0x28
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	3b01      	subs	r3, #1
 800a21e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	689b      	ldr	r3, [r3, #8]
 800a226:	3b01      	subs	r3, #1
 800a228:	025b      	lsls	r3, r3, #9
 800a22a:	b29b      	uxth	r3, r3
 800a22c:	431a      	orrs	r2, r3
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	68db      	ldr	r3, [r3, #12]
 800a232:	3b01      	subs	r3, #1
 800a234:	041b      	lsls	r3, r3, #16
 800a236:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a23a:	431a      	orrs	r2, r3
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	691b      	ldr	r3, [r3, #16]
 800a240:	3b01      	subs	r3, #1
 800a242:	061b      	lsls	r3, r3, #24
 800a244:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a248:	4931      	ldr	r1, [pc, #196]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a24a:	4313      	orrs	r3, r2
 800a24c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a24e:	4b30      	ldr	r3, [pc, #192]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a252:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	695b      	ldr	r3, [r3, #20]
 800a25a:	492d      	ldr	r1, [pc, #180]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a25c:	4313      	orrs	r3, r2
 800a25e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a260:	4b2b      	ldr	r3, [pc, #172]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a264:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	699b      	ldr	r3, [r3, #24]
 800a26c:	4928      	ldr	r1, [pc, #160]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a26e:	4313      	orrs	r3, r2
 800a270:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a272:	4b27      	ldr	r3, [pc, #156]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a276:	4a26      	ldr	r2, [pc, #152]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a278:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a27c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a27e:	4b24      	ldr	r3, [pc, #144]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a280:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a282:	4b24      	ldr	r3, [pc, #144]	@ (800a314 <RCCEx_PLL3_Config+0x160>)
 800a284:	4013      	ands	r3, r2
 800a286:	687a      	ldr	r2, [r7, #4]
 800a288:	69d2      	ldr	r2, [r2, #28]
 800a28a:	00d2      	lsls	r2, r2, #3
 800a28c:	4920      	ldr	r1, [pc, #128]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a28e:	4313      	orrs	r3, r2
 800a290:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a292:	4b1f      	ldr	r3, [pc, #124]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a296:	4a1e      	ldr	r2, [pc, #120]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a29c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d106      	bne.n	800a2b2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a2a4:	4b1a      	ldr	r3, [pc, #104]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a2a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2a8:	4a19      	ldr	r2, [pc, #100]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a2aa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a2ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a2b0:	e00f      	b.n	800a2d2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d106      	bne.n	800a2c6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a2b8:	4b15      	ldr	r3, [pc, #84]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a2ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2bc:	4a14      	ldr	r2, [pc, #80]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a2be:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a2c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a2c4:	e005      	b.n	800a2d2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a2c6:	4b12      	ldr	r3, [pc, #72]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a2c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ca:	4a11      	ldr	r2, [pc, #68]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a2cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a2d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a2d2:	4b0f      	ldr	r3, [pc, #60]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4a0e      	ldr	r2, [pc, #56]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a2d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a2dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2de:	f7f7 fead 	bl	800203c <HAL_GetTick>
 800a2e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a2e4:	e008      	b.n	800a2f8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a2e6:	f7f7 fea9 	bl	800203c <HAL_GetTick>
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	1ad3      	subs	r3, r2, r3
 800a2f0:	2b02      	cmp	r3, #2
 800a2f2:	d901      	bls.n	800a2f8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a2f4:	2303      	movs	r3, #3
 800a2f6:	e006      	b.n	800a306 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a2f8:	4b05      	ldr	r3, [pc, #20]	@ (800a310 <RCCEx_PLL3_Config+0x15c>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a300:	2b00      	cmp	r3, #0
 800a302:	d0f0      	beq.n	800a2e6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a304:	7bfb      	ldrb	r3, [r7, #15]
}
 800a306:	4618      	mov	r0, r3
 800a308:	3710      	adds	r7, #16
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	bf00      	nop
 800a310:	58024400 	.word	0x58024400
 800a314:	ffff0007 	.word	0xffff0007

0800a318 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b082      	sub	sp, #8
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d101      	bne.n	800a32a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a326:	2301      	movs	r3, #1
 800a328:	e049      	b.n	800a3be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a330:	b2db      	uxtb	r3, r3
 800a332:	2b00      	cmp	r3, #0
 800a334:	d106      	bne.n	800a344 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2200      	movs	r2, #0
 800a33a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 f841 	bl	800a3c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2202      	movs	r2, #2
 800a348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	3304      	adds	r3, #4
 800a354:	4619      	mov	r1, r3
 800a356:	4610      	mov	r0, r2
 800a358:	f000 f9e8 	bl	800a72c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2201      	movs	r2, #1
 800a360:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2201      	movs	r2, #1
 800a368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2201      	movs	r2, #1
 800a370:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2201      	movs	r2, #1
 800a378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2201      	movs	r2, #1
 800a380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2201      	movs	r2, #1
 800a388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2201      	movs	r2, #1
 800a390:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2201      	movs	r2, #1
 800a3a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2201      	movs	r2, #1
 800a3b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a3bc:	2300      	movs	r3, #0
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3708      	adds	r7, #8
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}

0800a3c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a3c6:	b480      	push	{r7}
 800a3c8:	b083      	sub	sp, #12
 800a3ca:	af00      	add	r7, sp, #0
 800a3cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a3ce:	bf00      	nop
 800a3d0:	370c      	adds	r7, #12
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr
	...

0800a3dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b085      	sub	sp, #20
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a3ea:	b2db      	uxtb	r3, r3
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d001      	beq.n	800a3f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	e054      	b.n	800a49e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2202      	movs	r2, #2
 800a3f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	68da      	ldr	r2, [r3, #12]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f042 0201 	orr.w	r2, r2, #1
 800a40a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4a26      	ldr	r2, [pc, #152]	@ (800a4ac <HAL_TIM_Base_Start_IT+0xd0>)
 800a412:	4293      	cmp	r3, r2
 800a414:	d022      	beq.n	800a45c <HAL_TIM_Base_Start_IT+0x80>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a41e:	d01d      	beq.n	800a45c <HAL_TIM_Base_Start_IT+0x80>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	4a22      	ldr	r2, [pc, #136]	@ (800a4b0 <HAL_TIM_Base_Start_IT+0xd4>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d018      	beq.n	800a45c <HAL_TIM_Base_Start_IT+0x80>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4a21      	ldr	r2, [pc, #132]	@ (800a4b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d013      	beq.n	800a45c <HAL_TIM_Base_Start_IT+0x80>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	4a1f      	ldr	r2, [pc, #124]	@ (800a4b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d00e      	beq.n	800a45c <HAL_TIM_Base_Start_IT+0x80>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4a1e      	ldr	r2, [pc, #120]	@ (800a4bc <HAL_TIM_Base_Start_IT+0xe0>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d009      	beq.n	800a45c <HAL_TIM_Base_Start_IT+0x80>
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a1c      	ldr	r2, [pc, #112]	@ (800a4c0 <HAL_TIM_Base_Start_IT+0xe4>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d004      	beq.n	800a45c <HAL_TIM_Base_Start_IT+0x80>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a1b      	ldr	r2, [pc, #108]	@ (800a4c4 <HAL_TIM_Base_Start_IT+0xe8>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d115      	bne.n	800a488 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	689a      	ldr	r2, [r3, #8]
 800a462:	4b19      	ldr	r3, [pc, #100]	@ (800a4c8 <HAL_TIM_Base_Start_IT+0xec>)
 800a464:	4013      	ands	r3, r2
 800a466:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2b06      	cmp	r3, #6
 800a46c:	d015      	beq.n	800a49a <HAL_TIM_Base_Start_IT+0xbe>
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a474:	d011      	beq.n	800a49a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	681a      	ldr	r2, [r3, #0]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f042 0201 	orr.w	r2, r2, #1
 800a484:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a486:	e008      	b.n	800a49a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	681a      	ldr	r2, [r3, #0]
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f042 0201 	orr.w	r2, r2, #1
 800a496:	601a      	str	r2, [r3, #0]
 800a498:	e000      	b.n	800a49c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a49a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a49c:	2300      	movs	r3, #0
}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	3714      	adds	r7, #20
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a8:	4770      	bx	lr
 800a4aa:	bf00      	nop
 800a4ac:	40010000 	.word	0x40010000
 800a4b0:	40000400 	.word	0x40000400
 800a4b4:	40000800 	.word	0x40000800
 800a4b8:	40000c00 	.word	0x40000c00
 800a4bc:	40010400 	.word	0x40010400
 800a4c0:	40001800 	.word	0x40001800
 800a4c4:	40014000 	.word	0x40014000
 800a4c8:	00010007 	.word	0x00010007

0800a4cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b084      	sub	sp, #16
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	68db      	ldr	r3, [r3, #12]
 800a4da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	691b      	ldr	r3, [r3, #16]
 800a4e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	f003 0302 	and.w	r3, r3, #2
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d020      	beq.n	800a530 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f003 0302 	and.w	r3, r3, #2
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d01b      	beq.n	800a530 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f06f 0202 	mvn.w	r2, #2
 800a500:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2201      	movs	r2, #1
 800a506:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	699b      	ldr	r3, [r3, #24]
 800a50e:	f003 0303 	and.w	r3, r3, #3
 800a512:	2b00      	cmp	r3, #0
 800a514:	d003      	beq.n	800a51e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f000 f8e9 	bl	800a6ee <HAL_TIM_IC_CaptureCallback>
 800a51c:	e005      	b.n	800a52a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f000 f8db 	bl	800a6da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f000 f8ec 	bl	800a702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	f003 0304 	and.w	r3, r3, #4
 800a536:	2b00      	cmp	r3, #0
 800a538:	d020      	beq.n	800a57c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	f003 0304 	and.w	r3, r3, #4
 800a540:	2b00      	cmp	r3, #0
 800a542:	d01b      	beq.n	800a57c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f06f 0204 	mvn.w	r2, #4
 800a54c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2202      	movs	r2, #2
 800a552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	699b      	ldr	r3, [r3, #24]
 800a55a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d003      	beq.n	800a56a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 f8c3 	bl	800a6ee <HAL_TIM_IC_CaptureCallback>
 800a568:	e005      	b.n	800a576 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f000 f8b5 	bl	800a6da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f000 f8c6 	bl	800a702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	f003 0308 	and.w	r3, r3, #8
 800a582:	2b00      	cmp	r3, #0
 800a584:	d020      	beq.n	800a5c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f003 0308 	and.w	r3, r3, #8
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d01b      	beq.n	800a5c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f06f 0208 	mvn.w	r2, #8
 800a598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2204      	movs	r2, #4
 800a59e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	69db      	ldr	r3, [r3, #28]
 800a5a6:	f003 0303 	and.w	r3, r3, #3
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d003      	beq.n	800a5b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 f89d 	bl	800a6ee <HAL_TIM_IC_CaptureCallback>
 800a5b4:	e005      	b.n	800a5c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f000 f88f 	bl	800a6da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f000 f8a0 	bl	800a702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	f003 0310 	and.w	r3, r3, #16
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d020      	beq.n	800a614 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	f003 0310 	and.w	r3, r3, #16
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d01b      	beq.n	800a614 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f06f 0210 	mvn.w	r2, #16
 800a5e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2208      	movs	r2, #8
 800a5ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	69db      	ldr	r3, [r3, #28]
 800a5f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d003      	beq.n	800a602 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f000 f877 	bl	800a6ee <HAL_TIM_IC_CaptureCallback>
 800a600:	e005      	b.n	800a60e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f000 f869 	bl	800a6da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 f87a 	bl	800a702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2200      	movs	r2, #0
 800a612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	f003 0301 	and.w	r3, r3, #1
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d00c      	beq.n	800a638 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	f003 0301 	and.w	r3, r3, #1
 800a624:	2b00      	cmp	r3, #0
 800a626:	d007      	beq.n	800a638 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f06f 0201 	mvn.w	r2, #1
 800a630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f7f6 fd32 	bl	800109c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d104      	bne.n	800a64c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d00c      	beq.n	800a666 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a652:	2b00      	cmp	r3, #0
 800a654:	d007      	beq.n	800a666 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a65e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 f913 	bl	800a88c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d00c      	beq.n	800a68a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a676:	2b00      	cmp	r3, #0
 800a678:	d007      	beq.n	800a68a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a684:	6878      	ldr	r0, [r7, #4]
 800a686:	f000 f90b 	bl	800a8a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a690:	2b00      	cmp	r3, #0
 800a692:	d00c      	beq.n	800a6ae <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d007      	beq.n	800a6ae <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a6a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a6a8:	6878      	ldr	r0, [r7, #4]
 800a6aa:	f000 f834 	bl	800a716 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	f003 0320 	and.w	r3, r3, #32
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d00c      	beq.n	800a6d2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	f003 0320 	and.w	r3, r3, #32
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d007      	beq.n	800a6d2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f06f 0220 	mvn.w	r2, #32
 800a6ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f000 f8d3 	bl	800a878 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a6d2:	bf00      	nop
 800a6d4:	3710      	adds	r7, #16
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a6da:	b480      	push	{r7}
 800a6dc:	b083      	sub	sp, #12
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a6e2:	bf00      	nop
 800a6e4:	370c      	adds	r7, #12
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ec:	4770      	bx	lr

0800a6ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a6ee:	b480      	push	{r7}
 800a6f0:	b083      	sub	sp, #12
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a6f6:	bf00      	nop
 800a6f8:	370c      	adds	r7, #12
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a700:	4770      	bx	lr

0800a702 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a702:	b480      	push	{r7}
 800a704:	b083      	sub	sp, #12
 800a706:	af00      	add	r7, sp, #0
 800a708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a70a:	bf00      	nop
 800a70c:	370c      	adds	r7, #12
 800a70e:	46bd      	mov	sp, r7
 800a710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a714:	4770      	bx	lr

0800a716 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a716:	b480      	push	{r7}
 800a718:	b083      	sub	sp, #12
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a71e:	bf00      	nop
 800a720:	370c      	adds	r7, #12
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr
	...

0800a72c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b085      	sub	sp, #20
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	4a46      	ldr	r2, [pc, #280]	@ (800a858 <TIM_Base_SetConfig+0x12c>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d013      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a74a:	d00f      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	4a43      	ldr	r2, [pc, #268]	@ (800a85c <TIM_Base_SetConfig+0x130>)
 800a750:	4293      	cmp	r3, r2
 800a752:	d00b      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	4a42      	ldr	r2, [pc, #264]	@ (800a860 <TIM_Base_SetConfig+0x134>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d007      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	4a41      	ldr	r2, [pc, #260]	@ (800a864 <TIM_Base_SetConfig+0x138>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d003      	beq.n	800a76c <TIM_Base_SetConfig+0x40>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	4a40      	ldr	r2, [pc, #256]	@ (800a868 <TIM_Base_SetConfig+0x13c>)
 800a768:	4293      	cmp	r3, r2
 800a76a:	d108      	bne.n	800a77e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a772:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	68fa      	ldr	r2, [r7, #12]
 800a77a:	4313      	orrs	r3, r2
 800a77c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	4a35      	ldr	r2, [pc, #212]	@ (800a858 <TIM_Base_SetConfig+0x12c>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d01f      	beq.n	800a7c6 <TIM_Base_SetConfig+0x9a>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a78c:	d01b      	beq.n	800a7c6 <TIM_Base_SetConfig+0x9a>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	4a32      	ldr	r2, [pc, #200]	@ (800a85c <TIM_Base_SetConfig+0x130>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d017      	beq.n	800a7c6 <TIM_Base_SetConfig+0x9a>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	4a31      	ldr	r2, [pc, #196]	@ (800a860 <TIM_Base_SetConfig+0x134>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d013      	beq.n	800a7c6 <TIM_Base_SetConfig+0x9a>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	4a30      	ldr	r2, [pc, #192]	@ (800a864 <TIM_Base_SetConfig+0x138>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d00f      	beq.n	800a7c6 <TIM_Base_SetConfig+0x9a>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	4a2f      	ldr	r2, [pc, #188]	@ (800a868 <TIM_Base_SetConfig+0x13c>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d00b      	beq.n	800a7c6 <TIM_Base_SetConfig+0x9a>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	4a2e      	ldr	r2, [pc, #184]	@ (800a86c <TIM_Base_SetConfig+0x140>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d007      	beq.n	800a7c6 <TIM_Base_SetConfig+0x9a>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	4a2d      	ldr	r2, [pc, #180]	@ (800a870 <TIM_Base_SetConfig+0x144>)
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d003      	beq.n	800a7c6 <TIM_Base_SetConfig+0x9a>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	4a2c      	ldr	r2, [pc, #176]	@ (800a874 <TIM_Base_SetConfig+0x148>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d108      	bne.n	800a7d8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a7cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	68db      	ldr	r3, [r3, #12]
 800a7d2:	68fa      	ldr	r2, [r7, #12]
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	695b      	ldr	r3, [r3, #20]
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	68fa      	ldr	r2, [r7, #12]
 800a7ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	689a      	ldr	r2, [r3, #8]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	4a16      	ldr	r2, [pc, #88]	@ (800a858 <TIM_Base_SetConfig+0x12c>)
 800a800:	4293      	cmp	r3, r2
 800a802:	d00f      	beq.n	800a824 <TIM_Base_SetConfig+0xf8>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	4a18      	ldr	r2, [pc, #96]	@ (800a868 <TIM_Base_SetConfig+0x13c>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d00b      	beq.n	800a824 <TIM_Base_SetConfig+0xf8>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	4a17      	ldr	r2, [pc, #92]	@ (800a86c <TIM_Base_SetConfig+0x140>)
 800a810:	4293      	cmp	r3, r2
 800a812:	d007      	beq.n	800a824 <TIM_Base_SetConfig+0xf8>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	4a16      	ldr	r2, [pc, #88]	@ (800a870 <TIM_Base_SetConfig+0x144>)
 800a818:	4293      	cmp	r3, r2
 800a81a:	d003      	beq.n	800a824 <TIM_Base_SetConfig+0xf8>
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	4a15      	ldr	r2, [pc, #84]	@ (800a874 <TIM_Base_SetConfig+0x148>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d103      	bne.n	800a82c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	691a      	ldr	r2, [r3, #16]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2201      	movs	r2, #1
 800a830:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	691b      	ldr	r3, [r3, #16]
 800a836:	f003 0301 	and.w	r3, r3, #1
 800a83a:	2b01      	cmp	r3, #1
 800a83c:	d105      	bne.n	800a84a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	691b      	ldr	r3, [r3, #16]
 800a842:	f023 0201 	bic.w	r2, r3, #1
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	611a      	str	r2, [r3, #16]
  }
}
 800a84a:	bf00      	nop
 800a84c:	3714      	adds	r7, #20
 800a84e:	46bd      	mov	sp, r7
 800a850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a854:	4770      	bx	lr
 800a856:	bf00      	nop
 800a858:	40010000 	.word	0x40010000
 800a85c:	40000400 	.word	0x40000400
 800a860:	40000800 	.word	0x40000800
 800a864:	40000c00 	.word	0x40000c00
 800a868:	40010400 	.word	0x40010400
 800a86c:	40014000 	.word	0x40014000
 800a870:	40014400 	.word	0x40014400
 800a874:	40014800 	.word	0x40014800

0800a878 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a878:	b480      	push	{r7}
 800a87a:	b083      	sub	sp, #12
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a880:	bf00      	nop
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a894:	bf00      	nop
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr

0800a8a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a8a8:	bf00      	nop
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b082      	sub	sp, #8
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d101      	bne.n	800a8c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	e042      	b.n	800a94c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d106      	bne.n	800a8de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f7f7 f877 	bl	80019cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2224      	movs	r2, #36	@ 0x24
 800a8e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	681a      	ldr	r2, [r3, #0]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f022 0201 	bic.w	r2, r2, #1
 800a8f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d002      	beq.n	800a904 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f001 fa4a 	bl	800bd98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 fcdf 	bl	800b2c8 <UART_SetConfig>
 800a90a:	4603      	mov	r3, r0
 800a90c:	2b01      	cmp	r3, #1
 800a90e:	d101      	bne.n	800a914 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a910:	2301      	movs	r3, #1
 800a912:	e01b      	b.n	800a94c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	685a      	ldr	r2, [r3, #4]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a922:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	689a      	ldr	r2, [r3, #8]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a932:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	681a      	ldr	r2, [r3, #0]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f042 0201 	orr.w	r2, r2, #1
 800a942:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f001 fac9 	bl	800bedc <UART_CheckIdleState>
 800a94a:	4603      	mov	r3, r0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3708      	adds	r7, #8
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b08a      	sub	sp, #40	@ 0x28
 800a958:	af00      	add	r7, sp, #0
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	60b9      	str	r1, [r7, #8]
 800a95e:	4613      	mov	r3, r2
 800a960:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a968:	2b20      	cmp	r3, #32
 800a96a:	d167      	bne.n	800aa3c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d002      	beq.n	800a978 <HAL_UART_Transmit_DMA+0x24>
 800a972:	88fb      	ldrh	r3, [r7, #6]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d101      	bne.n	800a97c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a978:	2301      	movs	r3, #1
 800a97a:	e060      	b.n	800aa3e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	68ba      	ldr	r2, [r7, #8]
 800a980:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	88fa      	ldrh	r2, [r7, #6]
 800a986:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	88fa      	ldrh	r2, [r7, #6]
 800a98e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2200      	movs	r2, #0
 800a996:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2221      	movs	r2, #33	@ 0x21
 800a99e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d028      	beq.n	800a9fc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9ae:	4a26      	ldr	r2, [pc, #152]	@ (800aa48 <HAL_UART_Transmit_DMA+0xf4>)
 800a9b0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9b6:	4a25      	ldr	r2, [pc, #148]	@ (800aa4c <HAL_UART_Transmit_DMA+0xf8>)
 800a9b8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9be:	4a24      	ldr	r2, [pc, #144]	@ (800aa50 <HAL_UART_Transmit_DMA+0xfc>)
 800a9c0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9d2:	4619      	mov	r1, r3
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	3328      	adds	r3, #40	@ 0x28
 800a9da:	461a      	mov	r2, r3
 800a9dc:	88fb      	ldrh	r3, [r7, #6]
 800a9de:	f7f9 fa77 	bl	8003ed0 <HAL_DMA_Start_IT>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d009      	beq.n	800a9fc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	2210      	movs	r2, #16
 800a9ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	2220      	movs	r2, #32
 800a9f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	e020      	b.n	800aa3e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	2240      	movs	r2, #64	@ 0x40
 800aa02:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	3308      	adds	r3, #8
 800aa0a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa0c:	697b      	ldr	r3, [r7, #20]
 800aa0e:	e853 3f00 	ldrex	r3, [r3]
 800aa12:	613b      	str	r3, [r7, #16]
   return(result);
 800aa14:	693b      	ldr	r3, [r7, #16]
 800aa16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa1a:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	3308      	adds	r3, #8
 800aa22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa24:	623a      	str	r2, [r7, #32]
 800aa26:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa28:	69f9      	ldr	r1, [r7, #28]
 800aa2a:	6a3a      	ldr	r2, [r7, #32]
 800aa2c:	e841 2300 	strex	r3, r2, [r1]
 800aa30:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa32:	69bb      	ldr	r3, [r7, #24]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d1e5      	bne.n	800aa04 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	e000      	b.n	800aa3e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800aa3c:	2302      	movs	r3, #2
  }
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3728      	adds	r7, #40	@ 0x28
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	0800c3a9 	.word	0x0800c3a9
 800aa4c:	0800c43f 	.word	0x0800c43f
 800aa50:	0800c5c1 	.word	0x0800c5c1

0800aa54 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b08a      	sub	sp, #40	@ 0x28
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	60f8      	str	r0, [r7, #12]
 800aa5c:	60b9      	str	r1, [r7, #8]
 800aa5e:	4613      	mov	r3, r2
 800aa60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aa68:	2b20      	cmp	r3, #32
 800aa6a:	d137      	bne.n	800aadc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d002      	beq.n	800aa78 <HAL_UART_Receive_DMA+0x24>
 800aa72:	88fb      	ldrh	r3, [r7, #6]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d101      	bne.n	800aa7c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800aa78:	2301      	movs	r3, #1
 800aa7a:	e030      	b.n	800aade <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4a18      	ldr	r2, [pc, #96]	@ (800aae8 <HAL_UART_Receive_DMA+0x94>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d01f      	beq.n	800aacc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	685b      	ldr	r3, [r3, #4]
 800aa92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d018      	beq.n	800aacc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	e853 3f00 	ldrex	r3, [r3]
 800aaa6:	613b      	str	r3, [r7, #16]
   return(result);
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800aaae:	627b      	str	r3, [r7, #36]	@ 0x24
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	461a      	mov	r2, r3
 800aab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aab8:	623b      	str	r3, [r7, #32]
 800aaba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aabc:	69f9      	ldr	r1, [r7, #28]
 800aabe:	6a3a      	ldr	r2, [r7, #32]
 800aac0:	e841 2300 	strex	r3, r2, [r1]
 800aac4:	61bb      	str	r3, [r7, #24]
   return(result);
 800aac6:	69bb      	ldr	r3, [r7, #24]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d1e6      	bne.n	800aa9a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800aacc:	88fb      	ldrh	r3, [r7, #6]
 800aace:	461a      	mov	r2, r3
 800aad0:	68b9      	ldr	r1, [r7, #8]
 800aad2:	68f8      	ldr	r0, [r7, #12]
 800aad4:	f001 fb1a 	bl	800c10c <UART_Start_Receive_DMA>
 800aad8:	4603      	mov	r3, r0
 800aada:	e000      	b.n	800aade <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800aadc:	2302      	movs	r3, #2
  }
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3728      	adds	r7, #40	@ 0x28
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}
 800aae6:	bf00      	nop
 800aae8:	58000c00 	.word	0x58000c00

0800aaec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b0ba      	sub	sp, #232	@ 0xe8
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	69db      	ldr	r3, [r3, #28]
 800aafa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	689b      	ldr	r3, [r3, #8]
 800ab0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ab12:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ab16:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ab1a:	4013      	ands	r3, r2
 800ab1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ab20:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d11b      	bne.n	800ab60 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ab28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab2c:	f003 0320 	and.w	r3, r3, #32
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d015      	beq.n	800ab60 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ab34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab38:	f003 0320 	and.w	r3, r3, #32
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d105      	bne.n	800ab4c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ab40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d009      	beq.n	800ab60 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	f000 8377 	beq.w	800b244 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	4798      	blx	r3
      }
      return;
 800ab5e:	e371      	b.n	800b244 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ab60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	f000 8123 	beq.w	800adb0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ab6a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ab6e:	4b8d      	ldr	r3, [pc, #564]	@ (800ada4 <HAL_UART_IRQHandler+0x2b8>)
 800ab70:	4013      	ands	r3, r2
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d106      	bne.n	800ab84 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ab76:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ab7a:	4b8b      	ldr	r3, [pc, #556]	@ (800ada8 <HAL_UART_IRQHandler+0x2bc>)
 800ab7c:	4013      	ands	r3, r2
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	f000 8116 	beq.w	800adb0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ab84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab88:	f003 0301 	and.w	r3, r3, #1
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d011      	beq.n	800abb4 <HAL_UART_IRQHandler+0xc8>
 800ab90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d00b      	beq.n	800abb4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	2201      	movs	r2, #1
 800aba2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abaa:	f043 0201 	orr.w	r2, r3, #1
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800abb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abb8:	f003 0302 	and.w	r3, r3, #2
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d011      	beq.n	800abe4 <HAL_UART_IRQHandler+0xf8>
 800abc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abc4:	f003 0301 	and.w	r3, r3, #1
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d00b      	beq.n	800abe4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	2202      	movs	r2, #2
 800abd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abda:	f043 0204 	orr.w	r2, r3, #4
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800abe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abe8:	f003 0304 	and.w	r3, r3, #4
 800abec:	2b00      	cmp	r3, #0
 800abee:	d011      	beq.n	800ac14 <HAL_UART_IRQHandler+0x128>
 800abf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abf4:	f003 0301 	and.w	r3, r3, #1
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d00b      	beq.n	800ac14 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	2204      	movs	r2, #4
 800ac02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac0a:	f043 0202 	orr.w	r2, r3, #2
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ac14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac18:	f003 0308 	and.w	r3, r3, #8
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d017      	beq.n	800ac50 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ac20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac24:	f003 0320 	and.w	r3, r3, #32
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d105      	bne.n	800ac38 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ac2c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ac30:	4b5c      	ldr	r3, [pc, #368]	@ (800ada4 <HAL_UART_IRQHandler+0x2b8>)
 800ac32:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d00b      	beq.n	800ac50 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	2208      	movs	r2, #8
 800ac3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac46:	f043 0208 	orr.w	r2, r3, #8
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ac50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d012      	beq.n	800ac82 <HAL_UART_IRQHandler+0x196>
 800ac5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac60:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d00c      	beq.n	800ac82 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ac70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac78:	f043 0220 	orr.w	r2, r3, #32
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f000 82dd 	beq.w	800b248 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ac8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac92:	f003 0320 	and.w	r3, r3, #32
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d013      	beq.n	800acc2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ac9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac9e:	f003 0320 	and.w	r3, r3, #32
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d105      	bne.n	800acb2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aca6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800acaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d007      	beq.n	800acc2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d003      	beq.n	800acc2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acc8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acd6:	2b40      	cmp	r3, #64	@ 0x40
 800acd8:	d005      	beq.n	800ace6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800acda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800acde:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d054      	beq.n	800ad90 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f001 faf8 	bl	800c2dc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acf6:	2b40      	cmp	r3, #64	@ 0x40
 800acf8:	d146      	bne.n	800ad88 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3308      	adds	r3, #8
 800ad00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ad08:	e853 3f00 	ldrex	r3, [r3]
 800ad0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ad10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ad14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	3308      	adds	r3, #8
 800ad22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ad26:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ad2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ad32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ad36:	e841 2300 	strex	r3, r2, [r1]
 800ad3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ad3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d1d9      	bne.n	800acfa <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d017      	beq.n	800ad80 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad56:	4a15      	ldr	r2, [pc, #84]	@ (800adac <HAL_UART_IRQHandler+0x2c0>)
 800ad58:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad60:	4618      	mov	r0, r3
 800ad62:	f7f9 fe3d 	bl	80049e0 <HAL_DMA_Abort_IT>
 800ad66:	4603      	mov	r3, r0
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d019      	beq.n	800ada0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad74:	687a      	ldr	r2, [r7, #4]
 800ad76:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ad7a:	4610      	mov	r0, r2
 800ad7c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad7e:	e00f      	b.n	800ada0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f000 fa8b 	bl	800b29c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad86:	e00b      	b.n	800ada0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad88:	6878      	ldr	r0, [r7, #4]
 800ad8a:	f000 fa87 	bl	800b29c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad8e:	e007      	b.n	800ada0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad90:	6878      	ldr	r0, [r7, #4]
 800ad92:	f000 fa83 	bl	800b29c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ad9e:	e253      	b.n	800b248 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ada0:	bf00      	nop
    return;
 800ada2:	e251      	b.n	800b248 <HAL_UART_IRQHandler+0x75c>
 800ada4:	10000001 	.word	0x10000001
 800ada8:	04000120 	.word	0x04000120
 800adac:	0800c641 	.word	0x0800c641

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800adb4:	2b01      	cmp	r3, #1
 800adb6:	f040 81e7 	bne.w	800b188 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800adba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adbe:	f003 0310 	and.w	r3, r3, #16
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	f000 81e0 	beq.w	800b188 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800adc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adcc:	f003 0310 	and.w	r3, r3, #16
 800add0:	2b00      	cmp	r3, #0
 800add2:	f000 81d9 	beq.w	800b188 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	2210      	movs	r2, #16
 800addc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ade8:	2b40      	cmp	r3, #64	@ 0x40
 800adea:	f040 8151 	bne.w	800b090 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	4a96      	ldr	r2, [pc, #600]	@ (800b050 <HAL_UART_IRQHandler+0x564>)
 800adf8:	4293      	cmp	r3, r2
 800adfa:	d068      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a93      	ldr	r2, [pc, #588]	@ (800b054 <HAL_UART_IRQHandler+0x568>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d061      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	4a91      	ldr	r2, [pc, #580]	@ (800b058 <HAL_UART_IRQHandler+0x56c>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d05a      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a8e      	ldr	r2, [pc, #568]	@ (800b05c <HAL_UART_IRQHandler+0x570>)
 800ae22:	4293      	cmp	r3, r2
 800ae24:	d053      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	4a8c      	ldr	r2, [pc, #560]	@ (800b060 <HAL_UART_IRQHandler+0x574>)
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d04c      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a89      	ldr	r2, [pc, #548]	@ (800b064 <HAL_UART_IRQHandler+0x578>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d045      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	4a87      	ldr	r2, [pc, #540]	@ (800b068 <HAL_UART_IRQHandler+0x57c>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d03e      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	4a84      	ldr	r2, [pc, #528]	@ (800b06c <HAL_UART_IRQHandler+0x580>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d037      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	4a82      	ldr	r2, [pc, #520]	@ (800b070 <HAL_UART_IRQHandler+0x584>)
 800ae68:	4293      	cmp	r3, r2
 800ae6a:	d030      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a7f      	ldr	r2, [pc, #508]	@ (800b074 <HAL_UART_IRQHandler+0x588>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d029      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	4a7d      	ldr	r2, [pc, #500]	@ (800b078 <HAL_UART_IRQHandler+0x58c>)
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d022      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4a7a      	ldr	r2, [pc, #488]	@ (800b07c <HAL_UART_IRQHandler+0x590>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d01b      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4a78      	ldr	r2, [pc, #480]	@ (800b080 <HAL_UART_IRQHandler+0x594>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d014      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	4a75      	ldr	r2, [pc, #468]	@ (800b084 <HAL_UART_IRQHandler+0x598>)
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d00d      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	4a73      	ldr	r2, [pc, #460]	@ (800b088 <HAL_UART_IRQHandler+0x59c>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d006      	beq.n	800aece <HAL_UART_IRQHandler+0x3e2>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a70      	ldr	r2, [pc, #448]	@ (800b08c <HAL_UART_IRQHandler+0x5a0>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d106      	bne.n	800aedc <HAL_UART_IRQHandler+0x3f0>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	b29b      	uxth	r3, r3
 800aeda:	e005      	b.n	800aee8 <HAL_UART_IRQHandler+0x3fc>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	685b      	ldr	r3, [r3, #4]
 800aee6:	b29b      	uxth	r3, r3
 800aee8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aeec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	f000 81ab 	beq.w	800b24c <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aefc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800af00:	429a      	cmp	r2, r3
 800af02:	f080 81a3 	bcs.w	800b24c <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800af0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af16:	69db      	ldr	r3, [r3, #28]
 800af18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af1c:	f000 8087 	beq.w	800b02e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af2c:	e853 3f00 	ldrex	r3, [r3]
 800af30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800af34:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800af38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	461a      	mov	r2, r3
 800af46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800af4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af4e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af52:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800af56:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800af5a:	e841 2300 	strex	r3, r2, [r1]
 800af5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800af62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800af66:	2b00      	cmp	r3, #0
 800af68:	d1da      	bne.n	800af20 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	3308      	adds	r3, #8
 800af70:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af74:	e853 3f00 	ldrex	r3, [r3]
 800af78:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800af7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af7c:	f023 0301 	bic.w	r3, r3, #1
 800af80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	3308      	adds	r3, #8
 800af8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800af8e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800af92:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af94:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800af96:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800af9a:	e841 2300 	strex	r3, r2, [r1]
 800af9e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800afa0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d1e1      	bne.n	800af6a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	3308      	adds	r3, #8
 800afac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800afb0:	e853 3f00 	ldrex	r3, [r3]
 800afb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800afb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800afb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	3308      	adds	r3, #8
 800afc6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800afca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800afcc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800afd0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800afd2:	e841 2300 	strex	r3, r2, [r1]
 800afd6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800afd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d1e3      	bne.n	800afa6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2220      	movs	r2, #32
 800afe2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	2200      	movs	r2, #0
 800afea:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aff4:	e853 3f00 	ldrex	r3, [r3]
 800aff8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800affa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800affc:	f023 0310 	bic.w	r3, r3, #16
 800b000:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	461a      	mov	r2, r3
 800b00a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b00e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b010:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b012:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b014:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b016:	e841 2300 	strex	r3, r2, [r1]
 800b01a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b01c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d1e4      	bne.n	800afec <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b028:	4618      	mov	r0, r3
 800b02a:	f7f9 f9bb 	bl	80043a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2202      	movs	r2, #2
 800b032:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b040:	b29b      	uxth	r3, r3
 800b042:	1ad3      	subs	r3, r2, r3
 800b044:	b29b      	uxth	r3, r3
 800b046:	4619      	mov	r1, r3
 800b048:	6878      	ldr	r0, [r7, #4]
 800b04a:	f000 f931 	bl	800b2b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b04e:	e0fd      	b.n	800b24c <HAL_UART_IRQHandler+0x760>
 800b050:	40020010 	.word	0x40020010
 800b054:	40020028 	.word	0x40020028
 800b058:	40020040 	.word	0x40020040
 800b05c:	40020058 	.word	0x40020058
 800b060:	40020070 	.word	0x40020070
 800b064:	40020088 	.word	0x40020088
 800b068:	400200a0 	.word	0x400200a0
 800b06c:	400200b8 	.word	0x400200b8
 800b070:	40020410 	.word	0x40020410
 800b074:	40020428 	.word	0x40020428
 800b078:	40020440 	.word	0x40020440
 800b07c:	40020458 	.word	0x40020458
 800b080:	40020470 	.word	0x40020470
 800b084:	40020488 	.word	0x40020488
 800b088:	400204a0 	.word	0x400204a0
 800b08c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b09c:	b29b      	uxth	r3, r3
 800b09e:	1ad3      	subs	r3, r2, r3
 800b0a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b0aa:	b29b      	uxth	r3, r3
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	f000 80cf 	beq.w	800b250 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800b0b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	f000 80ca 	beq.w	800b250 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c4:	e853 3f00 	ldrex	r3, [r3]
 800b0c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	461a      	mov	r2, r3
 800b0da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b0de:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0e0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0e6:	e841 2300 	strex	r3, r2, [r1]
 800b0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d1e4      	bne.n	800b0bc <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	3308      	adds	r3, #8
 800b0f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0fc:	e853 3f00 	ldrex	r3, [r3]
 800b100:	623b      	str	r3, [r7, #32]
   return(result);
 800b102:	6a3a      	ldr	r2, [r7, #32]
 800b104:	4b55      	ldr	r3, [pc, #340]	@ (800b25c <HAL_UART_IRQHandler+0x770>)
 800b106:	4013      	ands	r3, r2
 800b108:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	3308      	adds	r3, #8
 800b112:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b116:	633a      	str	r2, [r7, #48]	@ 0x30
 800b118:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b11a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b11c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b11e:	e841 2300 	strex	r3, r2, [r1]
 800b122:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b126:	2b00      	cmp	r3, #0
 800b128:	d1e3      	bne.n	800b0f2 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2220      	movs	r2, #32
 800b12e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2200      	movs	r2, #0
 800b136:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2200      	movs	r2, #0
 800b13c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	e853 3f00 	ldrex	r3, [r3]
 800b14a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f023 0310 	bic.w	r3, r3, #16
 800b152:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	461a      	mov	r2, r3
 800b15c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b160:	61fb      	str	r3, [r7, #28]
 800b162:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b164:	69b9      	ldr	r1, [r7, #24]
 800b166:	69fa      	ldr	r2, [r7, #28]
 800b168:	e841 2300 	strex	r3, r2, [r1]
 800b16c:	617b      	str	r3, [r7, #20]
   return(result);
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d1e4      	bne.n	800b13e <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2202      	movs	r2, #2
 800b178:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b17a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b17e:	4619      	mov	r1, r3
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f000 f895 	bl	800b2b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b186:	e063      	b.n	800b250 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b18c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b190:	2b00      	cmp	r3, #0
 800b192:	d00e      	beq.n	800b1b2 <HAL_UART_IRQHandler+0x6c6>
 800b194:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b198:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d008      	beq.n	800b1b2 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b1a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f001 fa89 	bl	800c6c2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b1b0:	e051      	b.n	800b256 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b1b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d014      	beq.n	800b1e8 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b1be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d105      	bne.n	800b1d6 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b1ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b1ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d008      	beq.n	800b1e8 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d03a      	beq.n	800b254 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	4798      	blx	r3
    }
    return;
 800b1e6:	e035      	b.n	800b254 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b1e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d009      	beq.n	800b208 <HAL_UART_IRQHandler+0x71c>
 800b1f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d003      	beq.n	800b208 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f001 fa33 	bl	800c66c <UART_EndTransmit_IT>
    return;
 800b206:	e026      	b.n	800b256 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b20c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b210:	2b00      	cmp	r3, #0
 800b212:	d009      	beq.n	800b228 <HAL_UART_IRQHandler+0x73c>
 800b214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b218:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d003      	beq.n	800b228 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f001 fa62 	bl	800c6ea <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b226:	e016      	b.n	800b256 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b228:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b22c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b230:	2b00      	cmp	r3, #0
 800b232:	d010      	beq.n	800b256 <HAL_UART_IRQHandler+0x76a>
 800b234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b238:	2b00      	cmp	r3, #0
 800b23a:	da0c      	bge.n	800b256 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f001 fa4a 	bl	800c6d6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b242:	e008      	b.n	800b256 <HAL_UART_IRQHandler+0x76a>
      return;
 800b244:	bf00      	nop
 800b246:	e006      	b.n	800b256 <HAL_UART_IRQHandler+0x76a>
    return;
 800b248:	bf00      	nop
 800b24a:	e004      	b.n	800b256 <HAL_UART_IRQHandler+0x76a>
      return;
 800b24c:	bf00      	nop
 800b24e:	e002      	b.n	800b256 <HAL_UART_IRQHandler+0x76a>
      return;
 800b250:	bf00      	nop
 800b252:	e000      	b.n	800b256 <HAL_UART_IRQHandler+0x76a>
    return;
 800b254:	bf00      	nop
  }
}
 800b256:	37e8      	adds	r7, #232	@ 0xe8
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}
 800b25c:	effffffe 	.word	0xeffffffe

0800b260 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b268:	bf00      	nop
 800b26a:	370c      	adds	r7, #12
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b27c:	bf00      	nop
 800b27e:	370c      	adds	r7, #12
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr

0800b288 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b288:	b480      	push	{r7}
 800b28a:	b083      	sub	sp, #12
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b290:	bf00      	nop
 800b292:	370c      	adds	r7, #12
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr

0800b29c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b083      	sub	sp, #12
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b2a4:	bf00      	nop
 800b2a6:	370c      	adds	r7, #12
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b083      	sub	sp, #12
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	460b      	mov	r3, r1
 800b2ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b2bc:	bf00      	nop
 800b2be:	370c      	adds	r7, #12
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c6:	4770      	bx	lr

0800b2c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b2c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b2cc:	b092      	sub	sp, #72	@ 0x48
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	689a      	ldr	r2, [r3, #8]
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	691b      	ldr	r3, [r3, #16]
 800b2e0:	431a      	orrs	r2, r3
 800b2e2:	697b      	ldr	r3, [r7, #20]
 800b2e4:	695b      	ldr	r3, [r3, #20]
 800b2e6:	431a      	orrs	r2, r3
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	69db      	ldr	r3, [r3, #28]
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	681a      	ldr	r2, [r3, #0]
 800b2f6:	4bbe      	ldr	r3, [pc, #760]	@ (800b5f0 <UART_SetConfig+0x328>)
 800b2f8:	4013      	ands	r3, r2
 800b2fa:	697a      	ldr	r2, [r7, #20]
 800b2fc:	6812      	ldr	r2, [r2, #0]
 800b2fe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b300:	430b      	orrs	r3, r1
 800b302:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	68da      	ldr	r2, [r3, #12]
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	430a      	orrs	r2, r1
 800b318:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	699b      	ldr	r3, [r3, #24]
 800b31e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4ab3      	ldr	r2, [pc, #716]	@ (800b5f4 <UART_SetConfig+0x32c>)
 800b326:	4293      	cmp	r3, r2
 800b328:	d004      	beq.n	800b334 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b32a:	697b      	ldr	r3, [r7, #20]
 800b32c:	6a1b      	ldr	r3, [r3, #32]
 800b32e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b330:	4313      	orrs	r3, r2
 800b332:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	689a      	ldr	r2, [r3, #8]
 800b33a:	4baf      	ldr	r3, [pc, #700]	@ (800b5f8 <UART_SetConfig+0x330>)
 800b33c:	4013      	ands	r3, r2
 800b33e:	697a      	ldr	r2, [r7, #20]
 800b340:	6812      	ldr	r2, [r2, #0]
 800b342:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b344:	430b      	orrs	r3, r1
 800b346:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b34e:	f023 010f 	bic.w	r1, r3, #15
 800b352:	697b      	ldr	r3, [r7, #20]
 800b354:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b356:	697b      	ldr	r3, [r7, #20]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	430a      	orrs	r2, r1
 800b35c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	4aa6      	ldr	r2, [pc, #664]	@ (800b5fc <UART_SetConfig+0x334>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d177      	bne.n	800b458 <UART_SetConfig+0x190>
 800b368:	4ba5      	ldr	r3, [pc, #660]	@ (800b600 <UART_SetConfig+0x338>)
 800b36a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b36c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b370:	2b28      	cmp	r3, #40	@ 0x28
 800b372:	d86d      	bhi.n	800b450 <UART_SetConfig+0x188>
 800b374:	a201      	add	r2, pc, #4	@ (adr r2, 800b37c <UART_SetConfig+0xb4>)
 800b376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b37a:	bf00      	nop
 800b37c:	0800b421 	.word	0x0800b421
 800b380:	0800b451 	.word	0x0800b451
 800b384:	0800b451 	.word	0x0800b451
 800b388:	0800b451 	.word	0x0800b451
 800b38c:	0800b451 	.word	0x0800b451
 800b390:	0800b451 	.word	0x0800b451
 800b394:	0800b451 	.word	0x0800b451
 800b398:	0800b451 	.word	0x0800b451
 800b39c:	0800b429 	.word	0x0800b429
 800b3a0:	0800b451 	.word	0x0800b451
 800b3a4:	0800b451 	.word	0x0800b451
 800b3a8:	0800b451 	.word	0x0800b451
 800b3ac:	0800b451 	.word	0x0800b451
 800b3b0:	0800b451 	.word	0x0800b451
 800b3b4:	0800b451 	.word	0x0800b451
 800b3b8:	0800b451 	.word	0x0800b451
 800b3bc:	0800b431 	.word	0x0800b431
 800b3c0:	0800b451 	.word	0x0800b451
 800b3c4:	0800b451 	.word	0x0800b451
 800b3c8:	0800b451 	.word	0x0800b451
 800b3cc:	0800b451 	.word	0x0800b451
 800b3d0:	0800b451 	.word	0x0800b451
 800b3d4:	0800b451 	.word	0x0800b451
 800b3d8:	0800b451 	.word	0x0800b451
 800b3dc:	0800b439 	.word	0x0800b439
 800b3e0:	0800b451 	.word	0x0800b451
 800b3e4:	0800b451 	.word	0x0800b451
 800b3e8:	0800b451 	.word	0x0800b451
 800b3ec:	0800b451 	.word	0x0800b451
 800b3f0:	0800b451 	.word	0x0800b451
 800b3f4:	0800b451 	.word	0x0800b451
 800b3f8:	0800b451 	.word	0x0800b451
 800b3fc:	0800b441 	.word	0x0800b441
 800b400:	0800b451 	.word	0x0800b451
 800b404:	0800b451 	.word	0x0800b451
 800b408:	0800b451 	.word	0x0800b451
 800b40c:	0800b451 	.word	0x0800b451
 800b410:	0800b451 	.word	0x0800b451
 800b414:	0800b451 	.word	0x0800b451
 800b418:	0800b451 	.word	0x0800b451
 800b41c:	0800b449 	.word	0x0800b449
 800b420:	2301      	movs	r3, #1
 800b422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b426:	e222      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b428:	2304      	movs	r3, #4
 800b42a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b42e:	e21e      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b430:	2308      	movs	r3, #8
 800b432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b436:	e21a      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b438:	2310      	movs	r3, #16
 800b43a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b43e:	e216      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b440:	2320      	movs	r3, #32
 800b442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b446:	e212      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b448:	2340      	movs	r3, #64	@ 0x40
 800b44a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b44e:	e20e      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b450:	2380      	movs	r3, #128	@ 0x80
 800b452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b456:	e20a      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	4a69      	ldr	r2, [pc, #420]	@ (800b604 <UART_SetConfig+0x33c>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d130      	bne.n	800b4c4 <UART_SetConfig+0x1fc>
 800b462:	4b67      	ldr	r3, [pc, #412]	@ (800b600 <UART_SetConfig+0x338>)
 800b464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b466:	f003 0307 	and.w	r3, r3, #7
 800b46a:	2b05      	cmp	r3, #5
 800b46c:	d826      	bhi.n	800b4bc <UART_SetConfig+0x1f4>
 800b46e:	a201      	add	r2, pc, #4	@ (adr r2, 800b474 <UART_SetConfig+0x1ac>)
 800b470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b474:	0800b48d 	.word	0x0800b48d
 800b478:	0800b495 	.word	0x0800b495
 800b47c:	0800b49d 	.word	0x0800b49d
 800b480:	0800b4a5 	.word	0x0800b4a5
 800b484:	0800b4ad 	.word	0x0800b4ad
 800b488:	0800b4b5 	.word	0x0800b4b5
 800b48c:	2300      	movs	r3, #0
 800b48e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b492:	e1ec      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b494:	2304      	movs	r3, #4
 800b496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b49a:	e1e8      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b49c:	2308      	movs	r3, #8
 800b49e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4a2:	e1e4      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b4a4:	2310      	movs	r3, #16
 800b4a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4aa:	e1e0      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b4ac:	2320      	movs	r3, #32
 800b4ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4b2:	e1dc      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b4b4:	2340      	movs	r3, #64	@ 0x40
 800b4b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ba:	e1d8      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b4bc:	2380      	movs	r3, #128	@ 0x80
 800b4be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4c2:	e1d4      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b4c4:	697b      	ldr	r3, [r7, #20]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4a4f      	ldr	r2, [pc, #316]	@ (800b608 <UART_SetConfig+0x340>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d130      	bne.n	800b530 <UART_SetConfig+0x268>
 800b4ce:	4b4c      	ldr	r3, [pc, #304]	@ (800b600 <UART_SetConfig+0x338>)
 800b4d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4d2:	f003 0307 	and.w	r3, r3, #7
 800b4d6:	2b05      	cmp	r3, #5
 800b4d8:	d826      	bhi.n	800b528 <UART_SetConfig+0x260>
 800b4da:	a201      	add	r2, pc, #4	@ (adr r2, 800b4e0 <UART_SetConfig+0x218>)
 800b4dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4e0:	0800b4f9 	.word	0x0800b4f9
 800b4e4:	0800b501 	.word	0x0800b501
 800b4e8:	0800b509 	.word	0x0800b509
 800b4ec:	0800b511 	.word	0x0800b511
 800b4f0:	0800b519 	.word	0x0800b519
 800b4f4:	0800b521 	.word	0x0800b521
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4fe:	e1b6      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b500:	2304      	movs	r3, #4
 800b502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b506:	e1b2      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b508:	2308      	movs	r3, #8
 800b50a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b50e:	e1ae      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b510:	2310      	movs	r3, #16
 800b512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b516:	e1aa      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b518:	2320      	movs	r3, #32
 800b51a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b51e:	e1a6      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b520:	2340      	movs	r3, #64	@ 0x40
 800b522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b526:	e1a2      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b528:	2380      	movs	r3, #128	@ 0x80
 800b52a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b52e:	e19e      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b530:	697b      	ldr	r3, [r7, #20]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	4a35      	ldr	r2, [pc, #212]	@ (800b60c <UART_SetConfig+0x344>)
 800b536:	4293      	cmp	r3, r2
 800b538:	d130      	bne.n	800b59c <UART_SetConfig+0x2d4>
 800b53a:	4b31      	ldr	r3, [pc, #196]	@ (800b600 <UART_SetConfig+0x338>)
 800b53c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b53e:	f003 0307 	and.w	r3, r3, #7
 800b542:	2b05      	cmp	r3, #5
 800b544:	d826      	bhi.n	800b594 <UART_SetConfig+0x2cc>
 800b546:	a201      	add	r2, pc, #4	@ (adr r2, 800b54c <UART_SetConfig+0x284>)
 800b548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b54c:	0800b565 	.word	0x0800b565
 800b550:	0800b56d 	.word	0x0800b56d
 800b554:	0800b575 	.word	0x0800b575
 800b558:	0800b57d 	.word	0x0800b57d
 800b55c:	0800b585 	.word	0x0800b585
 800b560:	0800b58d 	.word	0x0800b58d
 800b564:	2300      	movs	r3, #0
 800b566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b56a:	e180      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b56c:	2304      	movs	r3, #4
 800b56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b572:	e17c      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b574:	2308      	movs	r3, #8
 800b576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b57a:	e178      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b57c:	2310      	movs	r3, #16
 800b57e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b582:	e174      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b584:	2320      	movs	r3, #32
 800b586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b58a:	e170      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b58c:	2340      	movs	r3, #64	@ 0x40
 800b58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b592:	e16c      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b594:	2380      	movs	r3, #128	@ 0x80
 800b596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b59a:	e168      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	4a1b      	ldr	r2, [pc, #108]	@ (800b610 <UART_SetConfig+0x348>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	d142      	bne.n	800b62c <UART_SetConfig+0x364>
 800b5a6:	4b16      	ldr	r3, [pc, #88]	@ (800b600 <UART_SetConfig+0x338>)
 800b5a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5aa:	f003 0307 	and.w	r3, r3, #7
 800b5ae:	2b05      	cmp	r3, #5
 800b5b0:	d838      	bhi.n	800b624 <UART_SetConfig+0x35c>
 800b5b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b5b8 <UART_SetConfig+0x2f0>)
 800b5b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5b8:	0800b5d1 	.word	0x0800b5d1
 800b5bc:	0800b5d9 	.word	0x0800b5d9
 800b5c0:	0800b5e1 	.word	0x0800b5e1
 800b5c4:	0800b5e9 	.word	0x0800b5e9
 800b5c8:	0800b615 	.word	0x0800b615
 800b5cc:	0800b61d 	.word	0x0800b61d
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5d6:	e14a      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b5d8:	2304      	movs	r3, #4
 800b5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5de:	e146      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b5e0:	2308      	movs	r3, #8
 800b5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5e6:	e142      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b5e8:	2310      	movs	r3, #16
 800b5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ee:	e13e      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b5f0:	cfff69f3 	.word	0xcfff69f3
 800b5f4:	58000c00 	.word	0x58000c00
 800b5f8:	11fff4ff 	.word	0x11fff4ff
 800b5fc:	40011000 	.word	0x40011000
 800b600:	58024400 	.word	0x58024400
 800b604:	40004400 	.word	0x40004400
 800b608:	40004800 	.word	0x40004800
 800b60c:	40004c00 	.word	0x40004c00
 800b610:	40005000 	.word	0x40005000
 800b614:	2320      	movs	r3, #32
 800b616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b61a:	e128      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b61c:	2340      	movs	r3, #64	@ 0x40
 800b61e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b622:	e124      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b624:	2380      	movs	r3, #128	@ 0x80
 800b626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b62a:	e120      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b62c:	697b      	ldr	r3, [r7, #20]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4acb      	ldr	r2, [pc, #812]	@ (800b960 <UART_SetConfig+0x698>)
 800b632:	4293      	cmp	r3, r2
 800b634:	d176      	bne.n	800b724 <UART_SetConfig+0x45c>
 800b636:	4bcb      	ldr	r3, [pc, #812]	@ (800b964 <UART_SetConfig+0x69c>)
 800b638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b63a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b63e:	2b28      	cmp	r3, #40	@ 0x28
 800b640:	d86c      	bhi.n	800b71c <UART_SetConfig+0x454>
 800b642:	a201      	add	r2, pc, #4	@ (adr r2, 800b648 <UART_SetConfig+0x380>)
 800b644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b648:	0800b6ed 	.word	0x0800b6ed
 800b64c:	0800b71d 	.word	0x0800b71d
 800b650:	0800b71d 	.word	0x0800b71d
 800b654:	0800b71d 	.word	0x0800b71d
 800b658:	0800b71d 	.word	0x0800b71d
 800b65c:	0800b71d 	.word	0x0800b71d
 800b660:	0800b71d 	.word	0x0800b71d
 800b664:	0800b71d 	.word	0x0800b71d
 800b668:	0800b6f5 	.word	0x0800b6f5
 800b66c:	0800b71d 	.word	0x0800b71d
 800b670:	0800b71d 	.word	0x0800b71d
 800b674:	0800b71d 	.word	0x0800b71d
 800b678:	0800b71d 	.word	0x0800b71d
 800b67c:	0800b71d 	.word	0x0800b71d
 800b680:	0800b71d 	.word	0x0800b71d
 800b684:	0800b71d 	.word	0x0800b71d
 800b688:	0800b6fd 	.word	0x0800b6fd
 800b68c:	0800b71d 	.word	0x0800b71d
 800b690:	0800b71d 	.word	0x0800b71d
 800b694:	0800b71d 	.word	0x0800b71d
 800b698:	0800b71d 	.word	0x0800b71d
 800b69c:	0800b71d 	.word	0x0800b71d
 800b6a0:	0800b71d 	.word	0x0800b71d
 800b6a4:	0800b71d 	.word	0x0800b71d
 800b6a8:	0800b705 	.word	0x0800b705
 800b6ac:	0800b71d 	.word	0x0800b71d
 800b6b0:	0800b71d 	.word	0x0800b71d
 800b6b4:	0800b71d 	.word	0x0800b71d
 800b6b8:	0800b71d 	.word	0x0800b71d
 800b6bc:	0800b71d 	.word	0x0800b71d
 800b6c0:	0800b71d 	.word	0x0800b71d
 800b6c4:	0800b71d 	.word	0x0800b71d
 800b6c8:	0800b70d 	.word	0x0800b70d
 800b6cc:	0800b71d 	.word	0x0800b71d
 800b6d0:	0800b71d 	.word	0x0800b71d
 800b6d4:	0800b71d 	.word	0x0800b71d
 800b6d8:	0800b71d 	.word	0x0800b71d
 800b6dc:	0800b71d 	.word	0x0800b71d
 800b6e0:	0800b71d 	.word	0x0800b71d
 800b6e4:	0800b71d 	.word	0x0800b71d
 800b6e8:	0800b715 	.word	0x0800b715
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6f2:	e0bc      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b6f4:	2304      	movs	r3, #4
 800b6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6fa:	e0b8      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b6fc:	2308      	movs	r3, #8
 800b6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b702:	e0b4      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b704:	2310      	movs	r3, #16
 800b706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b70a:	e0b0      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b70c:	2320      	movs	r3, #32
 800b70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b712:	e0ac      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b714:	2340      	movs	r3, #64	@ 0x40
 800b716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b71a:	e0a8      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b71c:	2380      	movs	r3, #128	@ 0x80
 800b71e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b722:	e0a4      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b724:	697b      	ldr	r3, [r7, #20]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4a8f      	ldr	r2, [pc, #572]	@ (800b968 <UART_SetConfig+0x6a0>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d130      	bne.n	800b790 <UART_SetConfig+0x4c8>
 800b72e:	4b8d      	ldr	r3, [pc, #564]	@ (800b964 <UART_SetConfig+0x69c>)
 800b730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b732:	f003 0307 	and.w	r3, r3, #7
 800b736:	2b05      	cmp	r3, #5
 800b738:	d826      	bhi.n	800b788 <UART_SetConfig+0x4c0>
 800b73a:	a201      	add	r2, pc, #4	@ (adr r2, 800b740 <UART_SetConfig+0x478>)
 800b73c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b740:	0800b759 	.word	0x0800b759
 800b744:	0800b761 	.word	0x0800b761
 800b748:	0800b769 	.word	0x0800b769
 800b74c:	0800b771 	.word	0x0800b771
 800b750:	0800b779 	.word	0x0800b779
 800b754:	0800b781 	.word	0x0800b781
 800b758:	2300      	movs	r3, #0
 800b75a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b75e:	e086      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b760:	2304      	movs	r3, #4
 800b762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b766:	e082      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b768:	2308      	movs	r3, #8
 800b76a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b76e:	e07e      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b770:	2310      	movs	r3, #16
 800b772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b776:	e07a      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b778:	2320      	movs	r3, #32
 800b77a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b77e:	e076      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b780:	2340      	movs	r3, #64	@ 0x40
 800b782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b786:	e072      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b788:	2380      	movs	r3, #128	@ 0x80
 800b78a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b78e:	e06e      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4a75      	ldr	r2, [pc, #468]	@ (800b96c <UART_SetConfig+0x6a4>)
 800b796:	4293      	cmp	r3, r2
 800b798:	d130      	bne.n	800b7fc <UART_SetConfig+0x534>
 800b79a:	4b72      	ldr	r3, [pc, #456]	@ (800b964 <UART_SetConfig+0x69c>)
 800b79c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b79e:	f003 0307 	and.w	r3, r3, #7
 800b7a2:	2b05      	cmp	r3, #5
 800b7a4:	d826      	bhi.n	800b7f4 <UART_SetConfig+0x52c>
 800b7a6:	a201      	add	r2, pc, #4	@ (adr r2, 800b7ac <UART_SetConfig+0x4e4>)
 800b7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ac:	0800b7c5 	.word	0x0800b7c5
 800b7b0:	0800b7cd 	.word	0x0800b7cd
 800b7b4:	0800b7d5 	.word	0x0800b7d5
 800b7b8:	0800b7dd 	.word	0x0800b7dd
 800b7bc:	0800b7e5 	.word	0x0800b7e5
 800b7c0:	0800b7ed 	.word	0x0800b7ed
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ca:	e050      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b7cc:	2304      	movs	r3, #4
 800b7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7d2:	e04c      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b7d4:	2308      	movs	r3, #8
 800b7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7da:	e048      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b7dc:	2310      	movs	r3, #16
 800b7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7e2:	e044      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b7e4:	2320      	movs	r3, #32
 800b7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ea:	e040      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b7ec:	2340      	movs	r3, #64	@ 0x40
 800b7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7f2:	e03c      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b7f4:	2380      	movs	r3, #128	@ 0x80
 800b7f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7fa:	e038      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	4a5b      	ldr	r2, [pc, #364]	@ (800b970 <UART_SetConfig+0x6a8>)
 800b802:	4293      	cmp	r3, r2
 800b804:	d130      	bne.n	800b868 <UART_SetConfig+0x5a0>
 800b806:	4b57      	ldr	r3, [pc, #348]	@ (800b964 <UART_SetConfig+0x69c>)
 800b808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b80a:	f003 0307 	and.w	r3, r3, #7
 800b80e:	2b05      	cmp	r3, #5
 800b810:	d826      	bhi.n	800b860 <UART_SetConfig+0x598>
 800b812:	a201      	add	r2, pc, #4	@ (adr r2, 800b818 <UART_SetConfig+0x550>)
 800b814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b818:	0800b831 	.word	0x0800b831
 800b81c:	0800b839 	.word	0x0800b839
 800b820:	0800b841 	.word	0x0800b841
 800b824:	0800b849 	.word	0x0800b849
 800b828:	0800b851 	.word	0x0800b851
 800b82c:	0800b859 	.word	0x0800b859
 800b830:	2302      	movs	r3, #2
 800b832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b836:	e01a      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b838:	2304      	movs	r3, #4
 800b83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b83e:	e016      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b840:	2308      	movs	r3, #8
 800b842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b846:	e012      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b848:	2310      	movs	r3, #16
 800b84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b84e:	e00e      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b850:	2320      	movs	r3, #32
 800b852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b856:	e00a      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b858:	2340      	movs	r3, #64	@ 0x40
 800b85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b85e:	e006      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b860:	2380      	movs	r3, #128	@ 0x80
 800b862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b866:	e002      	b.n	800b86e <UART_SetConfig+0x5a6>
 800b868:	2380      	movs	r3, #128	@ 0x80
 800b86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a3f      	ldr	r2, [pc, #252]	@ (800b970 <UART_SetConfig+0x6a8>)
 800b874:	4293      	cmp	r3, r2
 800b876:	f040 80f8 	bne.w	800ba6a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b87a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b87e:	2b20      	cmp	r3, #32
 800b880:	dc46      	bgt.n	800b910 <UART_SetConfig+0x648>
 800b882:	2b02      	cmp	r3, #2
 800b884:	f2c0 8082 	blt.w	800b98c <UART_SetConfig+0x6c4>
 800b888:	3b02      	subs	r3, #2
 800b88a:	2b1e      	cmp	r3, #30
 800b88c:	d87e      	bhi.n	800b98c <UART_SetConfig+0x6c4>
 800b88e:	a201      	add	r2, pc, #4	@ (adr r2, 800b894 <UART_SetConfig+0x5cc>)
 800b890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b894:	0800b917 	.word	0x0800b917
 800b898:	0800b98d 	.word	0x0800b98d
 800b89c:	0800b91f 	.word	0x0800b91f
 800b8a0:	0800b98d 	.word	0x0800b98d
 800b8a4:	0800b98d 	.word	0x0800b98d
 800b8a8:	0800b98d 	.word	0x0800b98d
 800b8ac:	0800b92f 	.word	0x0800b92f
 800b8b0:	0800b98d 	.word	0x0800b98d
 800b8b4:	0800b98d 	.word	0x0800b98d
 800b8b8:	0800b98d 	.word	0x0800b98d
 800b8bc:	0800b98d 	.word	0x0800b98d
 800b8c0:	0800b98d 	.word	0x0800b98d
 800b8c4:	0800b98d 	.word	0x0800b98d
 800b8c8:	0800b98d 	.word	0x0800b98d
 800b8cc:	0800b93f 	.word	0x0800b93f
 800b8d0:	0800b98d 	.word	0x0800b98d
 800b8d4:	0800b98d 	.word	0x0800b98d
 800b8d8:	0800b98d 	.word	0x0800b98d
 800b8dc:	0800b98d 	.word	0x0800b98d
 800b8e0:	0800b98d 	.word	0x0800b98d
 800b8e4:	0800b98d 	.word	0x0800b98d
 800b8e8:	0800b98d 	.word	0x0800b98d
 800b8ec:	0800b98d 	.word	0x0800b98d
 800b8f0:	0800b98d 	.word	0x0800b98d
 800b8f4:	0800b98d 	.word	0x0800b98d
 800b8f8:	0800b98d 	.word	0x0800b98d
 800b8fc:	0800b98d 	.word	0x0800b98d
 800b900:	0800b98d 	.word	0x0800b98d
 800b904:	0800b98d 	.word	0x0800b98d
 800b908:	0800b98d 	.word	0x0800b98d
 800b90c:	0800b97f 	.word	0x0800b97f
 800b910:	2b40      	cmp	r3, #64	@ 0x40
 800b912:	d037      	beq.n	800b984 <UART_SetConfig+0x6bc>
 800b914:	e03a      	b.n	800b98c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b916:	f7fd ff8b 	bl	8009830 <HAL_RCCEx_GetD3PCLK1Freq>
 800b91a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b91c:	e03c      	b.n	800b998 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b91e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b922:	4618      	mov	r0, r3
 800b924:	f7fd ff9a 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b92c:	e034      	b.n	800b998 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b92e:	f107 0318 	add.w	r3, r7, #24
 800b932:	4618      	mov	r0, r3
 800b934:	f7fe f8e6 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b938:	69fb      	ldr	r3, [r7, #28]
 800b93a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b93c:	e02c      	b.n	800b998 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b93e:	4b09      	ldr	r3, [pc, #36]	@ (800b964 <UART_SetConfig+0x69c>)
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	f003 0320 	and.w	r3, r3, #32
 800b946:	2b00      	cmp	r3, #0
 800b948:	d016      	beq.n	800b978 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b94a:	4b06      	ldr	r3, [pc, #24]	@ (800b964 <UART_SetConfig+0x69c>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	08db      	lsrs	r3, r3, #3
 800b950:	f003 0303 	and.w	r3, r3, #3
 800b954:	4a07      	ldr	r2, [pc, #28]	@ (800b974 <UART_SetConfig+0x6ac>)
 800b956:	fa22 f303 	lsr.w	r3, r2, r3
 800b95a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b95c:	e01c      	b.n	800b998 <UART_SetConfig+0x6d0>
 800b95e:	bf00      	nop
 800b960:	40011400 	.word	0x40011400
 800b964:	58024400 	.word	0x58024400
 800b968:	40007800 	.word	0x40007800
 800b96c:	40007c00 	.word	0x40007c00
 800b970:	58000c00 	.word	0x58000c00
 800b974:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800b978:	4b9d      	ldr	r3, [pc, #628]	@ (800bbf0 <UART_SetConfig+0x928>)
 800b97a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b97c:	e00c      	b.n	800b998 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b97e:	4b9d      	ldr	r3, [pc, #628]	@ (800bbf4 <UART_SetConfig+0x92c>)
 800b980:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b982:	e009      	b.n	800b998 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b984:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b988:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b98a:	e005      	b.n	800b998 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800b98c:	2300      	movs	r3, #0
 800b98e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b990:	2301      	movs	r3, #1
 800b992:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b996:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	f000 81de 	beq.w	800bd5c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9a4:	4a94      	ldr	r2, [pc, #592]	@ (800bbf8 <UART_SetConfig+0x930>)
 800b9a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800b9b2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	685a      	ldr	r2, [r3, #4]
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	005b      	lsls	r3, r3, #1
 800b9bc:	4413      	add	r3, r2
 800b9be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9c0:	429a      	cmp	r2, r3
 800b9c2:	d305      	bcc.n	800b9d0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b9c4:	697b      	ldr	r3, [r7, #20]
 800b9c6:	685b      	ldr	r3, [r3, #4]
 800b9c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b9ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d903      	bls.n	800b9d8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b9d6:	e1c1      	b.n	800bd5c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b9d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9da:	2200      	movs	r2, #0
 800b9dc:	60bb      	str	r3, [r7, #8]
 800b9de:	60fa      	str	r2, [r7, #12]
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9e4:	4a84      	ldr	r2, [pc, #528]	@ (800bbf8 <UART_SetConfig+0x930>)
 800b9e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9ea:	b29b      	uxth	r3, r3
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	603b      	str	r3, [r7, #0]
 800b9f0:	607a      	str	r2, [r7, #4]
 800b9f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b9f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b9fa:	f7f4 fc83 	bl	8000304 <__aeabi_uldivmod>
 800b9fe:	4602      	mov	r2, r0
 800ba00:	460b      	mov	r3, r1
 800ba02:	4610      	mov	r0, r2
 800ba04:	4619      	mov	r1, r3
 800ba06:	f04f 0200 	mov.w	r2, #0
 800ba0a:	f04f 0300 	mov.w	r3, #0
 800ba0e:	020b      	lsls	r3, r1, #8
 800ba10:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ba14:	0202      	lsls	r2, r0, #8
 800ba16:	6979      	ldr	r1, [r7, #20]
 800ba18:	6849      	ldr	r1, [r1, #4]
 800ba1a:	0849      	lsrs	r1, r1, #1
 800ba1c:	2000      	movs	r0, #0
 800ba1e:	460c      	mov	r4, r1
 800ba20:	4605      	mov	r5, r0
 800ba22:	eb12 0804 	adds.w	r8, r2, r4
 800ba26:	eb43 0905 	adc.w	r9, r3, r5
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	469a      	mov	sl, r3
 800ba32:	4693      	mov	fp, r2
 800ba34:	4652      	mov	r2, sl
 800ba36:	465b      	mov	r3, fp
 800ba38:	4640      	mov	r0, r8
 800ba3a:	4649      	mov	r1, r9
 800ba3c:	f7f4 fc62 	bl	8000304 <__aeabi_uldivmod>
 800ba40:	4602      	mov	r2, r0
 800ba42:	460b      	mov	r3, r1
 800ba44:	4613      	mov	r3, r2
 800ba46:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ba48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ba4e:	d308      	bcc.n	800ba62 <UART_SetConfig+0x79a>
 800ba50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba56:	d204      	bcs.n	800ba62 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ba5e:	60da      	str	r2, [r3, #12]
 800ba60:	e17c      	b.n	800bd5c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ba62:	2301      	movs	r3, #1
 800ba64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ba68:	e178      	b.n	800bd5c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba6a:	697b      	ldr	r3, [r7, #20]
 800ba6c:	69db      	ldr	r3, [r3, #28]
 800ba6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ba72:	f040 80c5 	bne.w	800bc00 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ba76:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ba7a:	2b20      	cmp	r3, #32
 800ba7c:	dc48      	bgt.n	800bb10 <UART_SetConfig+0x848>
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	db7b      	blt.n	800bb7a <UART_SetConfig+0x8b2>
 800ba82:	2b20      	cmp	r3, #32
 800ba84:	d879      	bhi.n	800bb7a <UART_SetConfig+0x8b2>
 800ba86:	a201      	add	r2, pc, #4	@ (adr r2, 800ba8c <UART_SetConfig+0x7c4>)
 800ba88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba8c:	0800bb17 	.word	0x0800bb17
 800ba90:	0800bb1f 	.word	0x0800bb1f
 800ba94:	0800bb7b 	.word	0x0800bb7b
 800ba98:	0800bb7b 	.word	0x0800bb7b
 800ba9c:	0800bb27 	.word	0x0800bb27
 800baa0:	0800bb7b 	.word	0x0800bb7b
 800baa4:	0800bb7b 	.word	0x0800bb7b
 800baa8:	0800bb7b 	.word	0x0800bb7b
 800baac:	0800bb37 	.word	0x0800bb37
 800bab0:	0800bb7b 	.word	0x0800bb7b
 800bab4:	0800bb7b 	.word	0x0800bb7b
 800bab8:	0800bb7b 	.word	0x0800bb7b
 800babc:	0800bb7b 	.word	0x0800bb7b
 800bac0:	0800bb7b 	.word	0x0800bb7b
 800bac4:	0800bb7b 	.word	0x0800bb7b
 800bac8:	0800bb7b 	.word	0x0800bb7b
 800bacc:	0800bb47 	.word	0x0800bb47
 800bad0:	0800bb7b 	.word	0x0800bb7b
 800bad4:	0800bb7b 	.word	0x0800bb7b
 800bad8:	0800bb7b 	.word	0x0800bb7b
 800badc:	0800bb7b 	.word	0x0800bb7b
 800bae0:	0800bb7b 	.word	0x0800bb7b
 800bae4:	0800bb7b 	.word	0x0800bb7b
 800bae8:	0800bb7b 	.word	0x0800bb7b
 800baec:	0800bb7b 	.word	0x0800bb7b
 800baf0:	0800bb7b 	.word	0x0800bb7b
 800baf4:	0800bb7b 	.word	0x0800bb7b
 800baf8:	0800bb7b 	.word	0x0800bb7b
 800bafc:	0800bb7b 	.word	0x0800bb7b
 800bb00:	0800bb7b 	.word	0x0800bb7b
 800bb04:	0800bb7b 	.word	0x0800bb7b
 800bb08:	0800bb7b 	.word	0x0800bb7b
 800bb0c:	0800bb6d 	.word	0x0800bb6d
 800bb10:	2b40      	cmp	r3, #64	@ 0x40
 800bb12:	d02e      	beq.n	800bb72 <UART_SetConfig+0x8aa>
 800bb14:	e031      	b.n	800bb7a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bb16:	f7fb fe93 	bl	8007840 <HAL_RCC_GetPCLK1Freq>
 800bb1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bb1c:	e033      	b.n	800bb86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bb1e:	f7fb fea5 	bl	800786c <HAL_RCC_GetPCLK2Freq>
 800bb22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bb24:	e02f      	b.n	800bb86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f7fd fe96 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bb30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb34:	e027      	b.n	800bb86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb36:	f107 0318 	add.w	r3, r7, #24
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f7fd ffe2 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bb40:	69fb      	ldr	r3, [r7, #28]
 800bb42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb44:	e01f      	b.n	800bb86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb46:	4b2d      	ldr	r3, [pc, #180]	@ (800bbfc <UART_SetConfig+0x934>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f003 0320 	and.w	r3, r3, #32
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d009      	beq.n	800bb66 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bb52:	4b2a      	ldr	r3, [pc, #168]	@ (800bbfc <UART_SetConfig+0x934>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	08db      	lsrs	r3, r3, #3
 800bb58:	f003 0303 	and.w	r3, r3, #3
 800bb5c:	4a24      	ldr	r2, [pc, #144]	@ (800bbf0 <UART_SetConfig+0x928>)
 800bb5e:	fa22 f303 	lsr.w	r3, r2, r3
 800bb62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bb64:	e00f      	b.n	800bb86 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bb66:	4b22      	ldr	r3, [pc, #136]	@ (800bbf0 <UART_SetConfig+0x928>)
 800bb68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb6a:	e00c      	b.n	800bb86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bb6c:	4b21      	ldr	r3, [pc, #132]	@ (800bbf4 <UART_SetConfig+0x92c>)
 800bb6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb70:	e009      	b.n	800bb86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bb76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb78:	e005      	b.n	800bb86 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bb7e:	2301      	movs	r3, #1
 800bb80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bb84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bb86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	f000 80e7 	beq.w	800bd5c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bb8e:	697b      	ldr	r3, [r7, #20]
 800bb90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb92:	4a19      	ldr	r2, [pc, #100]	@ (800bbf8 <UART_SetConfig+0x930>)
 800bb94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb98:	461a      	mov	r2, r3
 800bb9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb9c:	fbb3 f3f2 	udiv	r3, r3, r2
 800bba0:	005a      	lsls	r2, r3, #1
 800bba2:	697b      	ldr	r3, [r7, #20]
 800bba4:	685b      	ldr	r3, [r3, #4]
 800bba6:	085b      	lsrs	r3, r3, #1
 800bba8:	441a      	add	r2, r3
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbb2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bbb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbb6:	2b0f      	cmp	r3, #15
 800bbb8:	d916      	bls.n	800bbe8 <UART_SetConfig+0x920>
 800bbba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbc0:	d212      	bcs.n	800bbe8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bbc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	f023 030f 	bic.w	r3, r3, #15
 800bbca:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bbcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbce:	085b      	lsrs	r3, r3, #1
 800bbd0:	b29b      	uxth	r3, r3
 800bbd2:	f003 0307 	and.w	r3, r3, #7
 800bbd6:	b29a      	uxth	r2, r3
 800bbd8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bbda:	4313      	orrs	r3, r2
 800bbdc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bbe4:	60da      	str	r2, [r3, #12]
 800bbe6:	e0b9      	b.n	800bd5c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800bbe8:	2301      	movs	r3, #1
 800bbea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bbee:	e0b5      	b.n	800bd5c <UART_SetConfig+0xa94>
 800bbf0:	03d09000 	.word	0x03d09000
 800bbf4:	003d0900 	.word	0x003d0900
 800bbf8:	08014010 	.word	0x08014010
 800bbfc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800bc00:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc04:	2b20      	cmp	r3, #32
 800bc06:	dc49      	bgt.n	800bc9c <UART_SetConfig+0x9d4>
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	db7c      	blt.n	800bd06 <UART_SetConfig+0xa3e>
 800bc0c:	2b20      	cmp	r3, #32
 800bc0e:	d87a      	bhi.n	800bd06 <UART_SetConfig+0xa3e>
 800bc10:	a201      	add	r2, pc, #4	@ (adr r2, 800bc18 <UART_SetConfig+0x950>)
 800bc12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc16:	bf00      	nop
 800bc18:	0800bca3 	.word	0x0800bca3
 800bc1c:	0800bcab 	.word	0x0800bcab
 800bc20:	0800bd07 	.word	0x0800bd07
 800bc24:	0800bd07 	.word	0x0800bd07
 800bc28:	0800bcb3 	.word	0x0800bcb3
 800bc2c:	0800bd07 	.word	0x0800bd07
 800bc30:	0800bd07 	.word	0x0800bd07
 800bc34:	0800bd07 	.word	0x0800bd07
 800bc38:	0800bcc3 	.word	0x0800bcc3
 800bc3c:	0800bd07 	.word	0x0800bd07
 800bc40:	0800bd07 	.word	0x0800bd07
 800bc44:	0800bd07 	.word	0x0800bd07
 800bc48:	0800bd07 	.word	0x0800bd07
 800bc4c:	0800bd07 	.word	0x0800bd07
 800bc50:	0800bd07 	.word	0x0800bd07
 800bc54:	0800bd07 	.word	0x0800bd07
 800bc58:	0800bcd3 	.word	0x0800bcd3
 800bc5c:	0800bd07 	.word	0x0800bd07
 800bc60:	0800bd07 	.word	0x0800bd07
 800bc64:	0800bd07 	.word	0x0800bd07
 800bc68:	0800bd07 	.word	0x0800bd07
 800bc6c:	0800bd07 	.word	0x0800bd07
 800bc70:	0800bd07 	.word	0x0800bd07
 800bc74:	0800bd07 	.word	0x0800bd07
 800bc78:	0800bd07 	.word	0x0800bd07
 800bc7c:	0800bd07 	.word	0x0800bd07
 800bc80:	0800bd07 	.word	0x0800bd07
 800bc84:	0800bd07 	.word	0x0800bd07
 800bc88:	0800bd07 	.word	0x0800bd07
 800bc8c:	0800bd07 	.word	0x0800bd07
 800bc90:	0800bd07 	.word	0x0800bd07
 800bc94:	0800bd07 	.word	0x0800bd07
 800bc98:	0800bcf9 	.word	0x0800bcf9
 800bc9c:	2b40      	cmp	r3, #64	@ 0x40
 800bc9e:	d02e      	beq.n	800bcfe <UART_SetConfig+0xa36>
 800bca0:	e031      	b.n	800bd06 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bca2:	f7fb fdcd 	bl	8007840 <HAL_RCC_GetPCLK1Freq>
 800bca6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bca8:	e033      	b.n	800bd12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bcaa:	f7fb fddf 	bl	800786c <HAL_RCC_GetPCLK2Freq>
 800bcae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bcb0:	e02f      	b.n	800bd12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f7fd fdd0 	bl	800985c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bcbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcc0:	e027      	b.n	800bd12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bcc2:	f107 0318 	add.w	r3, r7, #24
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f7fd ff1c 	bl	8009b04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bccc:	69fb      	ldr	r3, [r7, #28]
 800bcce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcd0:	e01f      	b.n	800bd12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bcd2:	4b2d      	ldr	r3, [pc, #180]	@ (800bd88 <UART_SetConfig+0xac0>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f003 0320 	and.w	r3, r3, #32
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d009      	beq.n	800bcf2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bcde:	4b2a      	ldr	r3, [pc, #168]	@ (800bd88 <UART_SetConfig+0xac0>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	08db      	lsrs	r3, r3, #3
 800bce4:	f003 0303 	and.w	r3, r3, #3
 800bce8:	4a28      	ldr	r2, [pc, #160]	@ (800bd8c <UART_SetConfig+0xac4>)
 800bcea:	fa22 f303 	lsr.w	r3, r2, r3
 800bcee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bcf0:	e00f      	b.n	800bd12 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800bcf2:	4b26      	ldr	r3, [pc, #152]	@ (800bd8c <UART_SetConfig+0xac4>)
 800bcf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcf6:	e00c      	b.n	800bd12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bcf8:	4b25      	ldr	r3, [pc, #148]	@ (800bd90 <UART_SetConfig+0xac8>)
 800bcfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcfc:	e009      	b.n	800bd12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bcfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd04:	e005      	b.n	800bd12 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800bd06:	2300      	movs	r3, #0
 800bd08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bd10:	bf00      	nop
    }

    if (pclk != 0U)
 800bd12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d021      	beq.n	800bd5c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd1c:	4a1d      	ldr	r2, [pc, #116]	@ (800bd94 <UART_SetConfig+0xacc>)
 800bd1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd22:	461a      	mov	r2, r3
 800bd24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd26:	fbb3 f2f2 	udiv	r2, r3, r2
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	685b      	ldr	r3, [r3, #4]
 800bd2e:	085b      	lsrs	r3, r3, #1
 800bd30:	441a      	add	r2, r3
 800bd32:	697b      	ldr	r3, [r7, #20]
 800bd34:	685b      	ldr	r3, [r3, #4]
 800bd36:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd3e:	2b0f      	cmp	r3, #15
 800bd40:	d909      	bls.n	800bd56 <UART_SetConfig+0xa8e>
 800bd42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd48:	d205      	bcs.n	800bd56 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bd4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd4c:	b29a      	uxth	r2, r3
 800bd4e:	697b      	ldr	r3, [r7, #20]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	60da      	str	r2, [r3, #12]
 800bd54:	e002      	b.n	800bd5c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800bd56:	2301      	movs	r3, #1
 800bd58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	2201      	movs	r2, #1
 800bd60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	2201      	movs	r2, #1
 800bd68:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bd72:	697b      	ldr	r3, [r7, #20]
 800bd74:	2200      	movs	r2, #0
 800bd76:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bd78:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	3748      	adds	r7, #72	@ 0x48
 800bd80:	46bd      	mov	sp, r7
 800bd82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bd86:	bf00      	nop
 800bd88:	58024400 	.word	0x58024400
 800bd8c:	03d09000 	.word	0x03d09000
 800bd90:	003d0900 	.word	0x003d0900
 800bd94:	08014010 	.word	0x08014010

0800bd98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b083      	sub	sp, #12
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bda4:	f003 0308 	and.w	r3, r3, #8
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d00a      	beq.n	800bdc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	685b      	ldr	r3, [r3, #4]
 800bdb2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	430a      	orrs	r2, r1
 800bdc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdc6:	f003 0301 	and.w	r3, r3, #1
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d00a      	beq.n	800bde4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	685b      	ldr	r3, [r3, #4]
 800bdd4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	430a      	orrs	r2, r1
 800bde2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bde8:	f003 0302 	and.w	r3, r3, #2
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d00a      	beq.n	800be06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	685b      	ldr	r3, [r3, #4]
 800bdf6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	430a      	orrs	r2, r1
 800be04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be0a:	f003 0304 	and.w	r3, r3, #4
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d00a      	beq.n	800be28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	685b      	ldr	r3, [r3, #4]
 800be18:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	430a      	orrs	r2, r1
 800be26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be2c:	f003 0310 	and.w	r3, r3, #16
 800be30:	2b00      	cmp	r3, #0
 800be32:	d00a      	beq.n	800be4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	689b      	ldr	r3, [r3, #8]
 800be3a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	430a      	orrs	r2, r1
 800be48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be4e:	f003 0320 	and.w	r3, r3, #32
 800be52:	2b00      	cmp	r3, #0
 800be54:	d00a      	beq.n	800be6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	689b      	ldr	r3, [r3, #8]
 800be5c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	430a      	orrs	r2, r1
 800be6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be74:	2b00      	cmp	r3, #0
 800be76:	d01a      	beq.n	800beae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	685b      	ldr	r3, [r3, #4]
 800be7e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	430a      	orrs	r2, r1
 800be8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be96:	d10a      	bne.n	800beae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	685b      	ldr	r3, [r3, #4]
 800be9e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	430a      	orrs	r2, r1
 800beac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d00a      	beq.n	800bed0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	430a      	orrs	r2, r1
 800bece:	605a      	str	r2, [r3, #4]
  }
}
 800bed0:	bf00      	nop
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b098      	sub	sp, #96	@ 0x60
 800bee0:	af02      	add	r7, sp, #8
 800bee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2200      	movs	r2, #0
 800bee8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800beec:	f7f6 f8a6 	bl	800203c <HAL_GetTick>
 800bef0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f003 0308 	and.w	r3, r3, #8
 800befc:	2b08      	cmp	r3, #8
 800befe:	d12f      	bne.n	800bf60 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bf00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bf04:	9300      	str	r3, [sp, #0]
 800bf06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf08:	2200      	movs	r2, #0
 800bf0a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f000 f88e 	bl	800c030 <UART_WaitOnFlagUntilTimeout>
 800bf14:	4603      	mov	r3, r0
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d022      	beq.n	800bf60 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf22:	e853 3f00 	ldrex	r3, [r3]
 800bf26:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bf28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bf2e:	653b      	str	r3, [r7, #80]	@ 0x50
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	461a      	mov	r2, r3
 800bf36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf38:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf3a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bf40:	e841 2300 	strex	r3, r2, [r1]
 800bf44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bf46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d1e6      	bne.n	800bf1a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2220      	movs	r2, #32
 800bf50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bf5c:	2303      	movs	r3, #3
 800bf5e:	e063      	b.n	800c028 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f003 0304 	and.w	r3, r3, #4
 800bf6a:	2b04      	cmp	r3, #4
 800bf6c:	d149      	bne.n	800c002 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bf6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bf72:	9300      	str	r3, [sp, #0]
 800bf74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf76:	2200      	movs	r2, #0
 800bf78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bf7c:	6878      	ldr	r0, [r7, #4]
 800bf7e:	f000 f857 	bl	800c030 <UART_WaitOnFlagUntilTimeout>
 800bf82:	4603      	mov	r3, r0
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d03c      	beq.n	800c002 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf90:	e853 3f00 	ldrex	r3, [r3]
 800bf94:	623b      	str	r3, [r7, #32]
   return(result);
 800bf96:	6a3b      	ldr	r3, [r7, #32]
 800bf98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	461a      	mov	r2, r3
 800bfa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfa6:	633b      	str	r3, [r7, #48]	@ 0x30
 800bfa8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bfac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bfae:	e841 2300 	strex	r3, r2, [r1]
 800bfb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bfb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d1e6      	bne.n	800bf88 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	3308      	adds	r3, #8
 800bfc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfc2:	693b      	ldr	r3, [r7, #16]
 800bfc4:	e853 3f00 	ldrex	r3, [r3]
 800bfc8:	60fb      	str	r3, [r7, #12]
   return(result);
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	f023 0301 	bic.w	r3, r3, #1
 800bfd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	3308      	adds	r3, #8
 800bfd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bfda:	61fa      	str	r2, [r7, #28]
 800bfdc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfde:	69b9      	ldr	r1, [r7, #24]
 800bfe0:	69fa      	ldr	r2, [r7, #28]
 800bfe2:	e841 2300 	strex	r3, r2, [r1]
 800bfe6:	617b      	str	r3, [r7, #20]
   return(result);
 800bfe8:	697b      	ldr	r3, [r7, #20]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d1e5      	bne.n	800bfba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2220      	movs	r2, #32
 800bff2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2200      	movs	r2, #0
 800bffa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bffe:	2303      	movs	r3, #3
 800c000:	e012      	b.n	800c028 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2220      	movs	r2, #32
 800c006:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	2220      	movs	r2, #32
 800c00e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	2200      	movs	r2, #0
 800c016:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	2200      	movs	r2, #0
 800c01c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2200      	movs	r2, #0
 800c022:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c026:	2300      	movs	r3, #0
}
 800c028:	4618      	mov	r0, r3
 800c02a:	3758      	adds	r7, #88	@ 0x58
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b084      	sub	sp, #16
 800c034:	af00      	add	r7, sp, #0
 800c036:	60f8      	str	r0, [r7, #12]
 800c038:	60b9      	str	r1, [r7, #8]
 800c03a:	603b      	str	r3, [r7, #0]
 800c03c:	4613      	mov	r3, r2
 800c03e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c040:	e04f      	b.n	800c0e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c042:	69bb      	ldr	r3, [r7, #24]
 800c044:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c048:	d04b      	beq.n	800c0e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c04a:	f7f5 fff7 	bl	800203c <HAL_GetTick>
 800c04e:	4602      	mov	r2, r0
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	1ad3      	subs	r3, r2, r3
 800c054:	69ba      	ldr	r2, [r7, #24]
 800c056:	429a      	cmp	r2, r3
 800c058:	d302      	bcc.n	800c060 <UART_WaitOnFlagUntilTimeout+0x30>
 800c05a:	69bb      	ldr	r3, [r7, #24]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d101      	bne.n	800c064 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c060:	2303      	movs	r3, #3
 800c062:	e04e      	b.n	800c102 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f003 0304 	and.w	r3, r3, #4
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d037      	beq.n	800c0e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	2b80      	cmp	r3, #128	@ 0x80
 800c076:	d034      	beq.n	800c0e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	2b40      	cmp	r3, #64	@ 0x40
 800c07c:	d031      	beq.n	800c0e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	69db      	ldr	r3, [r3, #28]
 800c084:	f003 0308 	and.w	r3, r3, #8
 800c088:	2b08      	cmp	r3, #8
 800c08a:	d110      	bne.n	800c0ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	2208      	movs	r2, #8
 800c092:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c094:	68f8      	ldr	r0, [r7, #12]
 800c096:	f000 f921 	bl	800c2dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	2208      	movs	r2, #8
 800c09e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c0aa:	2301      	movs	r3, #1
 800c0ac:	e029      	b.n	800c102 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	69db      	ldr	r3, [r3, #28]
 800c0b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c0b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c0bc:	d111      	bne.n	800c0e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c0c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c0c8:	68f8      	ldr	r0, [r7, #12]
 800c0ca:	f000 f907 	bl	800c2dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2220      	movs	r2, #32
 800c0d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	2200      	movs	r2, #0
 800c0da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c0de:	2303      	movs	r3, #3
 800c0e0:	e00f      	b.n	800c102 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	69da      	ldr	r2, [r3, #28]
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	4013      	ands	r3, r2
 800c0ec:	68ba      	ldr	r2, [r7, #8]
 800c0ee:	429a      	cmp	r2, r3
 800c0f0:	bf0c      	ite	eq
 800c0f2:	2301      	moveq	r3, #1
 800c0f4:	2300      	movne	r3, #0
 800c0f6:	b2db      	uxtb	r3, r3
 800c0f8:	461a      	mov	r2, r3
 800c0fa:	79fb      	ldrb	r3, [r7, #7]
 800c0fc:	429a      	cmp	r2, r3
 800c0fe:	d0a0      	beq.n	800c042 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c100:	2300      	movs	r3, #0
}
 800c102:	4618      	mov	r0, r3
 800c104:	3710      	adds	r7, #16
 800c106:	46bd      	mov	sp, r7
 800c108:	bd80      	pop	{r7, pc}
	...

0800c10c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b096      	sub	sp, #88	@ 0x58
 800c110:	af00      	add	r7, sp, #0
 800c112:	60f8      	str	r0, [r7, #12]
 800c114:	60b9      	str	r1, [r7, #8]
 800c116:	4613      	mov	r3, r2
 800c118:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	68ba      	ldr	r2, [r7, #8]
 800c11e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	88fa      	ldrh	r2, [r7, #6]
 800c124:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	2200      	movs	r2, #0
 800c12c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	2222      	movs	r2, #34	@ 0x22
 800c134:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d02d      	beq.n	800c19e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c148:	4a40      	ldr	r2, [pc, #256]	@ (800c24c <UART_Start_Receive_DMA+0x140>)
 800c14a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c152:	4a3f      	ldr	r2, [pc, #252]	@ (800c250 <UART_Start_Receive_DMA+0x144>)
 800c154:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c15c:	4a3d      	ldr	r2, [pc, #244]	@ (800c254 <UART_Start_Receive_DMA+0x148>)
 800c15e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c166:	2200      	movs	r2, #0
 800c168:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	3324      	adds	r3, #36	@ 0x24
 800c176:	4619      	mov	r1, r3
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c17c:	461a      	mov	r2, r3
 800c17e:	88fb      	ldrh	r3, [r7, #6]
 800c180:	f7f7 fea6 	bl	8003ed0 <HAL_DMA_Start_IT>
 800c184:	4603      	mov	r3, r0
 800c186:	2b00      	cmp	r3, #0
 800c188:	d009      	beq.n	800c19e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	2210      	movs	r2, #16
 800c18e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	2220      	movs	r2, #32
 800c196:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800c19a:	2301      	movs	r3, #1
 800c19c:	e051      	b.n	800c242 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	691b      	ldr	r3, [r3, #16]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d018      	beq.n	800c1d8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1ae:	e853 3f00 	ldrex	r3, [r3]
 800c1b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c1b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c1ba:	657b      	str	r3, [r7, #84]	@ 0x54
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1c6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c1ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1cc:	e841 2300 	strex	r3, r2, [r1]
 800c1d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c1d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d1e6      	bne.n	800c1a6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	3308      	adds	r3, #8
 800c1de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1e2:	e853 3f00 	ldrex	r3, [r3]
 800c1e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ea:	f043 0301 	orr.w	r3, r3, #1
 800c1ee:	653b      	str	r3, [r7, #80]	@ 0x50
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	3308      	adds	r3, #8
 800c1f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c1f8:	637a      	str	r2, [r7, #52]	@ 0x34
 800c1fa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c1fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c200:	e841 2300 	strex	r3, r2, [r1]
 800c204:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d1e5      	bne.n	800c1d8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	3308      	adds	r3, #8
 800c212:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c214:	697b      	ldr	r3, [r7, #20]
 800c216:	e853 3f00 	ldrex	r3, [r3]
 800c21a:	613b      	str	r3, [r7, #16]
   return(result);
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c222:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	3308      	adds	r3, #8
 800c22a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c22c:	623a      	str	r2, [r7, #32]
 800c22e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c230:	69f9      	ldr	r1, [r7, #28]
 800c232:	6a3a      	ldr	r2, [r7, #32]
 800c234:	e841 2300 	strex	r3, r2, [r1]
 800c238:	61bb      	str	r3, [r7, #24]
   return(result);
 800c23a:	69bb      	ldr	r3, [r7, #24]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d1e5      	bne.n	800c20c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800c240:	2300      	movs	r3, #0
}
 800c242:	4618      	mov	r0, r3
 800c244:	3758      	adds	r7, #88	@ 0x58
 800c246:	46bd      	mov	sp, r7
 800c248:	bd80      	pop	{r7, pc}
 800c24a:	bf00      	nop
 800c24c:	0800c45b 	.word	0x0800c45b
 800c250:	0800c583 	.word	0x0800c583
 800c254:	0800c5c1 	.word	0x0800c5c1

0800c258 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c258:	b480      	push	{r7}
 800c25a:	b08f      	sub	sp, #60	@ 0x3c
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c266:	6a3b      	ldr	r3, [r7, #32]
 800c268:	e853 3f00 	ldrex	r3, [r3]
 800c26c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c26e:	69fb      	ldr	r3, [r7, #28]
 800c270:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c274:	637b      	str	r3, [r7, #52]	@ 0x34
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	461a      	mov	r2, r3
 800c27c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c27e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c280:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c282:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c284:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c286:	e841 2300 	strex	r3, r2, [r1]
 800c28a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d1e6      	bne.n	800c260 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	3308      	adds	r3, #8
 800c298:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	e853 3f00 	ldrex	r3, [r3]
 800c2a0:	60bb      	str	r3, [r7, #8]
   return(result);
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c2a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	3308      	adds	r3, #8
 800c2b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c2b2:	61ba      	str	r2, [r7, #24]
 800c2b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2b6:	6979      	ldr	r1, [r7, #20]
 800c2b8:	69ba      	ldr	r2, [r7, #24]
 800c2ba:	e841 2300 	strex	r3, r2, [r1]
 800c2be:	613b      	str	r3, [r7, #16]
   return(result);
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d1e5      	bne.n	800c292 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2220      	movs	r2, #32
 800c2ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c2ce:	bf00      	nop
 800c2d0:	373c      	adds	r7, #60	@ 0x3c
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d8:	4770      	bx	lr
	...

0800c2dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b095      	sub	sp, #84	@ 0x54
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2ec:	e853 3f00 	ldrex	r3, [r3]
 800c2f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c2f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c2f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	461a      	mov	r2, r3
 800c300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c302:	643b      	str	r3, [r7, #64]	@ 0x40
 800c304:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c306:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c308:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c30a:	e841 2300 	strex	r3, r2, [r1]
 800c30e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c312:	2b00      	cmp	r3, #0
 800c314:	d1e6      	bne.n	800c2e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	3308      	adds	r3, #8
 800c31c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c31e:	6a3b      	ldr	r3, [r7, #32]
 800c320:	e853 3f00 	ldrex	r3, [r3]
 800c324:	61fb      	str	r3, [r7, #28]
   return(result);
 800c326:	69fa      	ldr	r2, [r7, #28]
 800c328:	4b1e      	ldr	r3, [pc, #120]	@ (800c3a4 <UART_EndRxTransfer+0xc8>)
 800c32a:	4013      	ands	r3, r2
 800c32c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	3308      	adds	r3, #8
 800c334:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c336:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c338:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c33a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c33c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c33e:	e841 2300 	strex	r3, r2, [r1]
 800c342:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c346:	2b00      	cmp	r3, #0
 800c348:	d1e5      	bne.n	800c316 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c34e:	2b01      	cmp	r3, #1
 800c350:	d118      	bne.n	800c384 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	e853 3f00 	ldrex	r3, [r3]
 800c35e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	f023 0310 	bic.w	r3, r3, #16
 800c366:	647b      	str	r3, [r7, #68]	@ 0x44
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	461a      	mov	r2, r3
 800c36e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c370:	61bb      	str	r3, [r7, #24]
 800c372:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c374:	6979      	ldr	r1, [r7, #20]
 800c376:	69ba      	ldr	r2, [r7, #24]
 800c378:	e841 2300 	strex	r3, r2, [r1]
 800c37c:	613b      	str	r3, [r7, #16]
   return(result);
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d1e6      	bne.n	800c352 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2220      	movs	r2, #32
 800c388:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	2200      	movs	r2, #0
 800c390:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2200      	movs	r2, #0
 800c396:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c398:	bf00      	nop
 800c39a:	3754      	adds	r7, #84	@ 0x54
 800c39c:	46bd      	mov	sp, r7
 800c39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a2:	4770      	bx	lr
 800c3a4:	effffffe 	.word	0xeffffffe

0800c3a8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b090      	sub	sp, #64	@ 0x40
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3b4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	69db      	ldr	r3, [r3, #28]
 800c3ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3be:	d037      	beq.n	800c430 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800c3c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c3c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	3308      	adds	r3, #8
 800c3ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d2:	e853 3f00 	ldrex	r3, [r3]
 800c3d6:	623b      	str	r3, [r7, #32]
   return(result);
 800c3d8:	6a3b      	ldr	r3, [r7, #32]
 800c3da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c3de:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c3e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	3308      	adds	r3, #8
 800c3e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c3e8:	633a      	str	r2, [r7, #48]	@ 0x30
 800c3ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c3ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3f0:	e841 2300 	strex	r3, r2, [r1]
 800c3f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c3f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d1e5      	bne.n	800c3c8 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c3fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	e853 3f00 	ldrex	r3, [r3]
 800c408:	60fb      	str	r3, [r7, #12]
   return(result);
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c410:	637b      	str	r3, [r7, #52]	@ 0x34
 800c412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	461a      	mov	r2, r3
 800c418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c41a:	61fb      	str	r3, [r7, #28]
 800c41c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c41e:	69b9      	ldr	r1, [r7, #24]
 800c420:	69fa      	ldr	r2, [r7, #28]
 800c422:	e841 2300 	strex	r3, r2, [r1]
 800c426:	617b      	str	r3, [r7, #20]
   return(result);
 800c428:	697b      	ldr	r3, [r7, #20]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d1e6      	bne.n	800c3fc <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c42e:	e002      	b.n	800c436 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800c430:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c432:	f7fe ff15 	bl	800b260 <HAL_UART_TxCpltCallback>
}
 800c436:	bf00      	nop
 800c438:	3740      	adds	r7, #64	@ 0x40
 800c43a:	46bd      	mov	sp, r7
 800c43c:	bd80      	pop	{r7, pc}

0800c43e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c43e:	b580      	push	{r7, lr}
 800c440:	b084      	sub	sp, #16
 800c442:	af00      	add	r7, sp, #0
 800c444:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c44a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c44c:	68f8      	ldr	r0, [r7, #12]
 800c44e:	f7fe ff11 	bl	800b274 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c452:	bf00      	nop
 800c454:	3710      	adds	r7, #16
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}

0800c45a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c45a:	b580      	push	{r7, lr}
 800c45c:	b09c      	sub	sp, #112	@ 0x70
 800c45e:	af00      	add	r7, sp, #0
 800c460:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c466:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	69db      	ldr	r3, [r3, #28]
 800c46c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c470:	d071      	beq.n	800c556 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800c472:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c474:	2200      	movs	r2, #0
 800c476:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c47a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c480:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c482:	e853 3f00 	ldrex	r3, [r3]
 800c486:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c488:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c48a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c48e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c490:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	461a      	mov	r2, r3
 800c496:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c498:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c49a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c49c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c49e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c4a0:	e841 2300 	strex	r3, r2, [r1]
 800c4a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c4a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d1e6      	bne.n	800c47a <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	3308      	adds	r3, #8
 800c4b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4b6:	e853 3f00 	ldrex	r3, [r3]
 800c4ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c4bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4be:	f023 0301 	bic.w	r3, r3, #1
 800c4c2:	667b      	str	r3, [r7, #100]	@ 0x64
 800c4c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	3308      	adds	r3, #8
 800c4ca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c4cc:	647a      	str	r2, [r7, #68]	@ 0x44
 800c4ce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c4d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c4d4:	e841 2300 	strex	r3, r2, [r1]
 800c4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c4da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d1e5      	bne.n	800c4ac <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c4e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	3308      	adds	r3, #8
 800c4e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ea:	e853 3f00 	ldrex	r3, [r3]
 800c4ee:	623b      	str	r3, [r7, #32]
   return(result);
 800c4f0:	6a3b      	ldr	r3, [r7, #32]
 800c4f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c4f6:	663b      	str	r3, [r7, #96]	@ 0x60
 800c4f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	3308      	adds	r3, #8
 800c4fe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c500:	633a      	str	r2, [r7, #48]	@ 0x30
 800c502:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c504:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c506:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c508:	e841 2300 	strex	r3, r2, [r1]
 800c50c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c50e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c510:	2b00      	cmp	r3, #0
 800c512:	d1e5      	bne.n	800c4e0 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c514:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c516:	2220      	movs	r2, #32
 800c518:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c51c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c51e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c520:	2b01      	cmp	r3, #1
 800c522:	d118      	bne.n	800c556 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c524:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	e853 3f00 	ldrex	r3, [r3]
 800c530:	60fb      	str	r3, [r7, #12]
   return(result);
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	f023 0310 	bic.w	r3, r3, #16
 800c538:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c53a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	461a      	mov	r2, r3
 800c540:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c542:	61fb      	str	r3, [r7, #28]
 800c544:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c546:	69b9      	ldr	r1, [r7, #24]
 800c548:	69fa      	ldr	r2, [r7, #28]
 800c54a:	e841 2300 	strex	r3, r2, [r1]
 800c54e:	617b      	str	r3, [r7, #20]
   return(result);
 800c550:	697b      	ldr	r3, [r7, #20]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d1e6      	bne.n	800c524 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c556:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c558:	2200      	movs	r2, #0
 800c55a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c55c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c55e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c560:	2b01      	cmp	r3, #1
 800c562:	d107      	bne.n	800c574 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c564:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c566:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c56a:	4619      	mov	r1, r3
 800c56c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c56e:	f7fe fe9f 	bl	800b2b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c572:	e002      	b.n	800c57a <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800c574:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c576:	f7f4 fc37 	bl	8000de8 <HAL_UART_RxCpltCallback>
}
 800c57a:	bf00      	nop
 800c57c:	3770      	adds	r7, #112	@ 0x70
 800c57e:	46bd      	mov	sp, r7
 800c580:	bd80      	pop	{r7, pc}

0800c582 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c582:	b580      	push	{r7, lr}
 800c584:	b084      	sub	sp, #16
 800c586:	af00      	add	r7, sp, #0
 800c588:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c58e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	2201      	movs	r2, #1
 800c594:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c59a:	2b01      	cmp	r3, #1
 800c59c:	d109      	bne.n	800c5b2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c5a4:	085b      	lsrs	r3, r3, #1
 800c5a6:	b29b      	uxth	r3, r3
 800c5a8:	4619      	mov	r1, r3
 800c5aa:	68f8      	ldr	r0, [r7, #12]
 800c5ac:	f7fe fe80 	bl	800b2b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c5b0:	e002      	b.n	800c5b8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800c5b2:	68f8      	ldr	r0, [r7, #12]
 800c5b4:	f7fe fe68 	bl	800b288 <HAL_UART_RxHalfCpltCallback>
}
 800c5b8:	bf00      	nop
 800c5ba:	3710      	adds	r7, #16
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd80      	pop	{r7, pc}

0800c5c0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b086      	sub	sp, #24
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5cc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c5ce:	697b      	ldr	r3, [r7, #20]
 800c5d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5d4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c5d6:	697b      	ldr	r3, [r7, #20]
 800c5d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5dc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	689b      	ldr	r3, [r3, #8]
 800c5e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5e8:	2b80      	cmp	r3, #128	@ 0x80
 800c5ea:	d109      	bne.n	800c600 <UART_DMAError+0x40>
 800c5ec:	693b      	ldr	r3, [r7, #16]
 800c5ee:	2b21      	cmp	r3, #33	@ 0x21
 800c5f0:	d106      	bne.n	800c600 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c5f2:	697b      	ldr	r3, [r7, #20]
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800c5fa:	6978      	ldr	r0, [r7, #20]
 800c5fc:	f7ff fe2c 	bl	800c258 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c600:	697b      	ldr	r3, [r7, #20]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	689b      	ldr	r3, [r3, #8]
 800c606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c60a:	2b40      	cmp	r3, #64	@ 0x40
 800c60c:	d109      	bne.n	800c622 <UART_DMAError+0x62>
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	2b22      	cmp	r3, #34	@ 0x22
 800c612:	d106      	bne.n	800c622 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c614:	697b      	ldr	r3, [r7, #20]
 800c616:	2200      	movs	r2, #0
 800c618:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800c61c:	6978      	ldr	r0, [r7, #20]
 800c61e:	f7ff fe5d 	bl	800c2dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c628:	f043 0210 	orr.w	r2, r3, #16
 800c62c:	697b      	ldr	r3, [r7, #20]
 800c62e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c632:	6978      	ldr	r0, [r7, #20]
 800c634:	f7fe fe32 	bl	800b29c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c638:	bf00      	nop
 800c63a:	3718      	adds	r7, #24
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}

0800c640 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b084      	sub	sp, #16
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c64c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	2200      	movs	r2, #0
 800c652:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	2200      	movs	r2, #0
 800c65a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c65e:	68f8      	ldr	r0, [r7, #12]
 800c660:	f7fe fe1c 	bl	800b29c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c664:	bf00      	nop
 800c666:	3710      	adds	r7, #16
 800c668:	46bd      	mov	sp, r7
 800c66a:	bd80      	pop	{r7, pc}

0800c66c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b088      	sub	sp, #32
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	e853 3f00 	ldrex	r3, [r3]
 800c680:	60bb      	str	r3, [r7, #8]
   return(result);
 800c682:	68bb      	ldr	r3, [r7, #8]
 800c684:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c688:	61fb      	str	r3, [r7, #28]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	461a      	mov	r2, r3
 800c690:	69fb      	ldr	r3, [r7, #28]
 800c692:	61bb      	str	r3, [r7, #24]
 800c694:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c696:	6979      	ldr	r1, [r7, #20]
 800c698:	69ba      	ldr	r2, [r7, #24]
 800c69a:	e841 2300 	strex	r3, r2, [r1]
 800c69e:	613b      	str	r3, [r7, #16]
   return(result);
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d1e6      	bne.n	800c674 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	2220      	movs	r2, #32
 800c6aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f7fe fdd3 	bl	800b260 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c6ba:	bf00      	nop
 800c6bc:	3720      	adds	r7, #32
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}

0800c6c2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c6c2:	b480      	push	{r7}
 800c6c4:	b083      	sub	sp, #12
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c6ca:	bf00      	nop
 800c6cc:	370c      	adds	r7, #12
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d4:	4770      	bx	lr

0800c6d6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c6d6:	b480      	push	{r7}
 800c6d8:	b083      	sub	sp, #12
 800c6da:	af00      	add	r7, sp, #0
 800c6dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c6de:	bf00      	nop
 800c6e0:	370c      	adds	r7, #12
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e8:	4770      	bx	lr

0800c6ea <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c6ea:	b480      	push	{r7}
 800c6ec:	b083      	sub	sp, #12
 800c6ee:	af00      	add	r7, sp, #0
 800c6f0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c6f2:	bf00      	nop
 800c6f4:	370c      	adds	r7, #12
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fc:	4770      	bx	lr

0800c6fe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c6fe:	b480      	push	{r7}
 800c700:	b085      	sub	sp, #20
 800c702:	af00      	add	r7, sp, #0
 800c704:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c70c:	2b01      	cmp	r3, #1
 800c70e:	d101      	bne.n	800c714 <HAL_UARTEx_DisableFifoMode+0x16>
 800c710:	2302      	movs	r3, #2
 800c712:	e027      	b.n	800c764 <HAL_UARTEx_DisableFifoMode+0x66>
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2201      	movs	r2, #1
 800c718:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2224      	movs	r2, #36	@ 0x24
 800c720:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	681a      	ldr	r2, [r3, #0]
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f022 0201 	bic.w	r2, r2, #1
 800c73a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c742:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	2200      	movs	r2, #0
 800c748:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	68fa      	ldr	r2, [r7, #12]
 800c750:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2220      	movs	r2, #32
 800c756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	2200      	movs	r2, #0
 800c75e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c762:	2300      	movs	r3, #0
}
 800c764:	4618      	mov	r0, r3
 800c766:	3714      	adds	r7, #20
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr

0800c770 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b084      	sub	sp, #16
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
 800c778:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c780:	2b01      	cmp	r3, #1
 800c782:	d101      	bne.n	800c788 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c784:	2302      	movs	r3, #2
 800c786:	e02d      	b.n	800c7e4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2201      	movs	r2, #1
 800c78c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	2224      	movs	r2, #36	@ 0x24
 800c794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	681a      	ldr	r2, [r3, #0]
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f022 0201 	bic.w	r2, r2, #1
 800c7ae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	689b      	ldr	r3, [r3, #8]
 800c7b6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	683a      	ldr	r2, [r7, #0]
 800c7c0:	430a      	orrs	r2, r1
 800c7c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c7c4:	6878      	ldr	r0, [r7, #4]
 800c7c6:	f000 f84f 	bl	800c868 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	68fa      	ldr	r2, [r7, #12]
 800c7d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2220      	movs	r2, #32
 800c7d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2200      	movs	r2, #0
 800c7de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c7e2:	2300      	movs	r3, #0
}
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	3710      	adds	r7, #16
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	bd80      	pop	{r7, pc}

0800c7ec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b084      	sub	sp, #16
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c7fc:	2b01      	cmp	r3, #1
 800c7fe:	d101      	bne.n	800c804 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c800:	2302      	movs	r3, #2
 800c802:	e02d      	b.n	800c860 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2201      	movs	r2, #1
 800c808:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2224      	movs	r2, #36	@ 0x24
 800c810:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	681a      	ldr	r2, [r3, #0]
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	f022 0201 	bic.w	r2, r2, #1
 800c82a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	689b      	ldr	r3, [r3, #8]
 800c832:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	683a      	ldr	r2, [r7, #0]
 800c83c:	430a      	orrs	r2, r1
 800c83e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	f000 f811 	bl	800c868 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	68fa      	ldr	r2, [r7, #12]
 800c84c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	2220      	movs	r2, #32
 800c852:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2200      	movs	r2, #0
 800c85a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c85e:	2300      	movs	r3, #0
}
 800c860:	4618      	mov	r0, r3
 800c862:	3710      	adds	r7, #16
 800c864:	46bd      	mov	sp, r7
 800c866:	bd80      	pop	{r7, pc}

0800c868 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c868:	b480      	push	{r7}
 800c86a:	b085      	sub	sp, #20
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c874:	2b00      	cmp	r3, #0
 800c876:	d108      	bne.n	800c88a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2201      	movs	r2, #1
 800c87c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2201      	movs	r2, #1
 800c884:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c888:	e031      	b.n	800c8ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c88a:	2310      	movs	r3, #16
 800c88c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c88e:	2310      	movs	r3, #16
 800c890:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	689b      	ldr	r3, [r3, #8]
 800c898:	0e5b      	lsrs	r3, r3, #25
 800c89a:	b2db      	uxtb	r3, r3
 800c89c:	f003 0307 	and.w	r3, r3, #7
 800c8a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	689b      	ldr	r3, [r3, #8]
 800c8a8:	0f5b      	lsrs	r3, r3, #29
 800c8aa:	b2db      	uxtb	r3, r3
 800c8ac:	f003 0307 	and.w	r3, r3, #7
 800c8b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c8b2:	7bbb      	ldrb	r3, [r7, #14]
 800c8b4:	7b3a      	ldrb	r2, [r7, #12]
 800c8b6:	4911      	ldr	r1, [pc, #68]	@ (800c8fc <UARTEx_SetNbDataToProcess+0x94>)
 800c8b8:	5c8a      	ldrb	r2, [r1, r2]
 800c8ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c8be:	7b3a      	ldrb	r2, [r7, #12]
 800c8c0:	490f      	ldr	r1, [pc, #60]	@ (800c900 <UARTEx_SetNbDataToProcess+0x98>)
 800c8c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c8c4:	fb93 f3f2 	sdiv	r3, r3, r2
 800c8c8:	b29a      	uxth	r2, r3
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c8d0:	7bfb      	ldrb	r3, [r7, #15]
 800c8d2:	7b7a      	ldrb	r2, [r7, #13]
 800c8d4:	4909      	ldr	r1, [pc, #36]	@ (800c8fc <UARTEx_SetNbDataToProcess+0x94>)
 800c8d6:	5c8a      	ldrb	r2, [r1, r2]
 800c8d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c8dc:	7b7a      	ldrb	r2, [r7, #13]
 800c8de:	4908      	ldr	r1, [pc, #32]	@ (800c900 <UARTEx_SetNbDataToProcess+0x98>)
 800c8e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c8e2:	fb93 f3f2 	sdiv	r3, r3, r2
 800c8e6:	b29a      	uxth	r2, r3
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c8ee:	bf00      	nop
 800c8f0:	3714      	adds	r7, #20
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f8:	4770      	bx	lr
 800c8fa:	bf00      	nop
 800c8fc:	08014028 	.word	0x08014028
 800c900:	08014030 	.word	0x08014030

0800c904 <__NVIC_SetPriority>:
{
 800c904:	b480      	push	{r7}
 800c906:	b083      	sub	sp, #12
 800c908:	af00      	add	r7, sp, #0
 800c90a:	4603      	mov	r3, r0
 800c90c:	6039      	str	r1, [r7, #0]
 800c90e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800c910:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c914:	2b00      	cmp	r3, #0
 800c916:	db0a      	blt.n	800c92e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c918:	683b      	ldr	r3, [r7, #0]
 800c91a:	b2da      	uxtb	r2, r3
 800c91c:	490c      	ldr	r1, [pc, #48]	@ (800c950 <__NVIC_SetPriority+0x4c>)
 800c91e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c922:	0112      	lsls	r2, r2, #4
 800c924:	b2d2      	uxtb	r2, r2
 800c926:	440b      	add	r3, r1
 800c928:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c92c:	e00a      	b.n	800c944 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	b2da      	uxtb	r2, r3
 800c932:	4908      	ldr	r1, [pc, #32]	@ (800c954 <__NVIC_SetPriority+0x50>)
 800c934:	88fb      	ldrh	r3, [r7, #6]
 800c936:	f003 030f 	and.w	r3, r3, #15
 800c93a:	3b04      	subs	r3, #4
 800c93c:	0112      	lsls	r2, r2, #4
 800c93e:	b2d2      	uxtb	r2, r2
 800c940:	440b      	add	r3, r1
 800c942:	761a      	strb	r2, [r3, #24]
}
 800c944:	bf00      	nop
 800c946:	370c      	adds	r7, #12
 800c948:	46bd      	mov	sp, r7
 800c94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94e:	4770      	bx	lr
 800c950:	e000e100 	.word	0xe000e100
 800c954:	e000ed00 	.word	0xe000ed00

0800c958 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c958:	b580      	push	{r7, lr}
 800c95a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c95c:	4b05      	ldr	r3, [pc, #20]	@ (800c974 <SysTick_Handler+0x1c>)
 800c95e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c960:	f002 f998 	bl	800ec94 <xTaskGetSchedulerState>
 800c964:	4603      	mov	r3, r0
 800c966:	2b01      	cmp	r3, #1
 800c968:	d001      	beq.n	800c96e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c96a:	f003 fa95 	bl	800fe98 <xPortSysTickHandler>
  }
}
 800c96e:	bf00      	nop
 800c970:	bd80      	pop	{r7, pc}
 800c972:	bf00      	nop
 800c974:	e000e010 	.word	0xe000e010

0800c978 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c978:	b580      	push	{r7, lr}
 800c97a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c97c:	2100      	movs	r1, #0
 800c97e:	f06f 0004 	mvn.w	r0, #4
 800c982:	f7ff ffbf 	bl	800c904 <__NVIC_SetPriority>
#endif
}
 800c986:	bf00      	nop
 800c988:	bd80      	pop	{r7, pc}
	...

0800c98c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c98c:	b480      	push	{r7}
 800c98e:	b083      	sub	sp, #12
 800c990:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c992:	f3ef 8305 	mrs	r3, IPSR
 800c996:	603b      	str	r3, [r7, #0]
  return(result);
 800c998:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d003      	beq.n	800c9a6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c99e:	f06f 0305 	mvn.w	r3, #5
 800c9a2:	607b      	str	r3, [r7, #4]
 800c9a4:	e00c      	b.n	800c9c0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c9a6:	4b0a      	ldr	r3, [pc, #40]	@ (800c9d0 <osKernelInitialize+0x44>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d105      	bne.n	800c9ba <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c9ae:	4b08      	ldr	r3, [pc, #32]	@ (800c9d0 <osKernelInitialize+0x44>)
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	607b      	str	r3, [r7, #4]
 800c9b8:	e002      	b.n	800c9c0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c9ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c9be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c9c0:	687b      	ldr	r3, [r7, #4]
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	370c      	adds	r7, #12
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9cc:	4770      	bx	lr
 800c9ce:	bf00      	nop
 800c9d0:	240018b8 	.word	0x240018b8

0800c9d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b082      	sub	sp, #8
 800c9d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c9da:	f3ef 8305 	mrs	r3, IPSR
 800c9de:	603b      	str	r3, [r7, #0]
  return(result);
 800c9e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d003      	beq.n	800c9ee <osKernelStart+0x1a>
    stat = osErrorISR;
 800c9e6:	f06f 0305 	mvn.w	r3, #5
 800c9ea:	607b      	str	r3, [r7, #4]
 800c9ec:	e010      	b.n	800ca10 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c9ee:	4b0b      	ldr	r3, [pc, #44]	@ (800ca1c <osKernelStart+0x48>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	2b01      	cmp	r3, #1
 800c9f4:	d109      	bne.n	800ca0a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c9f6:	f7ff ffbf 	bl	800c978 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c9fa:	4b08      	ldr	r3, [pc, #32]	@ (800ca1c <osKernelStart+0x48>)
 800c9fc:	2202      	movs	r2, #2
 800c9fe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ca00:	f001 fcc2 	bl	800e388 <vTaskStartScheduler>
      stat = osOK;
 800ca04:	2300      	movs	r3, #0
 800ca06:	607b      	str	r3, [r7, #4]
 800ca08:	e002      	b.n	800ca10 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ca0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca0e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ca10:	687b      	ldr	r3, [r7, #4]
}
 800ca12:	4618      	mov	r0, r3
 800ca14:	3708      	adds	r7, #8
 800ca16:	46bd      	mov	sp, r7
 800ca18:	bd80      	pop	{r7, pc}
 800ca1a:	bf00      	nop
 800ca1c:	240018b8 	.word	0x240018b8

0800ca20 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b082      	sub	sp, #8
 800ca24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca26:	f3ef 8305 	mrs	r3, IPSR
 800ca2a:	603b      	str	r3, [r7, #0]
  return(result);
 800ca2c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d003      	beq.n	800ca3a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800ca32:	f001 fdd5 	bl	800e5e0 <xTaskGetTickCountFromISR>
 800ca36:	6078      	str	r0, [r7, #4]
 800ca38:	e002      	b.n	800ca40 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800ca3a:	f001 fdc1 	bl	800e5c0 <xTaskGetTickCount>
 800ca3e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800ca40:	687b      	ldr	r3, [r7, #4]
}
 800ca42:	4618      	mov	r0, r3
 800ca44:	3708      	adds	r7, #8
 800ca46:	46bd      	mov	sp, r7
 800ca48:	bd80      	pop	{r7, pc}

0800ca4a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ca4a:	b580      	push	{r7, lr}
 800ca4c:	b08e      	sub	sp, #56	@ 0x38
 800ca4e:	af04      	add	r7, sp, #16
 800ca50:	60f8      	str	r0, [r7, #12]
 800ca52:	60b9      	str	r1, [r7, #8]
 800ca54:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ca56:	2300      	movs	r3, #0
 800ca58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca5a:	f3ef 8305 	mrs	r3, IPSR
 800ca5e:	617b      	str	r3, [r7, #20]
  return(result);
 800ca60:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d17e      	bne.n	800cb64 <osThreadNew+0x11a>
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d07b      	beq.n	800cb64 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ca6c:	2380      	movs	r3, #128	@ 0x80
 800ca6e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ca70:	2318      	movs	r3, #24
 800ca72:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ca74:	2300      	movs	r3, #0
 800ca76:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ca78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca7c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d045      	beq.n	800cb10 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d002      	beq.n	800ca92 <osThreadNew+0x48>
        name = attr->name;
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	699b      	ldr	r3, [r3, #24]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d002      	beq.n	800caa0 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	699b      	ldr	r3, [r3, #24]
 800ca9e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800caa0:	69fb      	ldr	r3, [r7, #28]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d008      	beq.n	800cab8 <osThreadNew+0x6e>
 800caa6:	69fb      	ldr	r3, [r7, #28]
 800caa8:	2b38      	cmp	r3, #56	@ 0x38
 800caaa:	d805      	bhi.n	800cab8 <osThreadNew+0x6e>
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	685b      	ldr	r3, [r3, #4]
 800cab0:	f003 0301 	and.w	r3, r3, #1
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d001      	beq.n	800cabc <osThreadNew+0x72>
        return (NULL);
 800cab8:	2300      	movs	r3, #0
 800caba:	e054      	b.n	800cb66 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	695b      	ldr	r3, [r3, #20]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d003      	beq.n	800cacc <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	695b      	ldr	r3, [r3, #20]
 800cac8:	089b      	lsrs	r3, r3, #2
 800caca:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	689b      	ldr	r3, [r3, #8]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d00e      	beq.n	800caf2 <osThreadNew+0xa8>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	68db      	ldr	r3, [r3, #12]
 800cad8:	2ba7      	cmp	r3, #167	@ 0xa7
 800cada:	d90a      	bls.n	800caf2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d006      	beq.n	800caf2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	695b      	ldr	r3, [r3, #20]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d002      	beq.n	800caf2 <osThreadNew+0xa8>
        mem = 1;
 800caec:	2301      	movs	r3, #1
 800caee:	61bb      	str	r3, [r7, #24]
 800caf0:	e010      	b.n	800cb14 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	689b      	ldr	r3, [r3, #8]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d10c      	bne.n	800cb14 <osThreadNew+0xca>
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	68db      	ldr	r3, [r3, #12]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d108      	bne.n	800cb14 <osThreadNew+0xca>
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	691b      	ldr	r3, [r3, #16]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d104      	bne.n	800cb14 <osThreadNew+0xca>
          mem = 0;
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	61bb      	str	r3, [r7, #24]
 800cb0e:	e001      	b.n	800cb14 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800cb10:	2300      	movs	r3, #0
 800cb12:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cb14:	69bb      	ldr	r3, [r7, #24]
 800cb16:	2b01      	cmp	r3, #1
 800cb18:	d110      	bne.n	800cb3c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800cb1e:	687a      	ldr	r2, [r7, #4]
 800cb20:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800cb22:	9202      	str	r2, [sp, #8]
 800cb24:	9301      	str	r3, [sp, #4]
 800cb26:	69fb      	ldr	r3, [r7, #28]
 800cb28:	9300      	str	r3, [sp, #0]
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	6a3a      	ldr	r2, [r7, #32]
 800cb2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cb30:	68f8      	ldr	r0, [r7, #12]
 800cb32:	f001 fa35 	bl	800dfa0 <xTaskCreateStatic>
 800cb36:	4603      	mov	r3, r0
 800cb38:	613b      	str	r3, [r7, #16]
 800cb3a:	e013      	b.n	800cb64 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800cb3c:	69bb      	ldr	r3, [r7, #24]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d110      	bne.n	800cb64 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800cb42:	6a3b      	ldr	r3, [r7, #32]
 800cb44:	b29a      	uxth	r2, r3
 800cb46:	f107 0310 	add.w	r3, r7, #16
 800cb4a:	9301      	str	r3, [sp, #4]
 800cb4c:	69fb      	ldr	r3, [r7, #28]
 800cb4e:	9300      	str	r3, [sp, #0]
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cb54:	68f8      	ldr	r0, [r7, #12]
 800cb56:	f001 fa83 	bl	800e060 <xTaskCreate>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	2b01      	cmp	r3, #1
 800cb5e:	d001      	beq.n	800cb64 <osThreadNew+0x11a>
            hTask = NULL;
 800cb60:	2300      	movs	r3, #0
 800cb62:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800cb64:	693b      	ldr	r3, [r7, #16]
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3728      	adds	r7, #40	@ 0x28
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
	...

0800cb70 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b088      	sub	sp, #32
 800cb74:	af02      	add	r7, sp, #8
 800cb76:	6078      	str	r0, [r7, #4]
 800cb78:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800cb7e:	697b      	ldr	r3, [r7, #20]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d002      	beq.n	800cb8a <osThreadFlagsSet+0x1a>
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	da03      	bge.n	800cb92 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800cb8a:	f06f 0303 	mvn.w	r3, #3
 800cb8e:	60fb      	str	r3, [r7, #12]
 800cb90:	e035      	b.n	800cbfe <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800cb92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cb96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb98:	f3ef 8305 	mrs	r3, IPSR
 800cb9c:	613b      	str	r3, [r7, #16]
  return(result);
 800cb9e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d01f      	beq.n	800cbe4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800cba4:	2300      	movs	r3, #0
 800cba6:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800cba8:	f107 0308 	add.w	r3, r7, #8
 800cbac:	9300      	str	r3, [sp, #0]
 800cbae:	2300      	movs	r3, #0
 800cbb0:	2201      	movs	r2, #1
 800cbb2:	6839      	ldr	r1, [r7, #0]
 800cbb4:	6978      	ldr	r0, [r7, #20]
 800cbb6:	f002 fb1d 	bl	800f1f4 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800cbba:	f107 030c 	add.w	r3, r7, #12
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	9200      	str	r2, [sp, #0]
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	2100      	movs	r1, #0
 800cbc6:	6978      	ldr	r0, [r7, #20]
 800cbc8:	f002 fb14 	bl	800f1f4 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800cbcc:	68bb      	ldr	r3, [r7, #8]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d015      	beq.n	800cbfe <osThreadFlagsSet+0x8e>
 800cbd2:	4b0d      	ldr	r3, [pc, #52]	@ (800cc08 <osThreadFlagsSet+0x98>)
 800cbd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cbd8:	601a      	str	r2, [r3, #0]
 800cbda:	f3bf 8f4f 	dsb	sy
 800cbde:	f3bf 8f6f 	isb	sy
 800cbe2:	e00c      	b.n	800cbfe <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	6839      	ldr	r1, [r7, #0]
 800cbea:	6978      	ldr	r0, [r7, #20]
 800cbec:	f002 fa40 	bl	800f070 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800cbf0:	f107 030c 	add.w	r3, r7, #12
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	2100      	movs	r1, #0
 800cbf8:	6978      	ldr	r0, [r7, #20]
 800cbfa:	f002 fa39 	bl	800f070 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800cbfe:	68fb      	ldr	r3, [r7, #12]
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3718      	adds	r7, #24
 800cc04:	46bd      	mov	sp, r7
 800cc06:	bd80      	pop	{r7, pc}
 800cc08:	e000ed04 	.word	0xe000ed04

0800cc0c <osThreadFlagsGet>:

  /* Return flags before clearing */
  return (rflags);
}

uint32_t osThreadFlagsGet (void) {
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b084      	sub	sp, #16
 800cc10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cc12:	f3ef 8305 	mrs	r3, IPSR
 800cc16:	60bb      	str	r3, [r7, #8]
  return(result);
 800cc18:	68bb      	ldr	r3, [r7, #8]
  TaskHandle_t hTask;
  uint32_t rflags;

  if (IS_IRQ()) {
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d003      	beq.n	800cc26 <osThreadFlagsGet+0x1a>
    rflags = (uint32_t)osErrorISR;
 800cc1e:	f06f 0305 	mvn.w	r3, #5
 800cc22:	607b      	str	r3, [r7, #4]
 800cc24:	e00e      	b.n	800cc44 <osThreadFlagsGet+0x38>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800cc26:	f002 f825 	bl	800ec74 <xTaskGetCurrentTaskHandle>
 800cc2a:	60f8      	str	r0, [r7, #12]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags) != pdPASS) {
 800cc2c:	1d3b      	adds	r3, r7, #4
 800cc2e:	2200      	movs	r2, #0
 800cc30:	2100      	movs	r1, #0
 800cc32:	68f8      	ldr	r0, [r7, #12]
 800cc34:	f002 fa1c 	bl	800f070 <xTaskGenericNotify>
 800cc38:	4603      	mov	r3, r0
 800cc3a:	2b01      	cmp	r3, #1
 800cc3c:	d002      	beq.n	800cc44 <osThreadFlagsGet+0x38>
      rflags = (uint32_t)osError;
 800cc3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cc42:	607b      	str	r3, [r7, #4]
    }
  }

  return (rflags);
 800cc44:	687b      	ldr	r3, [r7, #4]
}
 800cc46:	4618      	mov	r0, r3
 800cc48:	3710      	adds	r7, #16
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bd80      	pop	{r7, pc}

0800cc4e <osThreadFlagsWait>:

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800cc4e:	b580      	push	{r7, lr}
 800cc50:	b08c      	sub	sp, #48	@ 0x30
 800cc52:	af00      	add	r7, sp, #0
 800cc54:	60f8      	str	r0, [r7, #12]
 800cc56:	60b9      	str	r1, [r7, #8]
 800cc58:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cc5a:	f3ef 8305 	mrs	r3, IPSR
 800cc5e:	617b      	str	r3, [r7, #20]
  return(result);
 800cc60:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d003      	beq.n	800cc6e <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800cc66:	f06f 0305 	mvn.w	r3, #5
 800cc6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cc6c:	e06b      	b.n	800cd46 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	da03      	bge.n	800cc7c <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800cc74:	f06f 0303 	mvn.w	r3, #3
 800cc78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cc7a:	e064      	b.n	800cd46 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	f003 0302 	and.w	r3, r3, #2
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d002      	beq.n	800cc8c <osThreadFlagsWait+0x3e>
      clear = 0U;
 800cc86:	2300      	movs	r3, #0
 800cc88:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cc8a:	e001      	b.n	800cc90 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800cc90:	2300      	movs	r3, #0
 800cc92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800cc98:	f001 fc92 	bl	800e5c0 <xTaskGetTickCount>
 800cc9c:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800cc9e:	f107 0210 	add.w	r2, r7, #16
 800cca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cca4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cca6:	2000      	movs	r0, #0
 800cca8:	f002 f982 	bl	800efb0 <xTaskNotifyWait>
 800ccac:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800ccae:	69fb      	ldr	r3, [r7, #28]
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	d137      	bne.n	800cd24 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800ccb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	4013      	ands	r3, r2
 800ccba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ccc0:	4313      	orrs	r3, r2
 800ccc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800ccc4:	68bb      	ldr	r3, [r7, #8]
 800ccc6:	f003 0301 	and.w	r3, r3, #1
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d00c      	beq.n	800cce8 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800ccce:	68fa      	ldr	r2, [r7, #12]
 800ccd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccd2:	4013      	ands	r3, r2
 800ccd4:	68fa      	ldr	r2, [r7, #12]
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	d032      	beq.n	800cd40 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d10f      	bne.n	800cd00 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800cce0:	f06f 0302 	mvn.w	r3, #2
 800cce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800cce6:	e02e      	b.n	800cd46 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800cce8:	68fa      	ldr	r2, [r7, #12]
 800ccea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccec:	4013      	ands	r3, r2
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d128      	bne.n	800cd44 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d103      	bne.n	800cd00 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800ccf8:	f06f 0302 	mvn.w	r3, #2
 800ccfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800ccfe:	e022      	b.n	800cd46 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800cd00:	f001 fc5e 	bl	800e5c0 <xTaskGetTickCount>
 800cd04:	4602      	mov	r2, r0
 800cd06:	6a3b      	ldr	r3, [r7, #32]
 800cd08:	1ad3      	subs	r3, r2, r3
 800cd0a:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800cd0c:	69ba      	ldr	r2, [r7, #24]
 800cd0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd10:	429a      	cmp	r2, r3
 800cd12:	d902      	bls.n	800cd1a <osThreadFlagsWait+0xcc>
          tout  = 0;
 800cd14:	2300      	movs	r3, #0
 800cd16:	627b      	str	r3, [r7, #36]	@ 0x24
 800cd18:	e00e      	b.n	800cd38 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800cd1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd1c:	69bb      	ldr	r3, [r7, #24]
 800cd1e:	1ad3      	subs	r3, r2, r3
 800cd20:	627b      	str	r3, [r7, #36]	@ 0x24
 800cd22:	e009      	b.n	800cd38 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d103      	bne.n	800cd32 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800cd2a:	f06f 0302 	mvn.w	r3, #2
 800cd2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cd30:	e002      	b.n	800cd38 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800cd32:	f06f 0301 	mvn.w	r3, #1
 800cd36:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800cd38:	69fb      	ldr	r3, [r7, #28]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d1af      	bne.n	800cc9e <osThreadFlagsWait+0x50>
 800cd3e:	e002      	b.n	800cd46 <osThreadFlagsWait+0xf8>
            break;
 800cd40:	bf00      	nop
 800cd42:	e000      	b.n	800cd46 <osThreadFlagsWait+0xf8>
            break;
 800cd44:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800cd46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	3730      	adds	r7, #48	@ 0x30
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}

0800cd50 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b084      	sub	sp, #16
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd58:	f3ef 8305 	mrs	r3, IPSR
 800cd5c:	60bb      	str	r3, [r7, #8]
  return(result);
 800cd5e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d003      	beq.n	800cd6c <osDelay+0x1c>
    stat = osErrorISR;
 800cd64:	f06f 0305 	mvn.w	r3, #5
 800cd68:	60fb      	str	r3, [r7, #12]
 800cd6a:	e007      	b.n	800cd7c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d002      	beq.n	800cd7c <osDelay+0x2c>
      vTaskDelay(ticks);
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f001 fad0 	bl	800e31c <vTaskDelay>
    }
  }

  return (stat);
 800cd7c:	68fb      	ldr	r3, [r7, #12]
}
 800cd7e:	4618      	mov	r0, r3
 800cd80:	3710      	adds	r7, #16
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}

0800cd86 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800cd86:	b580      	push	{r7, lr}
 800cd88:	b088      	sub	sp, #32
 800cd8a:	af00      	add	r7, sp, #0
 800cd8c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800cd8e:	2300      	movs	r3, #0
 800cd90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd92:	f3ef 8305 	mrs	r3, IPSR
 800cd96:	60bb      	str	r3, [r7, #8]
  return(result);
 800cd98:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d174      	bne.n	800ce88 <osMutexNew+0x102>
    if (attr != NULL) {
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d003      	beq.n	800cdac <osMutexNew+0x26>
      type = attr->attr_bits;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	685b      	ldr	r3, [r3, #4]
 800cda8:	61bb      	str	r3, [r7, #24]
 800cdaa:	e001      	b.n	800cdb0 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800cdac:	2300      	movs	r3, #0
 800cdae:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800cdb0:	69bb      	ldr	r3, [r7, #24]
 800cdb2:	f003 0301 	and.w	r3, r3, #1
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d002      	beq.n	800cdc0 <osMutexNew+0x3a>
      rmtx = 1U;
 800cdba:	2301      	movs	r3, #1
 800cdbc:	617b      	str	r3, [r7, #20]
 800cdbe:	e001      	b.n	800cdc4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800cdc4:	69bb      	ldr	r3, [r7, #24]
 800cdc6:	f003 0308 	and.w	r3, r3, #8
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d15c      	bne.n	800ce88 <osMutexNew+0x102>
      mem = -1;
 800cdce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cdd2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d015      	beq.n	800ce06 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	689b      	ldr	r3, [r3, #8]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d006      	beq.n	800cdf0 <osMutexNew+0x6a>
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	68db      	ldr	r3, [r3, #12]
 800cde6:	2b4f      	cmp	r3, #79	@ 0x4f
 800cde8:	d902      	bls.n	800cdf0 <osMutexNew+0x6a>
          mem = 1;
 800cdea:	2301      	movs	r3, #1
 800cdec:	613b      	str	r3, [r7, #16]
 800cdee:	e00c      	b.n	800ce0a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	689b      	ldr	r3, [r3, #8]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d108      	bne.n	800ce0a <osMutexNew+0x84>
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	68db      	ldr	r3, [r3, #12]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d104      	bne.n	800ce0a <osMutexNew+0x84>
            mem = 0;
 800ce00:	2300      	movs	r3, #0
 800ce02:	613b      	str	r3, [r7, #16]
 800ce04:	e001      	b.n	800ce0a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800ce06:	2300      	movs	r3, #0
 800ce08:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	2b01      	cmp	r3, #1
 800ce0e:	d112      	bne.n	800ce36 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d007      	beq.n	800ce26 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	689b      	ldr	r3, [r3, #8]
 800ce1a:	4619      	mov	r1, r3
 800ce1c:	2004      	movs	r0, #4
 800ce1e:	f000 fb20 	bl	800d462 <xQueueCreateMutexStatic>
 800ce22:	61f8      	str	r0, [r7, #28]
 800ce24:	e016      	b.n	800ce54 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	689b      	ldr	r3, [r3, #8]
 800ce2a:	4619      	mov	r1, r3
 800ce2c:	2001      	movs	r0, #1
 800ce2e:	f000 fb18 	bl	800d462 <xQueueCreateMutexStatic>
 800ce32:	61f8      	str	r0, [r7, #28]
 800ce34:	e00e      	b.n	800ce54 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800ce36:	693b      	ldr	r3, [r7, #16]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d10b      	bne.n	800ce54 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800ce3c:	697b      	ldr	r3, [r7, #20]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d004      	beq.n	800ce4c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800ce42:	2004      	movs	r0, #4
 800ce44:	f000 faf5 	bl	800d432 <xQueueCreateMutex>
 800ce48:	61f8      	str	r0, [r7, #28]
 800ce4a:	e003      	b.n	800ce54 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800ce4c:	2001      	movs	r0, #1
 800ce4e:	f000 faf0 	bl	800d432 <xQueueCreateMutex>
 800ce52:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800ce54:	69fb      	ldr	r3, [r7, #28]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d00c      	beq.n	800ce74 <osMutexNew+0xee>
        if (attr != NULL) {
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d003      	beq.n	800ce68 <osMutexNew+0xe2>
          name = attr->name;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	60fb      	str	r3, [r7, #12]
 800ce66:	e001      	b.n	800ce6c <osMutexNew+0xe6>
        } else {
          name = NULL;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800ce6c:	68f9      	ldr	r1, [r7, #12]
 800ce6e:	69f8      	ldr	r0, [r7, #28]
 800ce70:	f001 f838 	bl	800dee4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ce74:	69fb      	ldr	r3, [r7, #28]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d006      	beq.n	800ce88 <osMutexNew+0x102>
 800ce7a:	697b      	ldr	r3, [r7, #20]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d003      	beq.n	800ce88 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ce80:	69fb      	ldr	r3, [r7, #28]
 800ce82:	f043 0301 	orr.w	r3, r3, #1
 800ce86:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800ce88:	69fb      	ldr	r3, [r7, #28]
}
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	3720      	adds	r7, #32
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	bd80      	pop	{r7, pc}

0800ce92 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800ce92:	b580      	push	{r7, lr}
 800ce94:	b086      	sub	sp, #24
 800ce96:	af00      	add	r7, sp, #0
 800ce98:	6078      	str	r0, [r7, #4]
 800ce9a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	f023 0301 	bic.w	r3, r3, #1
 800cea2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	f003 0301 	and.w	r3, r3, #1
 800ceaa:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ceac:	2300      	movs	r3, #0
 800ceae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ceb0:	f3ef 8305 	mrs	r3, IPSR
 800ceb4:	60bb      	str	r3, [r7, #8]
  return(result);
 800ceb6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d003      	beq.n	800cec4 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800cebc:	f06f 0305 	mvn.w	r3, #5
 800cec0:	617b      	str	r3, [r7, #20]
 800cec2:	e02c      	b.n	800cf1e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800cec4:	693b      	ldr	r3, [r7, #16]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d103      	bne.n	800ced2 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800ceca:	f06f 0303 	mvn.w	r3, #3
 800cece:	617b      	str	r3, [r7, #20]
 800ced0:	e025      	b.n	800cf1e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d011      	beq.n	800cefc <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ced8:	6839      	ldr	r1, [r7, #0]
 800ceda:	6938      	ldr	r0, [r7, #16]
 800cedc:	f000 fb11 	bl	800d502 <xQueueTakeMutexRecursive>
 800cee0:	4603      	mov	r3, r0
 800cee2:	2b01      	cmp	r3, #1
 800cee4:	d01b      	beq.n	800cf1e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d003      	beq.n	800cef4 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800ceec:	f06f 0301 	mvn.w	r3, #1
 800cef0:	617b      	str	r3, [r7, #20]
 800cef2:	e014      	b.n	800cf1e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800cef4:	f06f 0302 	mvn.w	r3, #2
 800cef8:	617b      	str	r3, [r7, #20]
 800cefa:	e010      	b.n	800cf1e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800cefc:	6839      	ldr	r1, [r7, #0]
 800cefe:	6938      	ldr	r0, [r7, #16]
 800cf00:	f000 fdb8 	bl	800da74 <xQueueSemaphoreTake>
 800cf04:	4603      	mov	r3, r0
 800cf06:	2b01      	cmp	r3, #1
 800cf08:	d009      	beq.n	800cf1e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d003      	beq.n	800cf18 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800cf10:	f06f 0301 	mvn.w	r3, #1
 800cf14:	617b      	str	r3, [r7, #20]
 800cf16:	e002      	b.n	800cf1e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800cf18:	f06f 0302 	mvn.w	r3, #2
 800cf1c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800cf1e:	697b      	ldr	r3, [r7, #20]
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3718      	adds	r7, #24
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd80      	pop	{r7, pc}

0800cf28 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b086      	sub	sp, #24
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f023 0301 	bic.w	r3, r3, #1
 800cf36:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	f003 0301 	and.w	r3, r3, #1
 800cf3e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800cf40:	2300      	movs	r3, #0
 800cf42:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf44:	f3ef 8305 	mrs	r3, IPSR
 800cf48:	60bb      	str	r3, [r7, #8]
  return(result);
 800cf4a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d003      	beq.n	800cf58 <osMutexRelease+0x30>
    stat = osErrorISR;
 800cf50:	f06f 0305 	mvn.w	r3, #5
 800cf54:	617b      	str	r3, [r7, #20]
 800cf56:	e01f      	b.n	800cf98 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800cf58:	693b      	ldr	r3, [r7, #16]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d103      	bne.n	800cf66 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800cf5e:	f06f 0303 	mvn.w	r3, #3
 800cf62:	617b      	str	r3, [r7, #20]
 800cf64:	e018      	b.n	800cf98 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d009      	beq.n	800cf80 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800cf6c:	6938      	ldr	r0, [r7, #16]
 800cf6e:	f000 fa93 	bl	800d498 <xQueueGiveMutexRecursive>
 800cf72:	4603      	mov	r3, r0
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	d00f      	beq.n	800cf98 <osMutexRelease+0x70>
        stat = osErrorResource;
 800cf78:	f06f 0302 	mvn.w	r3, #2
 800cf7c:	617b      	str	r3, [r7, #20]
 800cf7e:	e00b      	b.n	800cf98 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800cf80:	2300      	movs	r3, #0
 800cf82:	2200      	movs	r2, #0
 800cf84:	2100      	movs	r1, #0
 800cf86:	6938      	ldr	r0, [r7, #16]
 800cf88:	f000 faf2 	bl	800d570 <xQueueGenericSend>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	2b01      	cmp	r3, #1
 800cf90:	d002      	beq.n	800cf98 <osMutexRelease+0x70>
        stat = osErrorResource;
 800cf92:	f06f 0302 	mvn.w	r3, #2
 800cf96:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800cf98:	697b      	ldr	r3, [r7, #20]
}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	3718      	adds	r7, #24
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}
	...

0800cfa4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800cfa4:	b480      	push	{r7}
 800cfa6:	b085      	sub	sp, #20
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	60f8      	str	r0, [r7, #12]
 800cfac:	60b9      	str	r1, [r7, #8]
 800cfae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	4a07      	ldr	r2, [pc, #28]	@ (800cfd0 <vApplicationGetIdleTaskMemory+0x2c>)
 800cfb4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	4a06      	ldr	r2, [pc, #24]	@ (800cfd4 <vApplicationGetIdleTaskMemory+0x30>)
 800cfba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2280      	movs	r2, #128	@ 0x80
 800cfc0:	601a      	str	r2, [r3, #0]
}
 800cfc2:	bf00      	nop
 800cfc4:	3714      	adds	r7, #20
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfcc:	4770      	bx	lr
 800cfce:	bf00      	nop
 800cfd0:	240018bc 	.word	0x240018bc
 800cfd4:	24001964 	.word	0x24001964

0800cfd8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800cfd8:	b480      	push	{r7}
 800cfda:	b085      	sub	sp, #20
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	60f8      	str	r0, [r7, #12]
 800cfe0:	60b9      	str	r1, [r7, #8]
 800cfe2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	4a07      	ldr	r2, [pc, #28]	@ (800d004 <vApplicationGetTimerTaskMemory+0x2c>)
 800cfe8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800cfea:	68bb      	ldr	r3, [r7, #8]
 800cfec:	4a06      	ldr	r2, [pc, #24]	@ (800d008 <vApplicationGetTimerTaskMemory+0x30>)
 800cfee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cff6:	601a      	str	r2, [r3, #0]
}
 800cff8:	bf00      	nop
 800cffa:	3714      	adds	r7, #20
 800cffc:	46bd      	mov	sp, r7
 800cffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d002:	4770      	bx	lr
 800d004:	24001b64 	.word	0x24001b64
 800d008:	24001c0c 	.word	0x24001c0c

0800d00c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d00c:	b480      	push	{r7}
 800d00e:	b083      	sub	sp, #12
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f103 0208 	add.w	r2, r3, #8
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d024:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	f103 0208 	add.w	r2, r3, #8
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	f103 0208 	add.w	r2, r3, #8
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	2200      	movs	r2, #0
 800d03e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d040:	bf00      	nop
 800d042:	370c      	adds	r7, #12
 800d044:	46bd      	mov	sp, r7
 800d046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04a:	4770      	bx	lr

0800d04c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d04c:	b480      	push	{r7}
 800d04e:	b083      	sub	sp, #12
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	2200      	movs	r2, #0
 800d058:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d05a:	bf00      	nop
 800d05c:	370c      	adds	r7, #12
 800d05e:	46bd      	mov	sp, r7
 800d060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d064:	4770      	bx	lr

0800d066 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d066:	b480      	push	{r7}
 800d068:	b085      	sub	sp, #20
 800d06a:	af00      	add	r7, sp, #0
 800d06c:	6078      	str	r0, [r7, #4]
 800d06e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	685b      	ldr	r3, [r3, #4]
 800d074:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	68fa      	ldr	r2, [r7, #12]
 800d07a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	689a      	ldr	r2, [r3, #8]
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	689b      	ldr	r3, [r3, #8]
 800d088:	683a      	ldr	r2, [r7, #0]
 800d08a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	683a      	ldr	r2, [r7, #0]
 800d090:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d092:	683b      	ldr	r3, [r7, #0]
 800d094:	687a      	ldr	r2, [r7, #4]
 800d096:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	1c5a      	adds	r2, r3, #1
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	601a      	str	r2, [r3, #0]
}
 800d0a2:	bf00      	nop
 800d0a4:	3714      	adds	r7, #20
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ac:	4770      	bx	lr

0800d0ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d0ae:	b480      	push	{r7}
 800d0b0:	b085      	sub	sp, #20
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	6078      	str	r0, [r7, #4]
 800d0b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d0be:	68bb      	ldr	r3, [r7, #8]
 800d0c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d0c4:	d103      	bne.n	800d0ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	691b      	ldr	r3, [r3, #16]
 800d0ca:	60fb      	str	r3, [r7, #12]
 800d0cc:	e00c      	b.n	800d0e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	3308      	adds	r3, #8
 800d0d2:	60fb      	str	r3, [r7, #12]
 800d0d4:	e002      	b.n	800d0dc <vListInsert+0x2e>
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	685b      	ldr	r3, [r3, #4]
 800d0da:	60fb      	str	r3, [r7, #12]
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	685b      	ldr	r3, [r3, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	68ba      	ldr	r2, [r7, #8]
 800d0e4:	429a      	cmp	r2, r3
 800d0e6:	d2f6      	bcs.n	800d0d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	685a      	ldr	r2, [r3, #4]
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	685b      	ldr	r3, [r3, #4]
 800d0f4:	683a      	ldr	r2, [r7, #0]
 800d0f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	68fa      	ldr	r2, [r7, #12]
 800d0fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	683a      	ldr	r2, [r7, #0]
 800d102:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	687a      	ldr	r2, [r7, #4]
 800d108:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	1c5a      	adds	r2, r3, #1
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	601a      	str	r2, [r3, #0]
}
 800d114:	bf00      	nop
 800d116:	3714      	adds	r7, #20
 800d118:	46bd      	mov	sp, r7
 800d11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11e:	4770      	bx	lr

0800d120 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d120:	b480      	push	{r7}
 800d122:	b085      	sub	sp, #20
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	691b      	ldr	r3, [r3, #16]
 800d12c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	685b      	ldr	r3, [r3, #4]
 800d132:	687a      	ldr	r2, [r7, #4]
 800d134:	6892      	ldr	r2, [r2, #8]
 800d136:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	689b      	ldr	r3, [r3, #8]
 800d13c:	687a      	ldr	r2, [r7, #4]
 800d13e:	6852      	ldr	r2, [r2, #4]
 800d140:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	685b      	ldr	r3, [r3, #4]
 800d146:	687a      	ldr	r2, [r7, #4]
 800d148:	429a      	cmp	r2, r3
 800d14a:	d103      	bne.n	800d154 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	689a      	ldr	r2, [r3, #8]
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2200      	movs	r2, #0
 800d158:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	1e5a      	subs	r2, r3, #1
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	681b      	ldr	r3, [r3, #0]
}
 800d168:	4618      	mov	r0, r3
 800d16a:	3714      	adds	r7, #20
 800d16c:	46bd      	mov	sp, r7
 800d16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d172:	4770      	bx	lr

0800d174 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b084      	sub	sp, #16
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
 800d17c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d10b      	bne.n	800d1a0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d18c:	f383 8811 	msr	BASEPRI, r3
 800d190:	f3bf 8f6f 	isb	sy
 800d194:	f3bf 8f4f 	dsb	sy
 800d198:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d19a:	bf00      	nop
 800d19c:	bf00      	nop
 800d19e:	e7fd      	b.n	800d19c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d1a0:	f002 fdea 	bl	800fd78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	681a      	ldr	r2, [r3, #0]
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1ac:	68f9      	ldr	r1, [r7, #12]
 800d1ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d1b0:	fb01 f303 	mul.w	r3, r1, r3
 800d1b4:	441a      	add	r2, r3
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	2200      	movs	r2, #0
 800d1be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	681a      	ldr	r2, [r3, #0]
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	681a      	ldr	r2, [r3, #0]
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1d0:	3b01      	subs	r3, #1
 800d1d2:	68f9      	ldr	r1, [r7, #12]
 800d1d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d1d6:	fb01 f303 	mul.w	r3, r1, r3
 800d1da:	441a      	add	r2, r3
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	22ff      	movs	r2, #255	@ 0xff
 800d1e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	22ff      	movs	r2, #255	@ 0xff
 800d1ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d1f0:	683b      	ldr	r3, [r7, #0]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d114      	bne.n	800d220 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	691b      	ldr	r3, [r3, #16]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d01a      	beq.n	800d234 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	3310      	adds	r3, #16
 800d202:	4618      	mov	r0, r3
 800d204:	f001 fb70 	bl	800e8e8 <xTaskRemoveFromEventList>
 800d208:	4603      	mov	r3, r0
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d012      	beq.n	800d234 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d20e:	4b0d      	ldr	r3, [pc, #52]	@ (800d244 <xQueueGenericReset+0xd0>)
 800d210:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d214:	601a      	str	r2, [r3, #0]
 800d216:	f3bf 8f4f 	dsb	sy
 800d21a:	f3bf 8f6f 	isb	sy
 800d21e:	e009      	b.n	800d234 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	3310      	adds	r3, #16
 800d224:	4618      	mov	r0, r3
 800d226:	f7ff fef1 	bl	800d00c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	3324      	adds	r3, #36	@ 0x24
 800d22e:	4618      	mov	r0, r3
 800d230:	f7ff feec 	bl	800d00c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d234:	f002 fdd2 	bl	800fddc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d238:	2301      	movs	r3, #1
}
 800d23a:	4618      	mov	r0, r3
 800d23c:	3710      	adds	r7, #16
 800d23e:	46bd      	mov	sp, r7
 800d240:	bd80      	pop	{r7, pc}
 800d242:	bf00      	nop
 800d244:	e000ed04 	.word	0xe000ed04

0800d248 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b08e      	sub	sp, #56	@ 0x38
 800d24c:	af02      	add	r7, sp, #8
 800d24e:	60f8      	str	r0, [r7, #12]
 800d250:	60b9      	str	r1, [r7, #8]
 800d252:	607a      	str	r2, [r7, #4]
 800d254:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d10b      	bne.n	800d274 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d25c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d260:	f383 8811 	msr	BASEPRI, r3
 800d264:	f3bf 8f6f 	isb	sy
 800d268:	f3bf 8f4f 	dsb	sy
 800d26c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d26e:	bf00      	nop
 800d270:	bf00      	nop
 800d272:	e7fd      	b.n	800d270 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d10b      	bne.n	800d292 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d27a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d27e:	f383 8811 	msr	BASEPRI, r3
 800d282:	f3bf 8f6f 	isb	sy
 800d286:	f3bf 8f4f 	dsb	sy
 800d28a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d28c:	bf00      	nop
 800d28e:	bf00      	nop
 800d290:	e7fd      	b.n	800d28e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d002      	beq.n	800d29e <xQueueGenericCreateStatic+0x56>
 800d298:	68bb      	ldr	r3, [r7, #8]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d001      	beq.n	800d2a2 <xQueueGenericCreateStatic+0x5a>
 800d29e:	2301      	movs	r3, #1
 800d2a0:	e000      	b.n	800d2a4 <xQueueGenericCreateStatic+0x5c>
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d10b      	bne.n	800d2c0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d2a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2ac:	f383 8811 	msr	BASEPRI, r3
 800d2b0:	f3bf 8f6f 	isb	sy
 800d2b4:	f3bf 8f4f 	dsb	sy
 800d2b8:	623b      	str	r3, [r7, #32]
}
 800d2ba:	bf00      	nop
 800d2bc:	bf00      	nop
 800d2be:	e7fd      	b.n	800d2bc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d102      	bne.n	800d2cc <xQueueGenericCreateStatic+0x84>
 800d2c6:	68bb      	ldr	r3, [r7, #8]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d101      	bne.n	800d2d0 <xQueueGenericCreateStatic+0x88>
 800d2cc:	2301      	movs	r3, #1
 800d2ce:	e000      	b.n	800d2d2 <xQueueGenericCreateStatic+0x8a>
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d10b      	bne.n	800d2ee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d2d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2da:	f383 8811 	msr	BASEPRI, r3
 800d2de:	f3bf 8f6f 	isb	sy
 800d2e2:	f3bf 8f4f 	dsb	sy
 800d2e6:	61fb      	str	r3, [r7, #28]
}
 800d2e8:	bf00      	nop
 800d2ea:	bf00      	nop
 800d2ec:	e7fd      	b.n	800d2ea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d2ee:	2350      	movs	r3, #80	@ 0x50
 800d2f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d2f2:	697b      	ldr	r3, [r7, #20]
 800d2f4:	2b50      	cmp	r3, #80	@ 0x50
 800d2f6:	d00b      	beq.n	800d310 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d2f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2fc:	f383 8811 	msr	BASEPRI, r3
 800d300:	f3bf 8f6f 	isb	sy
 800d304:	f3bf 8f4f 	dsb	sy
 800d308:	61bb      	str	r3, [r7, #24]
}
 800d30a:	bf00      	nop
 800d30c:	bf00      	nop
 800d30e:	e7fd      	b.n	800d30c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d310:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d312:	683b      	ldr	r3, [r7, #0]
 800d314:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d00d      	beq.n	800d338 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d31c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d31e:	2201      	movs	r2, #1
 800d320:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d324:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d32a:	9300      	str	r3, [sp, #0]
 800d32c:	4613      	mov	r3, r2
 800d32e:	687a      	ldr	r2, [r7, #4]
 800d330:	68b9      	ldr	r1, [r7, #8]
 800d332:	68f8      	ldr	r0, [r7, #12]
 800d334:	f000 f840 	bl	800d3b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d33a:	4618      	mov	r0, r3
 800d33c:	3730      	adds	r7, #48	@ 0x30
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}

0800d342 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d342:	b580      	push	{r7, lr}
 800d344:	b08a      	sub	sp, #40	@ 0x28
 800d346:	af02      	add	r7, sp, #8
 800d348:	60f8      	str	r0, [r7, #12]
 800d34a:	60b9      	str	r1, [r7, #8]
 800d34c:	4613      	mov	r3, r2
 800d34e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d10b      	bne.n	800d36e <xQueueGenericCreate+0x2c>
	__asm volatile
 800d356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d35a:	f383 8811 	msr	BASEPRI, r3
 800d35e:	f3bf 8f6f 	isb	sy
 800d362:	f3bf 8f4f 	dsb	sy
 800d366:	613b      	str	r3, [r7, #16]
}
 800d368:	bf00      	nop
 800d36a:	bf00      	nop
 800d36c:	e7fd      	b.n	800d36a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	68ba      	ldr	r2, [r7, #8]
 800d372:	fb02 f303 	mul.w	r3, r2, r3
 800d376:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d378:	69fb      	ldr	r3, [r7, #28]
 800d37a:	3350      	adds	r3, #80	@ 0x50
 800d37c:	4618      	mov	r0, r3
 800d37e:	f002 fe1d 	bl	800ffbc <pvPortMalloc>
 800d382:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d384:	69bb      	ldr	r3, [r7, #24]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d011      	beq.n	800d3ae <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d38a:	69bb      	ldr	r3, [r7, #24]
 800d38c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d38e:	697b      	ldr	r3, [r7, #20]
 800d390:	3350      	adds	r3, #80	@ 0x50
 800d392:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d394:	69bb      	ldr	r3, [r7, #24]
 800d396:	2200      	movs	r2, #0
 800d398:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d39c:	79fa      	ldrb	r2, [r7, #7]
 800d39e:	69bb      	ldr	r3, [r7, #24]
 800d3a0:	9300      	str	r3, [sp, #0]
 800d3a2:	4613      	mov	r3, r2
 800d3a4:	697a      	ldr	r2, [r7, #20]
 800d3a6:	68b9      	ldr	r1, [r7, #8]
 800d3a8:	68f8      	ldr	r0, [r7, #12]
 800d3aa:	f000 f805 	bl	800d3b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d3ae:	69bb      	ldr	r3, [r7, #24]
	}
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	3720      	adds	r7, #32
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	bd80      	pop	{r7, pc}

0800d3b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b084      	sub	sp, #16
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	60f8      	str	r0, [r7, #12]
 800d3c0:	60b9      	str	r1, [r7, #8]
 800d3c2:	607a      	str	r2, [r7, #4]
 800d3c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d3c6:	68bb      	ldr	r3, [r7, #8]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d103      	bne.n	800d3d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d3cc:	69bb      	ldr	r3, [r7, #24]
 800d3ce:	69ba      	ldr	r2, [r7, #24]
 800d3d0:	601a      	str	r2, [r3, #0]
 800d3d2:	e002      	b.n	800d3da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d3d4:	69bb      	ldr	r3, [r7, #24]
 800d3d6:	687a      	ldr	r2, [r7, #4]
 800d3d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d3da:	69bb      	ldr	r3, [r7, #24]
 800d3dc:	68fa      	ldr	r2, [r7, #12]
 800d3de:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d3e0:	69bb      	ldr	r3, [r7, #24]
 800d3e2:	68ba      	ldr	r2, [r7, #8]
 800d3e4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d3e6:	2101      	movs	r1, #1
 800d3e8:	69b8      	ldr	r0, [r7, #24]
 800d3ea:	f7ff fec3 	bl	800d174 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d3ee:	69bb      	ldr	r3, [r7, #24]
 800d3f0:	78fa      	ldrb	r2, [r7, #3]
 800d3f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d3f6:	bf00      	nop
 800d3f8:	3710      	adds	r7, #16
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	bd80      	pop	{r7, pc}

0800d3fe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d3fe:	b580      	push	{r7, lr}
 800d400:	b082      	sub	sp, #8
 800d402:	af00      	add	r7, sp, #0
 800d404:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d00e      	beq.n	800d42a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2200      	movs	r2, #0
 800d410:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	2200      	movs	r2, #0
 800d416:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	2200      	movs	r2, #0
 800d41c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d41e:	2300      	movs	r3, #0
 800d420:	2200      	movs	r2, #0
 800d422:	2100      	movs	r1, #0
 800d424:	6878      	ldr	r0, [r7, #4]
 800d426:	f000 f8a3 	bl	800d570 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d42a:	bf00      	nop
 800d42c:	3708      	adds	r7, #8
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}

0800d432 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d432:	b580      	push	{r7, lr}
 800d434:	b086      	sub	sp, #24
 800d436:	af00      	add	r7, sp, #0
 800d438:	4603      	mov	r3, r0
 800d43a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d43c:	2301      	movs	r3, #1
 800d43e:	617b      	str	r3, [r7, #20]
 800d440:	2300      	movs	r3, #0
 800d442:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d444:	79fb      	ldrb	r3, [r7, #7]
 800d446:	461a      	mov	r2, r3
 800d448:	6939      	ldr	r1, [r7, #16]
 800d44a:	6978      	ldr	r0, [r7, #20]
 800d44c:	f7ff ff79 	bl	800d342 <xQueueGenericCreate>
 800d450:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d452:	68f8      	ldr	r0, [r7, #12]
 800d454:	f7ff ffd3 	bl	800d3fe <prvInitialiseMutex>

		return xNewQueue;
 800d458:	68fb      	ldr	r3, [r7, #12]
	}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3718      	adds	r7, #24
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}

0800d462 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d462:	b580      	push	{r7, lr}
 800d464:	b088      	sub	sp, #32
 800d466:	af02      	add	r7, sp, #8
 800d468:	4603      	mov	r3, r0
 800d46a:	6039      	str	r1, [r7, #0]
 800d46c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d46e:	2301      	movs	r3, #1
 800d470:	617b      	str	r3, [r7, #20]
 800d472:	2300      	movs	r3, #0
 800d474:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d476:	79fb      	ldrb	r3, [r7, #7]
 800d478:	9300      	str	r3, [sp, #0]
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	2200      	movs	r2, #0
 800d47e:	6939      	ldr	r1, [r7, #16]
 800d480:	6978      	ldr	r0, [r7, #20]
 800d482:	f7ff fee1 	bl	800d248 <xQueueGenericCreateStatic>
 800d486:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d488:	68f8      	ldr	r0, [r7, #12]
 800d48a:	f7ff ffb8 	bl	800d3fe <prvInitialiseMutex>

		return xNewQueue;
 800d48e:	68fb      	ldr	r3, [r7, #12]
	}
 800d490:	4618      	mov	r0, r3
 800d492:	3718      	adds	r7, #24
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}

0800d498 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800d498:	b590      	push	{r4, r7, lr}
 800d49a:	b087      	sub	sp, #28
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d4a4:	693b      	ldr	r3, [r7, #16]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d10b      	bne.n	800d4c2 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800d4aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4ae:	f383 8811 	msr	BASEPRI, r3
 800d4b2:	f3bf 8f6f 	isb	sy
 800d4b6:	f3bf 8f4f 	dsb	sy
 800d4ba:	60fb      	str	r3, [r7, #12]
}
 800d4bc:	bf00      	nop
 800d4be:	bf00      	nop
 800d4c0:	e7fd      	b.n	800d4be <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d4c2:	693b      	ldr	r3, [r7, #16]
 800d4c4:	689c      	ldr	r4, [r3, #8]
 800d4c6:	f001 fbd5 	bl	800ec74 <xTaskGetCurrentTaskHandle>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	429c      	cmp	r4, r3
 800d4ce:	d111      	bne.n	800d4f4 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	68db      	ldr	r3, [r3, #12]
 800d4d4:	1e5a      	subs	r2, r3, #1
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800d4da:	693b      	ldr	r3, [r7, #16]
 800d4dc:	68db      	ldr	r3, [r3, #12]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d105      	bne.n	800d4ee <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	2100      	movs	r1, #0
 800d4e8:	6938      	ldr	r0, [r7, #16]
 800d4ea:	f000 f841 	bl	800d570 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800d4ee:	2301      	movs	r3, #1
 800d4f0:	617b      	str	r3, [r7, #20]
 800d4f2:	e001      	b.n	800d4f8 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800d4f8:	697b      	ldr	r3, [r7, #20]
	}
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	371c      	adds	r7, #28
 800d4fe:	46bd      	mov	sp, r7
 800d500:	bd90      	pop	{r4, r7, pc}

0800d502 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800d502:	b590      	push	{r4, r7, lr}
 800d504:	b087      	sub	sp, #28
 800d506:	af00      	add	r7, sp, #0
 800d508:	6078      	str	r0, [r7, #4]
 800d50a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d510:	693b      	ldr	r3, [r7, #16]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d10b      	bne.n	800d52e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800d516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d51a:	f383 8811 	msr	BASEPRI, r3
 800d51e:	f3bf 8f6f 	isb	sy
 800d522:	f3bf 8f4f 	dsb	sy
 800d526:	60fb      	str	r3, [r7, #12]
}
 800d528:	bf00      	nop
 800d52a:	bf00      	nop
 800d52c:	e7fd      	b.n	800d52a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d52e:	693b      	ldr	r3, [r7, #16]
 800d530:	689c      	ldr	r4, [r3, #8]
 800d532:	f001 fb9f 	bl	800ec74 <xTaskGetCurrentTaskHandle>
 800d536:	4603      	mov	r3, r0
 800d538:	429c      	cmp	r4, r3
 800d53a:	d107      	bne.n	800d54c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d53c:	693b      	ldr	r3, [r7, #16]
 800d53e:	68db      	ldr	r3, [r3, #12]
 800d540:	1c5a      	adds	r2, r3, #1
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800d546:	2301      	movs	r3, #1
 800d548:	617b      	str	r3, [r7, #20]
 800d54a:	e00c      	b.n	800d566 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800d54c:	6839      	ldr	r1, [r7, #0]
 800d54e:	6938      	ldr	r0, [r7, #16]
 800d550:	f000 fa90 	bl	800da74 <xQueueSemaphoreTake>
 800d554:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800d556:	697b      	ldr	r3, [r7, #20]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d004      	beq.n	800d566 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d55c:	693b      	ldr	r3, [r7, #16]
 800d55e:	68db      	ldr	r3, [r3, #12]
 800d560:	1c5a      	adds	r2, r3, #1
 800d562:	693b      	ldr	r3, [r7, #16]
 800d564:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800d566:	697b      	ldr	r3, [r7, #20]
	}
 800d568:	4618      	mov	r0, r3
 800d56a:	371c      	adds	r7, #28
 800d56c:	46bd      	mov	sp, r7
 800d56e:	bd90      	pop	{r4, r7, pc}

0800d570 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d570:	b580      	push	{r7, lr}
 800d572:	b08e      	sub	sp, #56	@ 0x38
 800d574:	af00      	add	r7, sp, #0
 800d576:	60f8      	str	r0, [r7, #12]
 800d578:	60b9      	str	r1, [r7, #8]
 800d57a:	607a      	str	r2, [r7, #4]
 800d57c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d57e:	2300      	movs	r3, #0
 800d580:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d10b      	bne.n	800d5a4 <xQueueGenericSend+0x34>
	__asm volatile
 800d58c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d590:	f383 8811 	msr	BASEPRI, r3
 800d594:	f3bf 8f6f 	isb	sy
 800d598:	f3bf 8f4f 	dsb	sy
 800d59c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d59e:	bf00      	nop
 800d5a0:	bf00      	nop
 800d5a2:	e7fd      	b.n	800d5a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d103      	bne.n	800d5b2 <xQueueGenericSend+0x42>
 800d5aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d101      	bne.n	800d5b6 <xQueueGenericSend+0x46>
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	e000      	b.n	800d5b8 <xQueueGenericSend+0x48>
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d10b      	bne.n	800d5d4 <xQueueGenericSend+0x64>
	__asm volatile
 800d5bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5c0:	f383 8811 	msr	BASEPRI, r3
 800d5c4:	f3bf 8f6f 	isb	sy
 800d5c8:	f3bf 8f4f 	dsb	sy
 800d5cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d5ce:	bf00      	nop
 800d5d0:	bf00      	nop
 800d5d2:	e7fd      	b.n	800d5d0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	2b02      	cmp	r3, #2
 800d5d8:	d103      	bne.n	800d5e2 <xQueueGenericSend+0x72>
 800d5da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5de:	2b01      	cmp	r3, #1
 800d5e0:	d101      	bne.n	800d5e6 <xQueueGenericSend+0x76>
 800d5e2:	2301      	movs	r3, #1
 800d5e4:	e000      	b.n	800d5e8 <xQueueGenericSend+0x78>
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d10b      	bne.n	800d604 <xQueueGenericSend+0x94>
	__asm volatile
 800d5ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5f0:	f383 8811 	msr	BASEPRI, r3
 800d5f4:	f3bf 8f6f 	isb	sy
 800d5f8:	f3bf 8f4f 	dsb	sy
 800d5fc:	623b      	str	r3, [r7, #32]
}
 800d5fe:	bf00      	nop
 800d600:	bf00      	nop
 800d602:	e7fd      	b.n	800d600 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d604:	f001 fb46 	bl	800ec94 <xTaskGetSchedulerState>
 800d608:	4603      	mov	r3, r0
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d102      	bne.n	800d614 <xQueueGenericSend+0xa4>
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d101      	bne.n	800d618 <xQueueGenericSend+0xa8>
 800d614:	2301      	movs	r3, #1
 800d616:	e000      	b.n	800d61a <xQueueGenericSend+0xaa>
 800d618:	2300      	movs	r3, #0
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d10b      	bne.n	800d636 <xQueueGenericSend+0xc6>
	__asm volatile
 800d61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d622:	f383 8811 	msr	BASEPRI, r3
 800d626:	f3bf 8f6f 	isb	sy
 800d62a:	f3bf 8f4f 	dsb	sy
 800d62e:	61fb      	str	r3, [r7, #28]
}
 800d630:	bf00      	nop
 800d632:	bf00      	nop
 800d634:	e7fd      	b.n	800d632 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d636:	f002 fb9f 	bl	800fd78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d63a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d63c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d63e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d642:	429a      	cmp	r2, r3
 800d644:	d302      	bcc.n	800d64c <xQueueGenericSend+0xdc>
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	2b02      	cmp	r3, #2
 800d64a:	d129      	bne.n	800d6a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d64c:	683a      	ldr	r2, [r7, #0]
 800d64e:	68b9      	ldr	r1, [r7, #8]
 800d650:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d652:	f000 fb37 	bl	800dcc4 <prvCopyDataToQueue>
 800d656:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d65a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d010      	beq.n	800d682 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d662:	3324      	adds	r3, #36	@ 0x24
 800d664:	4618      	mov	r0, r3
 800d666:	f001 f93f 	bl	800e8e8 <xTaskRemoveFromEventList>
 800d66a:	4603      	mov	r3, r0
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d013      	beq.n	800d698 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d670:	4b3f      	ldr	r3, [pc, #252]	@ (800d770 <xQueueGenericSend+0x200>)
 800d672:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d676:	601a      	str	r2, [r3, #0]
 800d678:	f3bf 8f4f 	dsb	sy
 800d67c:	f3bf 8f6f 	isb	sy
 800d680:	e00a      	b.n	800d698 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d684:	2b00      	cmp	r3, #0
 800d686:	d007      	beq.n	800d698 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d688:	4b39      	ldr	r3, [pc, #228]	@ (800d770 <xQueueGenericSend+0x200>)
 800d68a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d68e:	601a      	str	r2, [r3, #0]
 800d690:	f3bf 8f4f 	dsb	sy
 800d694:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d698:	f002 fba0 	bl	800fddc <vPortExitCritical>
				return pdPASS;
 800d69c:	2301      	movs	r3, #1
 800d69e:	e063      	b.n	800d768 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d103      	bne.n	800d6ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d6a6:	f002 fb99 	bl	800fddc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	e05c      	b.n	800d768 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d6ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d106      	bne.n	800d6c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d6b4:	f107 0314 	add.w	r3, r7, #20
 800d6b8:	4618      	mov	r0, r3
 800d6ba:	f001 f979 	bl	800e9b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d6be:	2301      	movs	r3, #1
 800d6c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d6c2:	f002 fb8b 	bl	800fddc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d6c6:	f000 fecf 	bl	800e468 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d6ca:	f002 fb55 	bl	800fd78 <vPortEnterCritical>
 800d6ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d6d4:	b25b      	sxtb	r3, r3
 800d6d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d6da:	d103      	bne.n	800d6e4 <xQueueGenericSend+0x174>
 800d6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6de:	2200      	movs	r2, #0
 800d6e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d6e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d6ea:	b25b      	sxtb	r3, r3
 800d6ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d6f0:	d103      	bne.n	800d6fa <xQueueGenericSend+0x18a>
 800d6f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6f4:	2200      	movs	r2, #0
 800d6f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d6fa:	f002 fb6f 	bl	800fddc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d6fe:	1d3a      	adds	r2, r7, #4
 800d700:	f107 0314 	add.w	r3, r7, #20
 800d704:	4611      	mov	r1, r2
 800d706:	4618      	mov	r0, r3
 800d708:	f001 f968 	bl	800e9dc <xTaskCheckForTimeOut>
 800d70c:	4603      	mov	r3, r0
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d124      	bne.n	800d75c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d712:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d714:	f000 fbce 	bl	800deb4 <prvIsQueueFull>
 800d718:	4603      	mov	r3, r0
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d018      	beq.n	800d750 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d71e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d720:	3310      	adds	r3, #16
 800d722:	687a      	ldr	r2, [r7, #4]
 800d724:	4611      	mov	r1, r2
 800d726:	4618      	mov	r0, r3
 800d728:	f001 f88c 	bl	800e844 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d72c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d72e:	f000 fb59 	bl	800dde4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d732:	f000 fea7 	bl	800e484 <xTaskResumeAll>
 800d736:	4603      	mov	r3, r0
 800d738:	2b00      	cmp	r3, #0
 800d73a:	f47f af7c 	bne.w	800d636 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d73e:	4b0c      	ldr	r3, [pc, #48]	@ (800d770 <xQueueGenericSend+0x200>)
 800d740:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d744:	601a      	str	r2, [r3, #0]
 800d746:	f3bf 8f4f 	dsb	sy
 800d74a:	f3bf 8f6f 	isb	sy
 800d74e:	e772      	b.n	800d636 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d750:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d752:	f000 fb47 	bl	800dde4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d756:	f000 fe95 	bl	800e484 <xTaskResumeAll>
 800d75a:	e76c      	b.n	800d636 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d75c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d75e:	f000 fb41 	bl	800dde4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d762:	f000 fe8f 	bl	800e484 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d766:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d768:	4618      	mov	r0, r3
 800d76a:	3738      	adds	r7, #56	@ 0x38
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}
 800d770:	e000ed04 	.word	0xe000ed04

0800d774 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b090      	sub	sp, #64	@ 0x40
 800d778:	af00      	add	r7, sp, #0
 800d77a:	60f8      	str	r0, [r7, #12]
 800d77c:	60b9      	str	r1, [r7, #8]
 800d77e:	607a      	str	r2, [r7, #4]
 800d780:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d10b      	bne.n	800d7a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d78c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d790:	f383 8811 	msr	BASEPRI, r3
 800d794:	f3bf 8f6f 	isb	sy
 800d798:	f3bf 8f4f 	dsb	sy
 800d79c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d79e:	bf00      	nop
 800d7a0:	bf00      	nop
 800d7a2:	e7fd      	b.n	800d7a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d7a4:	68bb      	ldr	r3, [r7, #8]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d103      	bne.n	800d7b2 <xQueueGenericSendFromISR+0x3e>
 800d7aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d101      	bne.n	800d7b6 <xQueueGenericSendFromISR+0x42>
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	e000      	b.n	800d7b8 <xQueueGenericSendFromISR+0x44>
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d10b      	bne.n	800d7d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d7bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7c0:	f383 8811 	msr	BASEPRI, r3
 800d7c4:	f3bf 8f6f 	isb	sy
 800d7c8:	f3bf 8f4f 	dsb	sy
 800d7cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d7ce:	bf00      	nop
 800d7d0:	bf00      	nop
 800d7d2:	e7fd      	b.n	800d7d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d7d4:	683b      	ldr	r3, [r7, #0]
 800d7d6:	2b02      	cmp	r3, #2
 800d7d8:	d103      	bne.n	800d7e2 <xQueueGenericSendFromISR+0x6e>
 800d7da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7de:	2b01      	cmp	r3, #1
 800d7e0:	d101      	bne.n	800d7e6 <xQueueGenericSendFromISR+0x72>
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	e000      	b.n	800d7e8 <xQueueGenericSendFromISR+0x74>
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d10b      	bne.n	800d804 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d7ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7f0:	f383 8811 	msr	BASEPRI, r3
 800d7f4:	f3bf 8f6f 	isb	sy
 800d7f8:	f3bf 8f4f 	dsb	sy
 800d7fc:	623b      	str	r3, [r7, #32]
}
 800d7fe:	bf00      	nop
 800d800:	bf00      	nop
 800d802:	e7fd      	b.n	800d800 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d804:	f002 fb98 	bl	800ff38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d808:	f3ef 8211 	mrs	r2, BASEPRI
 800d80c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d810:	f383 8811 	msr	BASEPRI, r3
 800d814:	f3bf 8f6f 	isb	sy
 800d818:	f3bf 8f4f 	dsb	sy
 800d81c:	61fa      	str	r2, [r7, #28]
 800d81e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d820:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d822:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d826:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d82a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d82c:	429a      	cmp	r2, r3
 800d82e:	d302      	bcc.n	800d836 <xQueueGenericSendFromISR+0xc2>
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	2b02      	cmp	r3, #2
 800d834:	d12f      	bne.n	800d896 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d838:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d83c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d844:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d846:	683a      	ldr	r2, [r7, #0]
 800d848:	68b9      	ldr	r1, [r7, #8]
 800d84a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d84c:	f000 fa3a 	bl	800dcc4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d850:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d854:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d858:	d112      	bne.n	800d880 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d85a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d85c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d016      	beq.n	800d890 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d864:	3324      	adds	r3, #36	@ 0x24
 800d866:	4618      	mov	r0, r3
 800d868:	f001 f83e 	bl	800e8e8 <xTaskRemoveFromEventList>
 800d86c:	4603      	mov	r3, r0
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d00e      	beq.n	800d890 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d00b      	beq.n	800d890 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2201      	movs	r2, #1
 800d87c:	601a      	str	r2, [r3, #0]
 800d87e:	e007      	b.n	800d890 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d880:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d884:	3301      	adds	r3, #1
 800d886:	b2db      	uxtb	r3, r3
 800d888:	b25a      	sxtb	r2, r3
 800d88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d88c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d890:	2301      	movs	r3, #1
 800d892:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d894:	e001      	b.n	800d89a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d896:	2300      	movs	r3, #0
 800d898:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d89a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d89c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d89e:	697b      	ldr	r3, [r7, #20]
 800d8a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d8a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d8a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	3740      	adds	r7, #64	@ 0x40
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	bd80      	pop	{r7, pc}

0800d8b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b08c      	sub	sp, #48	@ 0x30
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	60f8      	str	r0, [r7, #12]
 800d8b8:	60b9      	str	r1, [r7, #8]
 800d8ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d8bc:	2300      	movs	r3, #0
 800d8be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d8c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d10b      	bne.n	800d8e2 <xQueueReceive+0x32>
	__asm volatile
 800d8ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8ce:	f383 8811 	msr	BASEPRI, r3
 800d8d2:	f3bf 8f6f 	isb	sy
 800d8d6:	f3bf 8f4f 	dsb	sy
 800d8da:	623b      	str	r3, [r7, #32]
}
 800d8dc:	bf00      	nop
 800d8de:	bf00      	nop
 800d8e0:	e7fd      	b.n	800d8de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d8e2:	68bb      	ldr	r3, [r7, #8]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d103      	bne.n	800d8f0 <xQueueReceive+0x40>
 800d8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d101      	bne.n	800d8f4 <xQueueReceive+0x44>
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	e000      	b.n	800d8f6 <xQueueReceive+0x46>
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d10b      	bne.n	800d912 <xQueueReceive+0x62>
	__asm volatile
 800d8fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8fe:	f383 8811 	msr	BASEPRI, r3
 800d902:	f3bf 8f6f 	isb	sy
 800d906:	f3bf 8f4f 	dsb	sy
 800d90a:	61fb      	str	r3, [r7, #28]
}
 800d90c:	bf00      	nop
 800d90e:	bf00      	nop
 800d910:	e7fd      	b.n	800d90e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d912:	f001 f9bf 	bl	800ec94 <xTaskGetSchedulerState>
 800d916:	4603      	mov	r3, r0
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d102      	bne.n	800d922 <xQueueReceive+0x72>
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d101      	bne.n	800d926 <xQueueReceive+0x76>
 800d922:	2301      	movs	r3, #1
 800d924:	e000      	b.n	800d928 <xQueueReceive+0x78>
 800d926:	2300      	movs	r3, #0
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d10b      	bne.n	800d944 <xQueueReceive+0x94>
	__asm volatile
 800d92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d930:	f383 8811 	msr	BASEPRI, r3
 800d934:	f3bf 8f6f 	isb	sy
 800d938:	f3bf 8f4f 	dsb	sy
 800d93c:	61bb      	str	r3, [r7, #24]
}
 800d93e:	bf00      	nop
 800d940:	bf00      	nop
 800d942:	e7fd      	b.n	800d940 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d944:	f002 fa18 	bl	800fd78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d94a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d94c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d950:	2b00      	cmp	r3, #0
 800d952:	d01f      	beq.n	800d994 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d954:	68b9      	ldr	r1, [r7, #8]
 800d956:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d958:	f000 fa1e 	bl	800dd98 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d95e:	1e5a      	subs	r2, r3, #1
 800d960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d962:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d966:	691b      	ldr	r3, [r3, #16]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d00f      	beq.n	800d98c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d96c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96e:	3310      	adds	r3, #16
 800d970:	4618      	mov	r0, r3
 800d972:	f000 ffb9 	bl	800e8e8 <xTaskRemoveFromEventList>
 800d976:	4603      	mov	r3, r0
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d007      	beq.n	800d98c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d97c:	4b3c      	ldr	r3, [pc, #240]	@ (800da70 <xQueueReceive+0x1c0>)
 800d97e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d982:	601a      	str	r2, [r3, #0]
 800d984:	f3bf 8f4f 	dsb	sy
 800d988:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d98c:	f002 fa26 	bl	800fddc <vPortExitCritical>
				return pdPASS;
 800d990:	2301      	movs	r3, #1
 800d992:	e069      	b.n	800da68 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d103      	bne.n	800d9a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d99a:	f002 fa1f 	bl	800fddc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	e062      	b.n	800da68 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d106      	bne.n	800d9b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d9a8:	f107 0310 	add.w	r3, r7, #16
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f000 ffff 	bl	800e9b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d9b6:	f002 fa11 	bl	800fddc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d9ba:	f000 fd55 	bl	800e468 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d9be:	f002 f9db 	bl	800fd78 <vPortEnterCritical>
 800d9c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d9c8:	b25b      	sxtb	r3, r3
 800d9ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d9ce:	d103      	bne.n	800d9d8 <xQueueReceive+0x128>
 800d9d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d9d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d9de:	b25b      	sxtb	r3, r3
 800d9e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d9e4:	d103      	bne.n	800d9ee <xQueueReceive+0x13e>
 800d9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d9ee:	f002 f9f5 	bl	800fddc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d9f2:	1d3a      	adds	r2, r7, #4
 800d9f4:	f107 0310 	add.w	r3, r7, #16
 800d9f8:	4611      	mov	r1, r2
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f000 ffee 	bl	800e9dc <xTaskCheckForTimeOut>
 800da00:	4603      	mov	r3, r0
 800da02:	2b00      	cmp	r3, #0
 800da04:	d123      	bne.n	800da4e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da08:	f000 fa3e 	bl	800de88 <prvIsQueueEmpty>
 800da0c:	4603      	mov	r3, r0
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d017      	beq.n	800da42 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800da12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da14:	3324      	adds	r3, #36	@ 0x24
 800da16:	687a      	ldr	r2, [r7, #4]
 800da18:	4611      	mov	r1, r2
 800da1a:	4618      	mov	r0, r3
 800da1c:	f000 ff12 	bl	800e844 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800da20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da22:	f000 f9df 	bl	800dde4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800da26:	f000 fd2d 	bl	800e484 <xTaskResumeAll>
 800da2a:	4603      	mov	r3, r0
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d189      	bne.n	800d944 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800da30:	4b0f      	ldr	r3, [pc, #60]	@ (800da70 <xQueueReceive+0x1c0>)
 800da32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da36:	601a      	str	r2, [r3, #0]
 800da38:	f3bf 8f4f 	dsb	sy
 800da3c:	f3bf 8f6f 	isb	sy
 800da40:	e780      	b.n	800d944 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800da42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da44:	f000 f9ce 	bl	800dde4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800da48:	f000 fd1c 	bl	800e484 <xTaskResumeAll>
 800da4c:	e77a      	b.n	800d944 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800da4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da50:	f000 f9c8 	bl	800dde4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800da54:	f000 fd16 	bl	800e484 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da5a:	f000 fa15 	bl	800de88 <prvIsQueueEmpty>
 800da5e:	4603      	mov	r3, r0
 800da60:	2b00      	cmp	r3, #0
 800da62:	f43f af6f 	beq.w	800d944 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800da66:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3730      	adds	r7, #48	@ 0x30
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}
 800da70:	e000ed04 	.word	0xe000ed04

0800da74 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b08e      	sub	sp, #56	@ 0x38
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
 800da7c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800da7e:	2300      	movs	r3, #0
 800da80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800da86:	2300      	movs	r3, #0
 800da88:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800da8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d10b      	bne.n	800daa8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800da90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da94:	f383 8811 	msr	BASEPRI, r3
 800da98:	f3bf 8f6f 	isb	sy
 800da9c:	f3bf 8f4f 	dsb	sy
 800daa0:	623b      	str	r3, [r7, #32]
}
 800daa2:	bf00      	nop
 800daa4:	bf00      	nop
 800daa6:	e7fd      	b.n	800daa4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800daa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daac:	2b00      	cmp	r3, #0
 800daae:	d00b      	beq.n	800dac8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800dab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dab4:	f383 8811 	msr	BASEPRI, r3
 800dab8:	f3bf 8f6f 	isb	sy
 800dabc:	f3bf 8f4f 	dsb	sy
 800dac0:	61fb      	str	r3, [r7, #28]
}
 800dac2:	bf00      	nop
 800dac4:	bf00      	nop
 800dac6:	e7fd      	b.n	800dac4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dac8:	f001 f8e4 	bl	800ec94 <xTaskGetSchedulerState>
 800dacc:	4603      	mov	r3, r0
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d102      	bne.n	800dad8 <xQueueSemaphoreTake+0x64>
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d101      	bne.n	800dadc <xQueueSemaphoreTake+0x68>
 800dad8:	2301      	movs	r3, #1
 800dada:	e000      	b.n	800dade <xQueueSemaphoreTake+0x6a>
 800dadc:	2300      	movs	r3, #0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d10b      	bne.n	800dafa <xQueueSemaphoreTake+0x86>
	__asm volatile
 800dae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dae6:	f383 8811 	msr	BASEPRI, r3
 800daea:	f3bf 8f6f 	isb	sy
 800daee:	f3bf 8f4f 	dsb	sy
 800daf2:	61bb      	str	r3, [r7, #24]
}
 800daf4:	bf00      	nop
 800daf6:	bf00      	nop
 800daf8:	e7fd      	b.n	800daf6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dafa:	f002 f93d 	bl	800fd78 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800dafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db02:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800db04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db06:	2b00      	cmp	r3, #0
 800db08:	d024      	beq.n	800db54 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800db0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db0c:	1e5a      	subs	r2, r3, #1
 800db0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db10:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d104      	bne.n	800db24 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800db1a:	f001 fa35 	bl	800ef88 <pvTaskIncrementMutexHeldCount>
 800db1e:	4602      	mov	r2, r0
 800db20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db22:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800db24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db26:	691b      	ldr	r3, [r3, #16]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d00f      	beq.n	800db4c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800db2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db2e:	3310      	adds	r3, #16
 800db30:	4618      	mov	r0, r3
 800db32:	f000 fed9 	bl	800e8e8 <xTaskRemoveFromEventList>
 800db36:	4603      	mov	r3, r0
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d007      	beq.n	800db4c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800db3c:	4b54      	ldr	r3, [pc, #336]	@ (800dc90 <xQueueSemaphoreTake+0x21c>)
 800db3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db42:	601a      	str	r2, [r3, #0]
 800db44:	f3bf 8f4f 	dsb	sy
 800db48:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800db4c:	f002 f946 	bl	800fddc <vPortExitCritical>
				return pdPASS;
 800db50:	2301      	movs	r3, #1
 800db52:	e098      	b.n	800dc86 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d112      	bne.n	800db80 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800db5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d00b      	beq.n	800db78 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800db60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db64:	f383 8811 	msr	BASEPRI, r3
 800db68:	f3bf 8f6f 	isb	sy
 800db6c:	f3bf 8f4f 	dsb	sy
 800db70:	617b      	str	r3, [r7, #20]
}
 800db72:	bf00      	nop
 800db74:	bf00      	nop
 800db76:	e7fd      	b.n	800db74 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800db78:	f002 f930 	bl	800fddc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800db7c:	2300      	movs	r3, #0
 800db7e:	e082      	b.n	800dc86 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800db80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db82:	2b00      	cmp	r3, #0
 800db84:	d106      	bne.n	800db94 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800db86:	f107 030c 	add.w	r3, r7, #12
 800db8a:	4618      	mov	r0, r3
 800db8c:	f000 ff10 	bl	800e9b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800db90:	2301      	movs	r3, #1
 800db92:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800db94:	f002 f922 	bl	800fddc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800db98:	f000 fc66 	bl	800e468 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800db9c:	f002 f8ec 	bl	800fd78 <vPortEnterCritical>
 800dba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dba2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dba6:	b25b      	sxtb	r3, r3
 800dba8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dbac:	d103      	bne.n	800dbb6 <xQueueSemaphoreTake+0x142>
 800dbae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dbb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dbbc:	b25b      	sxtb	r3, r3
 800dbbe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dbc2:	d103      	bne.n	800dbcc <xQueueSemaphoreTake+0x158>
 800dbc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dbcc:	f002 f906 	bl	800fddc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dbd0:	463a      	mov	r2, r7
 800dbd2:	f107 030c 	add.w	r3, r7, #12
 800dbd6:	4611      	mov	r1, r2
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f000 feff 	bl	800e9dc <xTaskCheckForTimeOut>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d132      	bne.n	800dc4a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dbe4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dbe6:	f000 f94f 	bl	800de88 <prvIsQueueEmpty>
 800dbea:	4603      	mov	r3, r0
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d026      	beq.n	800dc3e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dbf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d109      	bne.n	800dc0c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800dbf8:	f002 f8be 	bl	800fd78 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dbfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbfe:	689b      	ldr	r3, [r3, #8]
 800dc00:	4618      	mov	r0, r3
 800dc02:	f001 f865 	bl	800ecd0 <xTaskPriorityInherit>
 800dc06:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800dc08:	f002 f8e8 	bl	800fddc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dc0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc0e:	3324      	adds	r3, #36	@ 0x24
 800dc10:	683a      	ldr	r2, [r7, #0]
 800dc12:	4611      	mov	r1, r2
 800dc14:	4618      	mov	r0, r3
 800dc16:	f000 fe15 	bl	800e844 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dc1a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc1c:	f000 f8e2 	bl	800dde4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dc20:	f000 fc30 	bl	800e484 <xTaskResumeAll>
 800dc24:	4603      	mov	r3, r0
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	f47f af67 	bne.w	800dafa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800dc2c:	4b18      	ldr	r3, [pc, #96]	@ (800dc90 <xQueueSemaphoreTake+0x21c>)
 800dc2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc32:	601a      	str	r2, [r3, #0]
 800dc34:	f3bf 8f4f 	dsb	sy
 800dc38:	f3bf 8f6f 	isb	sy
 800dc3c:	e75d      	b.n	800dafa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800dc3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc40:	f000 f8d0 	bl	800dde4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dc44:	f000 fc1e 	bl	800e484 <xTaskResumeAll>
 800dc48:	e757      	b.n	800dafa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800dc4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc4c:	f000 f8ca 	bl	800dde4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dc50:	f000 fc18 	bl	800e484 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc54:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc56:	f000 f917 	bl	800de88 <prvIsQueueEmpty>
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	f43f af4c 	beq.w	800dafa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800dc62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d00d      	beq.n	800dc84 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800dc68:	f002 f886 	bl	800fd78 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800dc6c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc6e:	f000 f811 	bl	800dc94 <prvGetDisinheritPriorityAfterTimeout>
 800dc72:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800dc74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc76:	689b      	ldr	r3, [r3, #8]
 800dc78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	f001 f900 	bl	800ee80 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800dc80:	f002 f8ac 	bl	800fddc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dc84:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dc86:	4618      	mov	r0, r3
 800dc88:	3738      	adds	r7, #56	@ 0x38
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}
 800dc8e:	bf00      	nop
 800dc90:	e000ed04 	.word	0xe000ed04

0800dc94 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800dc94:	b480      	push	{r7}
 800dc96:	b085      	sub	sp, #20
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d006      	beq.n	800dcb2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800dcae:	60fb      	str	r3, [r7, #12]
 800dcb0:	e001      	b.n	800dcb6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800dcb6:	68fb      	ldr	r3, [r7, #12]
	}
 800dcb8:	4618      	mov	r0, r3
 800dcba:	3714      	adds	r7, #20
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc2:	4770      	bx	lr

0800dcc4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b086      	sub	sp, #24
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	60f8      	str	r0, [r7, #12]
 800dccc:	60b9      	str	r1, [r7, #8]
 800dcce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcd8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d10d      	bne.n	800dcfe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d14d      	bne.n	800dd86 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	689b      	ldr	r3, [r3, #8]
 800dcee:	4618      	mov	r0, r3
 800dcf0:	f001 f856 	bl	800eda0 <xTaskPriorityDisinherit>
 800dcf4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	609a      	str	r2, [r3, #8]
 800dcfc:	e043      	b.n	800dd86 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d119      	bne.n	800dd38 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	6858      	ldr	r0, [r3, #4]
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd0c:	461a      	mov	r2, r3
 800dd0e:	68b9      	ldr	r1, [r7, #8]
 800dd10:	f005 ff83 	bl	8013c1a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	685a      	ldr	r2, [r3, #4]
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd1c:	441a      	add	r2, r3
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	685a      	ldr	r2, [r3, #4]
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	689b      	ldr	r3, [r3, #8]
 800dd2a:	429a      	cmp	r2, r3
 800dd2c:	d32b      	bcc.n	800dd86 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	681a      	ldr	r2, [r3, #0]
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	605a      	str	r2, [r3, #4]
 800dd36:	e026      	b.n	800dd86 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	68d8      	ldr	r0, [r3, #12]
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd40:	461a      	mov	r2, r3
 800dd42:	68b9      	ldr	r1, [r7, #8]
 800dd44:	f005 ff69 	bl	8013c1a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	68da      	ldr	r2, [r3, #12]
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd50:	425b      	negs	r3, r3
 800dd52:	441a      	add	r2, r3
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	68da      	ldr	r2, [r3, #12]
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	429a      	cmp	r2, r3
 800dd62:	d207      	bcs.n	800dd74 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	689a      	ldr	r2, [r3, #8]
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd6c:	425b      	negs	r3, r3
 800dd6e:	441a      	add	r2, r3
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	2b02      	cmp	r3, #2
 800dd78:	d105      	bne.n	800dd86 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d002      	beq.n	800dd86 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dd80:	693b      	ldr	r3, [r7, #16]
 800dd82:	3b01      	subs	r3, #1
 800dd84:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dd86:	693b      	ldr	r3, [r7, #16]
 800dd88:	1c5a      	adds	r2, r3, #1
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800dd8e:	697b      	ldr	r3, [r7, #20]
}
 800dd90:	4618      	mov	r0, r3
 800dd92:	3718      	adds	r7, #24
 800dd94:	46bd      	mov	sp, r7
 800dd96:	bd80      	pop	{r7, pc}

0800dd98 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b082      	sub	sp, #8
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
 800dda0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d018      	beq.n	800dddc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	68da      	ldr	r2, [r3, #12]
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ddb2:	441a      	add	r2, r3
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	68da      	ldr	r2, [r3, #12]
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	689b      	ldr	r3, [r3, #8]
 800ddc0:	429a      	cmp	r2, r3
 800ddc2:	d303      	bcc.n	800ddcc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681a      	ldr	r2, [r3, #0]
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	68d9      	ldr	r1, [r3, #12]
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ddd4:	461a      	mov	r2, r3
 800ddd6:	6838      	ldr	r0, [r7, #0]
 800ddd8:	f005 ff1f 	bl	8013c1a <memcpy>
	}
}
 800dddc:	bf00      	nop
 800ddde:	3708      	adds	r7, #8
 800dde0:	46bd      	mov	sp, r7
 800dde2:	bd80      	pop	{r7, pc}

0800dde4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b084      	sub	sp, #16
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ddec:	f001 ffc4 	bl	800fd78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ddf6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ddf8:	e011      	b.n	800de1e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d012      	beq.n	800de28 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	3324      	adds	r3, #36	@ 0x24
 800de06:	4618      	mov	r0, r3
 800de08:	f000 fd6e 	bl	800e8e8 <xTaskRemoveFromEventList>
 800de0c:	4603      	mov	r3, r0
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d001      	beq.n	800de16 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800de12:	f000 fe47 	bl	800eaa4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800de16:	7bfb      	ldrb	r3, [r7, #15]
 800de18:	3b01      	subs	r3, #1
 800de1a:	b2db      	uxtb	r3, r3
 800de1c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800de1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800de22:	2b00      	cmp	r3, #0
 800de24:	dce9      	bgt.n	800ddfa <prvUnlockQueue+0x16>
 800de26:	e000      	b.n	800de2a <prvUnlockQueue+0x46>
					break;
 800de28:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	22ff      	movs	r2, #255	@ 0xff
 800de2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800de32:	f001 ffd3 	bl	800fddc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800de36:	f001 ff9f 	bl	800fd78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de40:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800de42:	e011      	b.n	800de68 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	691b      	ldr	r3, [r3, #16]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d012      	beq.n	800de72 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	3310      	adds	r3, #16
 800de50:	4618      	mov	r0, r3
 800de52:	f000 fd49 	bl	800e8e8 <xTaskRemoveFromEventList>
 800de56:	4603      	mov	r3, r0
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d001      	beq.n	800de60 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800de5c:	f000 fe22 	bl	800eaa4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800de60:	7bbb      	ldrb	r3, [r7, #14]
 800de62:	3b01      	subs	r3, #1
 800de64:	b2db      	uxtb	r3, r3
 800de66:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800de68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	dce9      	bgt.n	800de44 <prvUnlockQueue+0x60>
 800de70:	e000      	b.n	800de74 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800de72:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	22ff      	movs	r2, #255	@ 0xff
 800de78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800de7c:	f001 ffae 	bl	800fddc <vPortExitCritical>
}
 800de80:	bf00      	nop
 800de82:	3710      	adds	r7, #16
 800de84:	46bd      	mov	sp, r7
 800de86:	bd80      	pop	{r7, pc}

0800de88 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b084      	sub	sp, #16
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800de90:	f001 ff72 	bl	800fd78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d102      	bne.n	800dea2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800de9c:	2301      	movs	r3, #1
 800de9e:	60fb      	str	r3, [r7, #12]
 800dea0:	e001      	b.n	800dea6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dea2:	2300      	movs	r3, #0
 800dea4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dea6:	f001 ff99 	bl	800fddc <vPortExitCritical>

	return xReturn;
 800deaa:	68fb      	ldr	r3, [r7, #12]
}
 800deac:	4618      	mov	r0, r3
 800deae:	3710      	adds	r7, #16
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd80      	pop	{r7, pc}

0800deb4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b084      	sub	sp, #16
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800debc:	f001 ff5c 	bl	800fd78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dec8:	429a      	cmp	r2, r3
 800deca:	d102      	bne.n	800ded2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800decc:	2301      	movs	r3, #1
 800dece:	60fb      	str	r3, [r7, #12]
 800ded0:	e001      	b.n	800ded6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ded2:	2300      	movs	r3, #0
 800ded4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ded6:	f001 ff81 	bl	800fddc <vPortExitCritical>

	return xReturn;
 800deda:	68fb      	ldr	r3, [r7, #12]
}
 800dedc:	4618      	mov	r0, r3
 800dede:	3710      	adds	r7, #16
 800dee0:	46bd      	mov	sp, r7
 800dee2:	bd80      	pop	{r7, pc}

0800dee4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800dee4:	b480      	push	{r7}
 800dee6:	b085      	sub	sp, #20
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
 800deec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800deee:	2300      	movs	r3, #0
 800def0:	60fb      	str	r3, [r7, #12]
 800def2:	e014      	b.n	800df1e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800def4:	4a0f      	ldr	r2, [pc, #60]	@ (800df34 <vQueueAddToRegistry+0x50>)
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d10b      	bne.n	800df18 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800df00:	490c      	ldr	r1, [pc, #48]	@ (800df34 <vQueueAddToRegistry+0x50>)
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	683a      	ldr	r2, [r7, #0]
 800df06:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800df0a:	4a0a      	ldr	r2, [pc, #40]	@ (800df34 <vQueueAddToRegistry+0x50>)
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	00db      	lsls	r3, r3, #3
 800df10:	4413      	add	r3, r2
 800df12:	687a      	ldr	r2, [r7, #4]
 800df14:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800df16:	e006      	b.n	800df26 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	3301      	adds	r3, #1
 800df1c:	60fb      	str	r3, [r7, #12]
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	2b07      	cmp	r3, #7
 800df22:	d9e7      	bls.n	800def4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800df24:	bf00      	nop
 800df26:	bf00      	nop
 800df28:	3714      	adds	r7, #20
 800df2a:	46bd      	mov	sp, r7
 800df2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df30:	4770      	bx	lr
 800df32:	bf00      	nop
 800df34:	2400200c 	.word	0x2400200c

0800df38 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b086      	sub	sp, #24
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	60f8      	str	r0, [r7, #12]
 800df40:	60b9      	str	r1, [r7, #8]
 800df42:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800df48:	f001 ff16 	bl	800fd78 <vPortEnterCritical>
 800df4c:	697b      	ldr	r3, [r7, #20]
 800df4e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800df52:	b25b      	sxtb	r3, r3
 800df54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800df58:	d103      	bne.n	800df62 <vQueueWaitForMessageRestricted+0x2a>
 800df5a:	697b      	ldr	r3, [r7, #20]
 800df5c:	2200      	movs	r2, #0
 800df5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800df62:	697b      	ldr	r3, [r7, #20]
 800df64:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800df68:	b25b      	sxtb	r3, r3
 800df6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800df6e:	d103      	bne.n	800df78 <vQueueWaitForMessageRestricted+0x40>
 800df70:	697b      	ldr	r3, [r7, #20]
 800df72:	2200      	movs	r2, #0
 800df74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800df78:	f001 ff30 	bl	800fddc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800df7c:	697b      	ldr	r3, [r7, #20]
 800df7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df80:	2b00      	cmp	r3, #0
 800df82:	d106      	bne.n	800df92 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800df84:	697b      	ldr	r3, [r7, #20]
 800df86:	3324      	adds	r3, #36	@ 0x24
 800df88:	687a      	ldr	r2, [r7, #4]
 800df8a:	68b9      	ldr	r1, [r7, #8]
 800df8c:	4618      	mov	r0, r3
 800df8e:	f000 fc7f 	bl	800e890 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800df92:	6978      	ldr	r0, [r7, #20]
 800df94:	f7ff ff26 	bl	800dde4 <prvUnlockQueue>
	}
 800df98:	bf00      	nop
 800df9a:	3718      	adds	r7, #24
 800df9c:	46bd      	mov	sp, r7
 800df9e:	bd80      	pop	{r7, pc}

0800dfa0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b08e      	sub	sp, #56	@ 0x38
 800dfa4:	af04      	add	r7, sp, #16
 800dfa6:	60f8      	str	r0, [r7, #12]
 800dfa8:	60b9      	str	r1, [r7, #8]
 800dfaa:	607a      	str	r2, [r7, #4]
 800dfac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dfae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d10b      	bne.n	800dfcc <xTaskCreateStatic+0x2c>
	__asm volatile
 800dfb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfb8:	f383 8811 	msr	BASEPRI, r3
 800dfbc:	f3bf 8f6f 	isb	sy
 800dfc0:	f3bf 8f4f 	dsb	sy
 800dfc4:	623b      	str	r3, [r7, #32]
}
 800dfc6:	bf00      	nop
 800dfc8:	bf00      	nop
 800dfca:	e7fd      	b.n	800dfc8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dfcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d10b      	bne.n	800dfea <xTaskCreateStatic+0x4a>
	__asm volatile
 800dfd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfd6:	f383 8811 	msr	BASEPRI, r3
 800dfda:	f3bf 8f6f 	isb	sy
 800dfde:	f3bf 8f4f 	dsb	sy
 800dfe2:	61fb      	str	r3, [r7, #28]
}
 800dfe4:	bf00      	nop
 800dfe6:	bf00      	nop
 800dfe8:	e7fd      	b.n	800dfe6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dfea:	23a8      	movs	r3, #168	@ 0xa8
 800dfec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dfee:	693b      	ldr	r3, [r7, #16]
 800dff0:	2ba8      	cmp	r3, #168	@ 0xa8
 800dff2:	d00b      	beq.n	800e00c <xTaskCreateStatic+0x6c>
	__asm volatile
 800dff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dff8:	f383 8811 	msr	BASEPRI, r3
 800dffc:	f3bf 8f6f 	isb	sy
 800e000:	f3bf 8f4f 	dsb	sy
 800e004:	61bb      	str	r3, [r7, #24]
}
 800e006:	bf00      	nop
 800e008:	bf00      	nop
 800e00a:	e7fd      	b.n	800e008 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e00c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e00e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e010:	2b00      	cmp	r3, #0
 800e012:	d01e      	beq.n	800e052 <xTaskCreateStatic+0xb2>
 800e014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e016:	2b00      	cmp	r3, #0
 800e018:	d01b      	beq.n	800e052 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e01a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e01c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e020:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e022:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e026:	2202      	movs	r2, #2
 800e028:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e02c:	2300      	movs	r3, #0
 800e02e:	9303      	str	r3, [sp, #12]
 800e030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e032:	9302      	str	r3, [sp, #8]
 800e034:	f107 0314 	add.w	r3, r7, #20
 800e038:	9301      	str	r3, [sp, #4]
 800e03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e03c:	9300      	str	r3, [sp, #0]
 800e03e:	683b      	ldr	r3, [r7, #0]
 800e040:	687a      	ldr	r2, [r7, #4]
 800e042:	68b9      	ldr	r1, [r7, #8]
 800e044:	68f8      	ldr	r0, [r7, #12]
 800e046:	f000 f851 	bl	800e0ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e04a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e04c:	f000 f8f6 	bl	800e23c <prvAddNewTaskToReadyList>
 800e050:	e001      	b.n	800e056 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e052:	2300      	movs	r3, #0
 800e054:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e056:	697b      	ldr	r3, [r7, #20]
	}
 800e058:	4618      	mov	r0, r3
 800e05a:	3728      	adds	r7, #40	@ 0x28
 800e05c:	46bd      	mov	sp, r7
 800e05e:	bd80      	pop	{r7, pc}

0800e060 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e060:	b580      	push	{r7, lr}
 800e062:	b08c      	sub	sp, #48	@ 0x30
 800e064:	af04      	add	r7, sp, #16
 800e066:	60f8      	str	r0, [r7, #12]
 800e068:	60b9      	str	r1, [r7, #8]
 800e06a:	603b      	str	r3, [r7, #0]
 800e06c:	4613      	mov	r3, r2
 800e06e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e070:	88fb      	ldrh	r3, [r7, #6]
 800e072:	009b      	lsls	r3, r3, #2
 800e074:	4618      	mov	r0, r3
 800e076:	f001 ffa1 	bl	800ffbc <pvPortMalloc>
 800e07a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e07c:	697b      	ldr	r3, [r7, #20]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d00e      	beq.n	800e0a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e082:	20a8      	movs	r0, #168	@ 0xa8
 800e084:	f001 ff9a 	bl	800ffbc <pvPortMalloc>
 800e088:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e08a:	69fb      	ldr	r3, [r7, #28]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d003      	beq.n	800e098 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e090:	69fb      	ldr	r3, [r7, #28]
 800e092:	697a      	ldr	r2, [r7, #20]
 800e094:	631a      	str	r2, [r3, #48]	@ 0x30
 800e096:	e005      	b.n	800e0a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e098:	6978      	ldr	r0, [r7, #20]
 800e09a:	f002 f85d 	bl	8010158 <vPortFree>
 800e09e:	e001      	b.n	800e0a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e0a4:	69fb      	ldr	r3, [r7, #28]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d017      	beq.n	800e0da <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e0aa:	69fb      	ldr	r3, [r7, #28]
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e0b2:	88fa      	ldrh	r2, [r7, #6]
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	9303      	str	r3, [sp, #12]
 800e0b8:	69fb      	ldr	r3, [r7, #28]
 800e0ba:	9302      	str	r3, [sp, #8]
 800e0bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0be:	9301      	str	r3, [sp, #4]
 800e0c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0c2:	9300      	str	r3, [sp, #0]
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	68b9      	ldr	r1, [r7, #8]
 800e0c8:	68f8      	ldr	r0, [r7, #12]
 800e0ca:	f000 f80f 	bl	800e0ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e0ce:	69f8      	ldr	r0, [r7, #28]
 800e0d0:	f000 f8b4 	bl	800e23c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e0d4:	2301      	movs	r3, #1
 800e0d6:	61bb      	str	r3, [r7, #24]
 800e0d8:	e002      	b.n	800e0e0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e0da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e0de:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e0e0:	69bb      	ldr	r3, [r7, #24]
	}
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	3720      	adds	r7, #32
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	bd80      	pop	{r7, pc}
	...

0800e0ec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b088      	sub	sp, #32
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	60f8      	str	r0, [r7, #12]
 800e0f4:	60b9      	str	r1, [r7, #8]
 800e0f6:	607a      	str	r2, [r7, #4]
 800e0f8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0fc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	009b      	lsls	r3, r3, #2
 800e102:	461a      	mov	r2, r3
 800e104:	21a5      	movs	r1, #165	@ 0xa5
 800e106:	f005 fca7 	bl	8013a58 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e10a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e10c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e10e:	6879      	ldr	r1, [r7, #4]
 800e110:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800e114:	440b      	add	r3, r1
 800e116:	009b      	lsls	r3, r3, #2
 800e118:	4413      	add	r3, r2
 800e11a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e11c:	69bb      	ldr	r3, [r7, #24]
 800e11e:	f023 0307 	bic.w	r3, r3, #7
 800e122:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e124:	69bb      	ldr	r3, [r7, #24]
 800e126:	f003 0307 	and.w	r3, r3, #7
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d00b      	beq.n	800e146 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e12e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e132:	f383 8811 	msr	BASEPRI, r3
 800e136:	f3bf 8f6f 	isb	sy
 800e13a:	f3bf 8f4f 	dsb	sy
 800e13e:	617b      	str	r3, [r7, #20]
}
 800e140:	bf00      	nop
 800e142:	bf00      	nop
 800e144:	e7fd      	b.n	800e142 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e146:	68bb      	ldr	r3, [r7, #8]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d01f      	beq.n	800e18c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e14c:	2300      	movs	r3, #0
 800e14e:	61fb      	str	r3, [r7, #28]
 800e150:	e012      	b.n	800e178 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e152:	68ba      	ldr	r2, [r7, #8]
 800e154:	69fb      	ldr	r3, [r7, #28]
 800e156:	4413      	add	r3, r2
 800e158:	7819      	ldrb	r1, [r3, #0]
 800e15a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e15c:	69fb      	ldr	r3, [r7, #28]
 800e15e:	4413      	add	r3, r2
 800e160:	3334      	adds	r3, #52	@ 0x34
 800e162:	460a      	mov	r2, r1
 800e164:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e166:	68ba      	ldr	r2, [r7, #8]
 800e168:	69fb      	ldr	r3, [r7, #28]
 800e16a:	4413      	add	r3, r2
 800e16c:	781b      	ldrb	r3, [r3, #0]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d006      	beq.n	800e180 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e172:	69fb      	ldr	r3, [r7, #28]
 800e174:	3301      	adds	r3, #1
 800e176:	61fb      	str	r3, [r7, #28]
 800e178:	69fb      	ldr	r3, [r7, #28]
 800e17a:	2b0f      	cmp	r3, #15
 800e17c:	d9e9      	bls.n	800e152 <prvInitialiseNewTask+0x66>
 800e17e:	e000      	b.n	800e182 <prvInitialiseNewTask+0x96>
			{
				break;
 800e180:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e184:	2200      	movs	r2, #0
 800e186:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e18a:	e003      	b.n	800e194 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e18e:	2200      	movs	r2, #0
 800e190:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e196:	2b37      	cmp	r3, #55	@ 0x37
 800e198:	d901      	bls.n	800e19e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e19a:	2337      	movs	r3, #55	@ 0x37
 800e19c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e1a2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e1a8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ac:	2200      	movs	r2, #0
 800e1ae:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e1b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1b2:	3304      	adds	r3, #4
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f7fe ff49 	bl	800d04c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1bc:	3318      	adds	r3, #24
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f7fe ff44 	bl	800d04c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e1c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1c8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e1d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e1d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1d8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1dc:	2200      	movs	r2, #0
 800e1de:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e1e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e1ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ec:	3354      	adds	r3, #84	@ 0x54
 800e1ee:	224c      	movs	r2, #76	@ 0x4c
 800e1f0:	2100      	movs	r1, #0
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	f005 fc30 	bl	8013a58 <memset>
 800e1f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1fa:	4a0d      	ldr	r2, [pc, #52]	@ (800e230 <prvInitialiseNewTask+0x144>)
 800e1fc:	659a      	str	r2, [r3, #88]	@ 0x58
 800e1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e200:	4a0c      	ldr	r2, [pc, #48]	@ (800e234 <prvInitialiseNewTask+0x148>)
 800e202:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e206:	4a0c      	ldr	r2, [pc, #48]	@ (800e238 <prvInitialiseNewTask+0x14c>)
 800e208:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e20a:	683a      	ldr	r2, [r7, #0]
 800e20c:	68f9      	ldr	r1, [r7, #12]
 800e20e:	69b8      	ldr	r0, [r7, #24]
 800e210:	f001 fc84 	bl	800fb1c <pxPortInitialiseStack>
 800e214:	4602      	mov	r2, r0
 800e216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e218:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e21a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d002      	beq.n	800e226 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e222:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e224:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e226:	bf00      	nop
 800e228:	3720      	adds	r7, #32
 800e22a:	46bd      	mov	sp, r7
 800e22c:	bd80      	pop	{r7, pc}
 800e22e:	bf00      	nop
 800e230:	240333e8 	.word	0x240333e8
 800e234:	24033450 	.word	0x24033450
 800e238:	240334b8 	.word	0x240334b8

0800e23c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	b082      	sub	sp, #8
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e244:	f001 fd98 	bl	800fd78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e248:	4b2d      	ldr	r3, [pc, #180]	@ (800e300 <prvAddNewTaskToReadyList+0xc4>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	3301      	adds	r3, #1
 800e24e:	4a2c      	ldr	r2, [pc, #176]	@ (800e300 <prvAddNewTaskToReadyList+0xc4>)
 800e250:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e252:	4b2c      	ldr	r3, [pc, #176]	@ (800e304 <prvAddNewTaskToReadyList+0xc8>)
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	2b00      	cmp	r3, #0
 800e258:	d109      	bne.n	800e26e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e25a:	4a2a      	ldr	r2, [pc, #168]	@ (800e304 <prvAddNewTaskToReadyList+0xc8>)
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e260:	4b27      	ldr	r3, [pc, #156]	@ (800e300 <prvAddNewTaskToReadyList+0xc4>)
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	2b01      	cmp	r3, #1
 800e266:	d110      	bne.n	800e28a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e268:	f000 fc40 	bl	800eaec <prvInitialiseTaskLists>
 800e26c:	e00d      	b.n	800e28a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e26e:	4b26      	ldr	r3, [pc, #152]	@ (800e308 <prvAddNewTaskToReadyList+0xcc>)
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d109      	bne.n	800e28a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e276:	4b23      	ldr	r3, [pc, #140]	@ (800e304 <prvAddNewTaskToReadyList+0xc8>)
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e280:	429a      	cmp	r2, r3
 800e282:	d802      	bhi.n	800e28a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e284:	4a1f      	ldr	r2, [pc, #124]	@ (800e304 <prvAddNewTaskToReadyList+0xc8>)
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e28a:	4b20      	ldr	r3, [pc, #128]	@ (800e30c <prvAddNewTaskToReadyList+0xd0>)
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	3301      	adds	r3, #1
 800e290:	4a1e      	ldr	r2, [pc, #120]	@ (800e30c <prvAddNewTaskToReadyList+0xd0>)
 800e292:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e294:	4b1d      	ldr	r3, [pc, #116]	@ (800e30c <prvAddNewTaskToReadyList+0xd0>)
 800e296:	681a      	ldr	r2, [r3, #0]
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2a0:	4b1b      	ldr	r3, [pc, #108]	@ (800e310 <prvAddNewTaskToReadyList+0xd4>)
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	429a      	cmp	r2, r3
 800e2a6:	d903      	bls.n	800e2b0 <prvAddNewTaskToReadyList+0x74>
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2ac:	4a18      	ldr	r2, [pc, #96]	@ (800e310 <prvAddNewTaskToReadyList+0xd4>)
 800e2ae:	6013      	str	r3, [r2, #0]
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2b4:	4613      	mov	r3, r2
 800e2b6:	009b      	lsls	r3, r3, #2
 800e2b8:	4413      	add	r3, r2
 800e2ba:	009b      	lsls	r3, r3, #2
 800e2bc:	4a15      	ldr	r2, [pc, #84]	@ (800e314 <prvAddNewTaskToReadyList+0xd8>)
 800e2be:	441a      	add	r2, r3
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	3304      	adds	r3, #4
 800e2c4:	4619      	mov	r1, r3
 800e2c6:	4610      	mov	r0, r2
 800e2c8:	f7fe fecd 	bl	800d066 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e2cc:	f001 fd86 	bl	800fddc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e2d0:	4b0d      	ldr	r3, [pc, #52]	@ (800e308 <prvAddNewTaskToReadyList+0xcc>)
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d00e      	beq.n	800e2f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e2d8:	4b0a      	ldr	r3, [pc, #40]	@ (800e304 <prvAddNewTaskToReadyList+0xc8>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2e2:	429a      	cmp	r2, r3
 800e2e4:	d207      	bcs.n	800e2f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e2e6:	4b0c      	ldr	r3, [pc, #48]	@ (800e318 <prvAddNewTaskToReadyList+0xdc>)
 800e2e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e2ec:	601a      	str	r2, [r3, #0]
 800e2ee:	f3bf 8f4f 	dsb	sy
 800e2f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e2f6:	bf00      	nop
 800e2f8:	3708      	adds	r7, #8
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	bd80      	pop	{r7, pc}
 800e2fe:	bf00      	nop
 800e300:	24002520 	.word	0x24002520
 800e304:	2400204c 	.word	0x2400204c
 800e308:	2400252c 	.word	0x2400252c
 800e30c:	2400253c 	.word	0x2400253c
 800e310:	24002528 	.word	0x24002528
 800e314:	24002050 	.word	0x24002050
 800e318:	e000ed04 	.word	0xe000ed04

0800e31c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b084      	sub	sp, #16
 800e320:	af00      	add	r7, sp, #0
 800e322:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e324:	2300      	movs	r3, #0
 800e326:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d018      	beq.n	800e360 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e32e:	4b14      	ldr	r3, [pc, #80]	@ (800e380 <vTaskDelay+0x64>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d00b      	beq.n	800e34e <vTaskDelay+0x32>
	__asm volatile
 800e336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e33a:	f383 8811 	msr	BASEPRI, r3
 800e33e:	f3bf 8f6f 	isb	sy
 800e342:	f3bf 8f4f 	dsb	sy
 800e346:	60bb      	str	r3, [r7, #8]
}
 800e348:	bf00      	nop
 800e34a:	bf00      	nop
 800e34c:	e7fd      	b.n	800e34a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e34e:	f000 f88b 	bl	800e468 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e352:	2100      	movs	r1, #0
 800e354:	6878      	ldr	r0, [r7, #4]
 800e356:	f001 f833 	bl	800f3c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e35a:	f000 f893 	bl	800e484 <xTaskResumeAll>
 800e35e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d107      	bne.n	800e376 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e366:	4b07      	ldr	r3, [pc, #28]	@ (800e384 <vTaskDelay+0x68>)
 800e368:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e36c:	601a      	str	r2, [r3, #0]
 800e36e:	f3bf 8f4f 	dsb	sy
 800e372:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e376:	bf00      	nop
 800e378:	3710      	adds	r7, #16
 800e37a:	46bd      	mov	sp, r7
 800e37c:	bd80      	pop	{r7, pc}
 800e37e:	bf00      	nop
 800e380:	24002548 	.word	0x24002548
 800e384:	e000ed04 	.word	0xe000ed04

0800e388 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b08a      	sub	sp, #40	@ 0x28
 800e38c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e38e:	2300      	movs	r3, #0
 800e390:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e392:	2300      	movs	r3, #0
 800e394:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e396:	463a      	mov	r2, r7
 800e398:	1d39      	adds	r1, r7, #4
 800e39a:	f107 0308 	add.w	r3, r7, #8
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f7fe fe00 	bl	800cfa4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e3a4:	6839      	ldr	r1, [r7, #0]
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	68ba      	ldr	r2, [r7, #8]
 800e3aa:	9202      	str	r2, [sp, #8]
 800e3ac:	9301      	str	r3, [sp, #4]
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	9300      	str	r3, [sp, #0]
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	460a      	mov	r2, r1
 800e3b6:	4924      	ldr	r1, [pc, #144]	@ (800e448 <vTaskStartScheduler+0xc0>)
 800e3b8:	4824      	ldr	r0, [pc, #144]	@ (800e44c <vTaskStartScheduler+0xc4>)
 800e3ba:	f7ff fdf1 	bl	800dfa0 <xTaskCreateStatic>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	4a23      	ldr	r2, [pc, #140]	@ (800e450 <vTaskStartScheduler+0xc8>)
 800e3c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e3c4:	4b22      	ldr	r3, [pc, #136]	@ (800e450 <vTaskStartScheduler+0xc8>)
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d002      	beq.n	800e3d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e3cc:	2301      	movs	r3, #1
 800e3ce:	617b      	str	r3, [r7, #20]
 800e3d0:	e001      	b.n	800e3d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e3d6:	697b      	ldr	r3, [r7, #20]
 800e3d8:	2b01      	cmp	r3, #1
 800e3da:	d102      	bne.n	800e3e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e3dc:	f001 f844 	bl	800f468 <xTimerCreateTimerTask>
 800e3e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e3e2:	697b      	ldr	r3, [r7, #20]
 800e3e4:	2b01      	cmp	r3, #1
 800e3e6:	d11b      	bne.n	800e420 <vTaskStartScheduler+0x98>
	__asm volatile
 800e3e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3ec:	f383 8811 	msr	BASEPRI, r3
 800e3f0:	f3bf 8f6f 	isb	sy
 800e3f4:	f3bf 8f4f 	dsb	sy
 800e3f8:	613b      	str	r3, [r7, #16]
}
 800e3fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e3fc:	4b15      	ldr	r3, [pc, #84]	@ (800e454 <vTaskStartScheduler+0xcc>)
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	3354      	adds	r3, #84	@ 0x54
 800e402:	4a15      	ldr	r2, [pc, #84]	@ (800e458 <vTaskStartScheduler+0xd0>)
 800e404:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e406:	4b15      	ldr	r3, [pc, #84]	@ (800e45c <vTaskStartScheduler+0xd4>)
 800e408:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e40c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e40e:	4b14      	ldr	r3, [pc, #80]	@ (800e460 <vTaskStartScheduler+0xd8>)
 800e410:	2201      	movs	r2, #1
 800e412:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e414:	4b13      	ldr	r3, [pc, #76]	@ (800e464 <vTaskStartScheduler+0xdc>)
 800e416:	2200      	movs	r2, #0
 800e418:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e41a:	f001 fc09 	bl	800fc30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e41e:	e00f      	b.n	800e440 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e420:	697b      	ldr	r3, [r7, #20]
 800e422:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e426:	d10b      	bne.n	800e440 <vTaskStartScheduler+0xb8>
	__asm volatile
 800e428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e42c:	f383 8811 	msr	BASEPRI, r3
 800e430:	f3bf 8f6f 	isb	sy
 800e434:	f3bf 8f4f 	dsb	sy
 800e438:	60fb      	str	r3, [r7, #12]
}
 800e43a:	bf00      	nop
 800e43c:	bf00      	nop
 800e43e:	e7fd      	b.n	800e43c <vTaskStartScheduler+0xb4>
}
 800e440:	bf00      	nop
 800e442:	3718      	adds	r7, #24
 800e444:	46bd      	mov	sp, r7
 800e446:	bd80      	pop	{r7, pc}
 800e448:	08013f9c 	.word	0x08013f9c
 800e44c:	0800eabd 	.word	0x0800eabd
 800e450:	24002544 	.word	0x24002544
 800e454:	2400204c 	.word	0x2400204c
 800e458:	2400139c 	.word	0x2400139c
 800e45c:	24002540 	.word	0x24002540
 800e460:	2400252c 	.word	0x2400252c
 800e464:	24002524 	.word	0x24002524

0800e468 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e468:	b480      	push	{r7}
 800e46a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e46c:	4b04      	ldr	r3, [pc, #16]	@ (800e480 <vTaskSuspendAll+0x18>)
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	3301      	adds	r3, #1
 800e472:	4a03      	ldr	r2, [pc, #12]	@ (800e480 <vTaskSuspendAll+0x18>)
 800e474:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e476:	bf00      	nop
 800e478:	46bd      	mov	sp, r7
 800e47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e47e:	4770      	bx	lr
 800e480:	24002548 	.word	0x24002548

0800e484 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b084      	sub	sp, #16
 800e488:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e48a:	2300      	movs	r3, #0
 800e48c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e48e:	2300      	movs	r3, #0
 800e490:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e492:	4b42      	ldr	r3, [pc, #264]	@ (800e59c <xTaskResumeAll+0x118>)
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d10b      	bne.n	800e4b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800e49a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e49e:	f383 8811 	msr	BASEPRI, r3
 800e4a2:	f3bf 8f6f 	isb	sy
 800e4a6:	f3bf 8f4f 	dsb	sy
 800e4aa:	603b      	str	r3, [r7, #0]
}
 800e4ac:	bf00      	nop
 800e4ae:	bf00      	nop
 800e4b0:	e7fd      	b.n	800e4ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e4b2:	f001 fc61 	bl	800fd78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e4b6:	4b39      	ldr	r3, [pc, #228]	@ (800e59c <xTaskResumeAll+0x118>)
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	3b01      	subs	r3, #1
 800e4bc:	4a37      	ldr	r2, [pc, #220]	@ (800e59c <xTaskResumeAll+0x118>)
 800e4be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e4c0:	4b36      	ldr	r3, [pc, #216]	@ (800e59c <xTaskResumeAll+0x118>)
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d162      	bne.n	800e58e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e4c8:	4b35      	ldr	r3, [pc, #212]	@ (800e5a0 <xTaskResumeAll+0x11c>)
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d05e      	beq.n	800e58e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e4d0:	e02f      	b.n	800e532 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e4d2:	4b34      	ldr	r3, [pc, #208]	@ (800e5a4 <xTaskResumeAll+0x120>)
 800e4d4:	68db      	ldr	r3, [r3, #12]
 800e4d6:	68db      	ldr	r3, [r3, #12]
 800e4d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	3318      	adds	r3, #24
 800e4de:	4618      	mov	r0, r3
 800e4e0:	f7fe fe1e 	bl	800d120 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	3304      	adds	r3, #4
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f7fe fe19 	bl	800d120 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4f2:	4b2d      	ldr	r3, [pc, #180]	@ (800e5a8 <xTaskResumeAll+0x124>)
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	429a      	cmp	r2, r3
 800e4f8:	d903      	bls.n	800e502 <xTaskResumeAll+0x7e>
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4fe:	4a2a      	ldr	r2, [pc, #168]	@ (800e5a8 <xTaskResumeAll+0x124>)
 800e500:	6013      	str	r3, [r2, #0]
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e506:	4613      	mov	r3, r2
 800e508:	009b      	lsls	r3, r3, #2
 800e50a:	4413      	add	r3, r2
 800e50c:	009b      	lsls	r3, r3, #2
 800e50e:	4a27      	ldr	r2, [pc, #156]	@ (800e5ac <xTaskResumeAll+0x128>)
 800e510:	441a      	add	r2, r3
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	3304      	adds	r3, #4
 800e516:	4619      	mov	r1, r3
 800e518:	4610      	mov	r0, r2
 800e51a:	f7fe fda4 	bl	800d066 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e522:	4b23      	ldr	r3, [pc, #140]	@ (800e5b0 <xTaskResumeAll+0x12c>)
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e528:	429a      	cmp	r2, r3
 800e52a:	d302      	bcc.n	800e532 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e52c:	4b21      	ldr	r3, [pc, #132]	@ (800e5b4 <xTaskResumeAll+0x130>)
 800e52e:	2201      	movs	r2, #1
 800e530:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e532:	4b1c      	ldr	r3, [pc, #112]	@ (800e5a4 <xTaskResumeAll+0x120>)
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d1cb      	bne.n	800e4d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d001      	beq.n	800e544 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e540:	f000 fb78 	bl	800ec34 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e544:	4b1c      	ldr	r3, [pc, #112]	@ (800e5b8 <xTaskResumeAll+0x134>)
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d010      	beq.n	800e572 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e550:	f000 f858 	bl	800e604 <xTaskIncrementTick>
 800e554:	4603      	mov	r3, r0
 800e556:	2b00      	cmp	r3, #0
 800e558:	d002      	beq.n	800e560 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e55a:	4b16      	ldr	r3, [pc, #88]	@ (800e5b4 <xTaskResumeAll+0x130>)
 800e55c:	2201      	movs	r2, #1
 800e55e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	3b01      	subs	r3, #1
 800e564:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d1f1      	bne.n	800e550 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e56c:	4b12      	ldr	r3, [pc, #72]	@ (800e5b8 <xTaskResumeAll+0x134>)
 800e56e:	2200      	movs	r2, #0
 800e570:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e572:	4b10      	ldr	r3, [pc, #64]	@ (800e5b4 <xTaskResumeAll+0x130>)
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d009      	beq.n	800e58e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e57a:	2301      	movs	r3, #1
 800e57c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e57e:	4b0f      	ldr	r3, [pc, #60]	@ (800e5bc <xTaskResumeAll+0x138>)
 800e580:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e584:	601a      	str	r2, [r3, #0]
 800e586:	f3bf 8f4f 	dsb	sy
 800e58a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e58e:	f001 fc25 	bl	800fddc <vPortExitCritical>

	return xAlreadyYielded;
 800e592:	68bb      	ldr	r3, [r7, #8]
}
 800e594:	4618      	mov	r0, r3
 800e596:	3710      	adds	r7, #16
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}
 800e59c:	24002548 	.word	0x24002548
 800e5a0:	24002520 	.word	0x24002520
 800e5a4:	240024e0 	.word	0x240024e0
 800e5a8:	24002528 	.word	0x24002528
 800e5ac:	24002050 	.word	0x24002050
 800e5b0:	2400204c 	.word	0x2400204c
 800e5b4:	24002534 	.word	0x24002534
 800e5b8:	24002530 	.word	0x24002530
 800e5bc:	e000ed04 	.word	0xe000ed04

0800e5c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e5c0:	b480      	push	{r7}
 800e5c2:	b083      	sub	sp, #12
 800e5c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e5c6:	4b05      	ldr	r3, [pc, #20]	@ (800e5dc <xTaskGetTickCount+0x1c>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e5cc:	687b      	ldr	r3, [r7, #4]
}
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	370c      	adds	r7, #12
 800e5d2:	46bd      	mov	sp, r7
 800e5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d8:	4770      	bx	lr
 800e5da:	bf00      	nop
 800e5dc:	24002524 	.word	0x24002524

0800e5e0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b082      	sub	sp, #8
 800e5e4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e5e6:	f001 fca7 	bl	800ff38 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e5ee:	4b04      	ldr	r3, [pc, #16]	@ (800e600 <xTaskGetTickCountFromISR+0x20>)
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e5f4:	683b      	ldr	r3, [r7, #0]
}
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	3708      	adds	r7, #8
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	bd80      	pop	{r7, pc}
 800e5fe:	bf00      	nop
 800e600:	24002524 	.word	0x24002524

0800e604 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b086      	sub	sp, #24
 800e608:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e60a:	2300      	movs	r3, #0
 800e60c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e60e:	4b4f      	ldr	r3, [pc, #316]	@ (800e74c <xTaskIncrementTick+0x148>)
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	2b00      	cmp	r3, #0
 800e614:	f040 8090 	bne.w	800e738 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e618:	4b4d      	ldr	r3, [pc, #308]	@ (800e750 <xTaskIncrementTick+0x14c>)
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	3301      	adds	r3, #1
 800e61e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e620:	4a4b      	ldr	r2, [pc, #300]	@ (800e750 <xTaskIncrementTick+0x14c>)
 800e622:	693b      	ldr	r3, [r7, #16]
 800e624:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e626:	693b      	ldr	r3, [r7, #16]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d121      	bne.n	800e670 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e62c:	4b49      	ldr	r3, [pc, #292]	@ (800e754 <xTaskIncrementTick+0x150>)
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d00b      	beq.n	800e64e <xTaskIncrementTick+0x4a>
	__asm volatile
 800e636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e63a:	f383 8811 	msr	BASEPRI, r3
 800e63e:	f3bf 8f6f 	isb	sy
 800e642:	f3bf 8f4f 	dsb	sy
 800e646:	603b      	str	r3, [r7, #0]
}
 800e648:	bf00      	nop
 800e64a:	bf00      	nop
 800e64c:	e7fd      	b.n	800e64a <xTaskIncrementTick+0x46>
 800e64e:	4b41      	ldr	r3, [pc, #260]	@ (800e754 <xTaskIncrementTick+0x150>)
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	60fb      	str	r3, [r7, #12]
 800e654:	4b40      	ldr	r3, [pc, #256]	@ (800e758 <xTaskIncrementTick+0x154>)
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	4a3e      	ldr	r2, [pc, #248]	@ (800e754 <xTaskIncrementTick+0x150>)
 800e65a:	6013      	str	r3, [r2, #0]
 800e65c:	4a3e      	ldr	r2, [pc, #248]	@ (800e758 <xTaskIncrementTick+0x154>)
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	6013      	str	r3, [r2, #0]
 800e662:	4b3e      	ldr	r3, [pc, #248]	@ (800e75c <xTaskIncrementTick+0x158>)
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	3301      	adds	r3, #1
 800e668:	4a3c      	ldr	r2, [pc, #240]	@ (800e75c <xTaskIncrementTick+0x158>)
 800e66a:	6013      	str	r3, [r2, #0]
 800e66c:	f000 fae2 	bl	800ec34 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e670:	4b3b      	ldr	r3, [pc, #236]	@ (800e760 <xTaskIncrementTick+0x15c>)
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	693a      	ldr	r2, [r7, #16]
 800e676:	429a      	cmp	r2, r3
 800e678:	d349      	bcc.n	800e70e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e67a:	4b36      	ldr	r3, [pc, #216]	@ (800e754 <xTaskIncrementTick+0x150>)
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d104      	bne.n	800e68e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e684:	4b36      	ldr	r3, [pc, #216]	@ (800e760 <xTaskIncrementTick+0x15c>)
 800e686:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e68a:	601a      	str	r2, [r3, #0]
					break;
 800e68c:	e03f      	b.n	800e70e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e68e:	4b31      	ldr	r3, [pc, #196]	@ (800e754 <xTaskIncrementTick+0x150>)
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	68db      	ldr	r3, [r3, #12]
 800e694:	68db      	ldr	r3, [r3, #12]
 800e696:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e698:	68bb      	ldr	r3, [r7, #8]
 800e69a:	685b      	ldr	r3, [r3, #4]
 800e69c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e69e:	693a      	ldr	r2, [r7, #16]
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	429a      	cmp	r2, r3
 800e6a4:	d203      	bcs.n	800e6ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e6a6:	4a2e      	ldr	r2, [pc, #184]	@ (800e760 <xTaskIncrementTick+0x15c>)
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e6ac:	e02f      	b.n	800e70e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e6ae:	68bb      	ldr	r3, [r7, #8]
 800e6b0:	3304      	adds	r3, #4
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	f7fe fd34 	bl	800d120 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d004      	beq.n	800e6ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e6c0:	68bb      	ldr	r3, [r7, #8]
 800e6c2:	3318      	adds	r3, #24
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	f7fe fd2b 	bl	800d120 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e6ca:	68bb      	ldr	r3, [r7, #8]
 800e6cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6ce:	4b25      	ldr	r3, [pc, #148]	@ (800e764 <xTaskIncrementTick+0x160>)
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	429a      	cmp	r2, r3
 800e6d4:	d903      	bls.n	800e6de <xTaskIncrementTick+0xda>
 800e6d6:	68bb      	ldr	r3, [r7, #8]
 800e6d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6da:	4a22      	ldr	r2, [pc, #136]	@ (800e764 <xTaskIncrementTick+0x160>)
 800e6dc:	6013      	str	r3, [r2, #0]
 800e6de:	68bb      	ldr	r3, [r7, #8]
 800e6e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6e2:	4613      	mov	r3, r2
 800e6e4:	009b      	lsls	r3, r3, #2
 800e6e6:	4413      	add	r3, r2
 800e6e8:	009b      	lsls	r3, r3, #2
 800e6ea:	4a1f      	ldr	r2, [pc, #124]	@ (800e768 <xTaskIncrementTick+0x164>)
 800e6ec:	441a      	add	r2, r3
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	3304      	adds	r3, #4
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	4610      	mov	r0, r2
 800e6f6:	f7fe fcb6 	bl	800d066 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6fe:	4b1b      	ldr	r3, [pc, #108]	@ (800e76c <xTaskIncrementTick+0x168>)
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e704:	429a      	cmp	r2, r3
 800e706:	d3b8      	bcc.n	800e67a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e708:	2301      	movs	r3, #1
 800e70a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e70c:	e7b5      	b.n	800e67a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e70e:	4b17      	ldr	r3, [pc, #92]	@ (800e76c <xTaskIncrementTick+0x168>)
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e714:	4914      	ldr	r1, [pc, #80]	@ (800e768 <xTaskIncrementTick+0x164>)
 800e716:	4613      	mov	r3, r2
 800e718:	009b      	lsls	r3, r3, #2
 800e71a:	4413      	add	r3, r2
 800e71c:	009b      	lsls	r3, r3, #2
 800e71e:	440b      	add	r3, r1
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	2b01      	cmp	r3, #1
 800e724:	d901      	bls.n	800e72a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e726:	2301      	movs	r3, #1
 800e728:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e72a:	4b11      	ldr	r3, [pc, #68]	@ (800e770 <xTaskIncrementTick+0x16c>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d007      	beq.n	800e742 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e732:	2301      	movs	r3, #1
 800e734:	617b      	str	r3, [r7, #20]
 800e736:	e004      	b.n	800e742 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e738:	4b0e      	ldr	r3, [pc, #56]	@ (800e774 <xTaskIncrementTick+0x170>)
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	3301      	adds	r3, #1
 800e73e:	4a0d      	ldr	r2, [pc, #52]	@ (800e774 <xTaskIncrementTick+0x170>)
 800e740:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e742:	697b      	ldr	r3, [r7, #20]
}
 800e744:	4618      	mov	r0, r3
 800e746:	3718      	adds	r7, #24
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}
 800e74c:	24002548 	.word	0x24002548
 800e750:	24002524 	.word	0x24002524
 800e754:	240024d8 	.word	0x240024d8
 800e758:	240024dc 	.word	0x240024dc
 800e75c:	24002538 	.word	0x24002538
 800e760:	24002540 	.word	0x24002540
 800e764:	24002528 	.word	0x24002528
 800e768:	24002050 	.word	0x24002050
 800e76c:	2400204c 	.word	0x2400204c
 800e770:	24002534 	.word	0x24002534
 800e774:	24002530 	.word	0x24002530

0800e778 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e778:	b480      	push	{r7}
 800e77a:	b085      	sub	sp, #20
 800e77c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e77e:	4b2b      	ldr	r3, [pc, #172]	@ (800e82c <vTaskSwitchContext+0xb4>)
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d003      	beq.n	800e78e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e786:	4b2a      	ldr	r3, [pc, #168]	@ (800e830 <vTaskSwitchContext+0xb8>)
 800e788:	2201      	movs	r2, #1
 800e78a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e78c:	e047      	b.n	800e81e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e78e:	4b28      	ldr	r3, [pc, #160]	@ (800e830 <vTaskSwitchContext+0xb8>)
 800e790:	2200      	movs	r2, #0
 800e792:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e794:	4b27      	ldr	r3, [pc, #156]	@ (800e834 <vTaskSwitchContext+0xbc>)
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	60fb      	str	r3, [r7, #12]
 800e79a:	e011      	b.n	800e7c0 <vTaskSwitchContext+0x48>
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d10b      	bne.n	800e7ba <vTaskSwitchContext+0x42>
	__asm volatile
 800e7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7a6:	f383 8811 	msr	BASEPRI, r3
 800e7aa:	f3bf 8f6f 	isb	sy
 800e7ae:	f3bf 8f4f 	dsb	sy
 800e7b2:	607b      	str	r3, [r7, #4]
}
 800e7b4:	bf00      	nop
 800e7b6:	bf00      	nop
 800e7b8:	e7fd      	b.n	800e7b6 <vTaskSwitchContext+0x3e>
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	3b01      	subs	r3, #1
 800e7be:	60fb      	str	r3, [r7, #12]
 800e7c0:	491d      	ldr	r1, [pc, #116]	@ (800e838 <vTaskSwitchContext+0xc0>)
 800e7c2:	68fa      	ldr	r2, [r7, #12]
 800e7c4:	4613      	mov	r3, r2
 800e7c6:	009b      	lsls	r3, r3, #2
 800e7c8:	4413      	add	r3, r2
 800e7ca:	009b      	lsls	r3, r3, #2
 800e7cc:	440b      	add	r3, r1
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d0e3      	beq.n	800e79c <vTaskSwitchContext+0x24>
 800e7d4:	68fa      	ldr	r2, [r7, #12]
 800e7d6:	4613      	mov	r3, r2
 800e7d8:	009b      	lsls	r3, r3, #2
 800e7da:	4413      	add	r3, r2
 800e7dc:	009b      	lsls	r3, r3, #2
 800e7de:	4a16      	ldr	r2, [pc, #88]	@ (800e838 <vTaskSwitchContext+0xc0>)
 800e7e0:	4413      	add	r3, r2
 800e7e2:	60bb      	str	r3, [r7, #8]
 800e7e4:	68bb      	ldr	r3, [r7, #8]
 800e7e6:	685b      	ldr	r3, [r3, #4]
 800e7e8:	685a      	ldr	r2, [r3, #4]
 800e7ea:	68bb      	ldr	r3, [r7, #8]
 800e7ec:	605a      	str	r2, [r3, #4]
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	685a      	ldr	r2, [r3, #4]
 800e7f2:	68bb      	ldr	r3, [r7, #8]
 800e7f4:	3308      	adds	r3, #8
 800e7f6:	429a      	cmp	r2, r3
 800e7f8:	d104      	bne.n	800e804 <vTaskSwitchContext+0x8c>
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	685b      	ldr	r3, [r3, #4]
 800e7fe:	685a      	ldr	r2, [r3, #4]
 800e800:	68bb      	ldr	r3, [r7, #8]
 800e802:	605a      	str	r2, [r3, #4]
 800e804:	68bb      	ldr	r3, [r7, #8]
 800e806:	685b      	ldr	r3, [r3, #4]
 800e808:	68db      	ldr	r3, [r3, #12]
 800e80a:	4a0c      	ldr	r2, [pc, #48]	@ (800e83c <vTaskSwitchContext+0xc4>)
 800e80c:	6013      	str	r3, [r2, #0]
 800e80e:	4a09      	ldr	r2, [pc, #36]	@ (800e834 <vTaskSwitchContext+0xbc>)
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e814:	4b09      	ldr	r3, [pc, #36]	@ (800e83c <vTaskSwitchContext+0xc4>)
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	3354      	adds	r3, #84	@ 0x54
 800e81a:	4a09      	ldr	r2, [pc, #36]	@ (800e840 <vTaskSwitchContext+0xc8>)
 800e81c:	6013      	str	r3, [r2, #0]
}
 800e81e:	bf00      	nop
 800e820:	3714      	adds	r7, #20
 800e822:	46bd      	mov	sp, r7
 800e824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e828:	4770      	bx	lr
 800e82a:	bf00      	nop
 800e82c:	24002548 	.word	0x24002548
 800e830:	24002534 	.word	0x24002534
 800e834:	24002528 	.word	0x24002528
 800e838:	24002050 	.word	0x24002050
 800e83c:	2400204c 	.word	0x2400204c
 800e840:	2400139c 	.word	0x2400139c

0800e844 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e844:	b580      	push	{r7, lr}
 800e846:	b084      	sub	sp, #16
 800e848:	af00      	add	r7, sp, #0
 800e84a:	6078      	str	r0, [r7, #4]
 800e84c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d10b      	bne.n	800e86c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e858:	f383 8811 	msr	BASEPRI, r3
 800e85c:	f3bf 8f6f 	isb	sy
 800e860:	f3bf 8f4f 	dsb	sy
 800e864:	60fb      	str	r3, [r7, #12]
}
 800e866:	bf00      	nop
 800e868:	bf00      	nop
 800e86a:	e7fd      	b.n	800e868 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e86c:	4b07      	ldr	r3, [pc, #28]	@ (800e88c <vTaskPlaceOnEventList+0x48>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	3318      	adds	r3, #24
 800e872:	4619      	mov	r1, r3
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f7fe fc1a 	bl	800d0ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e87a:	2101      	movs	r1, #1
 800e87c:	6838      	ldr	r0, [r7, #0]
 800e87e:	f000 fd9f 	bl	800f3c0 <prvAddCurrentTaskToDelayedList>
}
 800e882:	bf00      	nop
 800e884:	3710      	adds	r7, #16
 800e886:	46bd      	mov	sp, r7
 800e888:	bd80      	pop	{r7, pc}
 800e88a:	bf00      	nop
 800e88c:	2400204c 	.word	0x2400204c

0800e890 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e890:	b580      	push	{r7, lr}
 800e892:	b086      	sub	sp, #24
 800e894:	af00      	add	r7, sp, #0
 800e896:	60f8      	str	r0, [r7, #12]
 800e898:	60b9      	str	r1, [r7, #8]
 800e89a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d10b      	bne.n	800e8ba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e8a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8a6:	f383 8811 	msr	BASEPRI, r3
 800e8aa:	f3bf 8f6f 	isb	sy
 800e8ae:	f3bf 8f4f 	dsb	sy
 800e8b2:	617b      	str	r3, [r7, #20]
}
 800e8b4:	bf00      	nop
 800e8b6:	bf00      	nop
 800e8b8:	e7fd      	b.n	800e8b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e8ba:	4b0a      	ldr	r3, [pc, #40]	@ (800e8e4 <vTaskPlaceOnEventListRestricted+0x54>)
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	3318      	adds	r3, #24
 800e8c0:	4619      	mov	r1, r3
 800e8c2:	68f8      	ldr	r0, [r7, #12]
 800e8c4:	f7fe fbcf 	bl	800d066 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d002      	beq.n	800e8d4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e8ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e8d2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e8d4:	6879      	ldr	r1, [r7, #4]
 800e8d6:	68b8      	ldr	r0, [r7, #8]
 800e8d8:	f000 fd72 	bl	800f3c0 <prvAddCurrentTaskToDelayedList>
	}
 800e8dc:	bf00      	nop
 800e8de:	3718      	adds	r7, #24
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	bd80      	pop	{r7, pc}
 800e8e4:	2400204c 	.word	0x2400204c

0800e8e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	b086      	sub	sp, #24
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	68db      	ldr	r3, [r3, #12]
 800e8f4:	68db      	ldr	r3, [r3, #12]
 800e8f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e8f8:	693b      	ldr	r3, [r7, #16]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d10b      	bne.n	800e916 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e902:	f383 8811 	msr	BASEPRI, r3
 800e906:	f3bf 8f6f 	isb	sy
 800e90a:	f3bf 8f4f 	dsb	sy
 800e90e:	60fb      	str	r3, [r7, #12]
}
 800e910:	bf00      	nop
 800e912:	bf00      	nop
 800e914:	e7fd      	b.n	800e912 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e916:	693b      	ldr	r3, [r7, #16]
 800e918:	3318      	adds	r3, #24
 800e91a:	4618      	mov	r0, r3
 800e91c:	f7fe fc00 	bl	800d120 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e920:	4b1d      	ldr	r3, [pc, #116]	@ (800e998 <xTaskRemoveFromEventList+0xb0>)
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	2b00      	cmp	r3, #0
 800e926:	d11d      	bne.n	800e964 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	3304      	adds	r3, #4
 800e92c:	4618      	mov	r0, r3
 800e92e:	f7fe fbf7 	bl	800d120 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e932:	693b      	ldr	r3, [r7, #16]
 800e934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e936:	4b19      	ldr	r3, [pc, #100]	@ (800e99c <xTaskRemoveFromEventList+0xb4>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	429a      	cmp	r2, r3
 800e93c:	d903      	bls.n	800e946 <xTaskRemoveFromEventList+0x5e>
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e942:	4a16      	ldr	r2, [pc, #88]	@ (800e99c <xTaskRemoveFromEventList+0xb4>)
 800e944:	6013      	str	r3, [r2, #0]
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e94a:	4613      	mov	r3, r2
 800e94c:	009b      	lsls	r3, r3, #2
 800e94e:	4413      	add	r3, r2
 800e950:	009b      	lsls	r3, r3, #2
 800e952:	4a13      	ldr	r2, [pc, #76]	@ (800e9a0 <xTaskRemoveFromEventList+0xb8>)
 800e954:	441a      	add	r2, r3
 800e956:	693b      	ldr	r3, [r7, #16]
 800e958:	3304      	adds	r3, #4
 800e95a:	4619      	mov	r1, r3
 800e95c:	4610      	mov	r0, r2
 800e95e:	f7fe fb82 	bl	800d066 <vListInsertEnd>
 800e962:	e005      	b.n	800e970 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e964:	693b      	ldr	r3, [r7, #16]
 800e966:	3318      	adds	r3, #24
 800e968:	4619      	mov	r1, r3
 800e96a:	480e      	ldr	r0, [pc, #56]	@ (800e9a4 <xTaskRemoveFromEventList+0xbc>)
 800e96c:	f7fe fb7b 	bl	800d066 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e974:	4b0c      	ldr	r3, [pc, #48]	@ (800e9a8 <xTaskRemoveFromEventList+0xc0>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e97a:	429a      	cmp	r2, r3
 800e97c:	d905      	bls.n	800e98a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e97e:	2301      	movs	r3, #1
 800e980:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e982:	4b0a      	ldr	r3, [pc, #40]	@ (800e9ac <xTaskRemoveFromEventList+0xc4>)
 800e984:	2201      	movs	r2, #1
 800e986:	601a      	str	r2, [r3, #0]
 800e988:	e001      	b.n	800e98e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800e98a:	2300      	movs	r3, #0
 800e98c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e98e:	697b      	ldr	r3, [r7, #20]
}
 800e990:	4618      	mov	r0, r3
 800e992:	3718      	adds	r7, #24
 800e994:	46bd      	mov	sp, r7
 800e996:	bd80      	pop	{r7, pc}
 800e998:	24002548 	.word	0x24002548
 800e99c:	24002528 	.word	0x24002528
 800e9a0:	24002050 	.word	0x24002050
 800e9a4:	240024e0 	.word	0x240024e0
 800e9a8:	2400204c 	.word	0x2400204c
 800e9ac:	24002534 	.word	0x24002534

0800e9b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e9b0:	b480      	push	{r7}
 800e9b2:	b083      	sub	sp, #12
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e9b8:	4b06      	ldr	r3, [pc, #24]	@ (800e9d4 <vTaskInternalSetTimeOutState+0x24>)
 800e9ba:	681a      	ldr	r2, [r3, #0]
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e9c0:	4b05      	ldr	r3, [pc, #20]	@ (800e9d8 <vTaskInternalSetTimeOutState+0x28>)
 800e9c2:	681a      	ldr	r2, [r3, #0]
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	605a      	str	r2, [r3, #4]
}
 800e9c8:	bf00      	nop
 800e9ca:	370c      	adds	r7, #12
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr
 800e9d4:	24002538 	.word	0x24002538
 800e9d8:	24002524 	.word	0x24002524

0800e9dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e9dc:	b580      	push	{r7, lr}
 800e9de:	b088      	sub	sp, #32
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	6078      	str	r0, [r7, #4]
 800e9e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d10b      	bne.n	800ea04 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e9ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9f0:	f383 8811 	msr	BASEPRI, r3
 800e9f4:	f3bf 8f6f 	isb	sy
 800e9f8:	f3bf 8f4f 	dsb	sy
 800e9fc:	613b      	str	r3, [r7, #16]
}
 800e9fe:	bf00      	nop
 800ea00:	bf00      	nop
 800ea02:	e7fd      	b.n	800ea00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ea04:	683b      	ldr	r3, [r7, #0]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d10b      	bne.n	800ea22 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ea0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea0e:	f383 8811 	msr	BASEPRI, r3
 800ea12:	f3bf 8f6f 	isb	sy
 800ea16:	f3bf 8f4f 	dsb	sy
 800ea1a:	60fb      	str	r3, [r7, #12]
}
 800ea1c:	bf00      	nop
 800ea1e:	bf00      	nop
 800ea20:	e7fd      	b.n	800ea1e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ea22:	f001 f9a9 	bl	800fd78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ea26:	4b1d      	ldr	r3, [pc, #116]	@ (800ea9c <xTaskCheckForTimeOut+0xc0>)
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	685b      	ldr	r3, [r3, #4]
 800ea30:	69ba      	ldr	r2, [r7, #24]
 800ea32:	1ad3      	subs	r3, r2, r3
 800ea34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ea3e:	d102      	bne.n	800ea46 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ea40:	2300      	movs	r3, #0
 800ea42:	61fb      	str	r3, [r7, #28]
 800ea44:	e023      	b.n	800ea8e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	681a      	ldr	r2, [r3, #0]
 800ea4a:	4b15      	ldr	r3, [pc, #84]	@ (800eaa0 <xTaskCheckForTimeOut+0xc4>)
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	429a      	cmp	r2, r3
 800ea50:	d007      	beq.n	800ea62 <xTaskCheckForTimeOut+0x86>
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	685b      	ldr	r3, [r3, #4]
 800ea56:	69ba      	ldr	r2, [r7, #24]
 800ea58:	429a      	cmp	r2, r3
 800ea5a:	d302      	bcc.n	800ea62 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ea5c:	2301      	movs	r3, #1
 800ea5e:	61fb      	str	r3, [r7, #28]
 800ea60:	e015      	b.n	800ea8e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	697a      	ldr	r2, [r7, #20]
 800ea68:	429a      	cmp	r2, r3
 800ea6a:	d20b      	bcs.n	800ea84 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	681a      	ldr	r2, [r3, #0]
 800ea70:	697b      	ldr	r3, [r7, #20]
 800ea72:	1ad2      	subs	r2, r2, r3
 800ea74:	683b      	ldr	r3, [r7, #0]
 800ea76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ea78:	6878      	ldr	r0, [r7, #4]
 800ea7a:	f7ff ff99 	bl	800e9b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ea7e:	2300      	movs	r3, #0
 800ea80:	61fb      	str	r3, [r7, #28]
 800ea82:	e004      	b.n	800ea8e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	2200      	movs	r2, #0
 800ea88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ea8e:	f001 f9a5 	bl	800fddc <vPortExitCritical>

	return xReturn;
 800ea92:	69fb      	ldr	r3, [r7, #28]
}
 800ea94:	4618      	mov	r0, r3
 800ea96:	3720      	adds	r7, #32
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	bd80      	pop	{r7, pc}
 800ea9c:	24002524 	.word	0x24002524
 800eaa0:	24002538 	.word	0x24002538

0800eaa4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800eaa4:	b480      	push	{r7}
 800eaa6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800eaa8:	4b03      	ldr	r3, [pc, #12]	@ (800eab8 <vTaskMissedYield+0x14>)
 800eaaa:	2201      	movs	r2, #1
 800eaac:	601a      	str	r2, [r3, #0]
}
 800eaae:	bf00      	nop
 800eab0:	46bd      	mov	sp, r7
 800eab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab6:	4770      	bx	lr
 800eab8:	24002534 	.word	0x24002534

0800eabc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b082      	sub	sp, #8
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800eac4:	f000 f852 	bl	800eb6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800eac8:	4b06      	ldr	r3, [pc, #24]	@ (800eae4 <prvIdleTask+0x28>)
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	2b01      	cmp	r3, #1
 800eace:	d9f9      	bls.n	800eac4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ead0:	4b05      	ldr	r3, [pc, #20]	@ (800eae8 <prvIdleTask+0x2c>)
 800ead2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ead6:	601a      	str	r2, [r3, #0]
 800ead8:	f3bf 8f4f 	dsb	sy
 800eadc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800eae0:	e7f0      	b.n	800eac4 <prvIdleTask+0x8>
 800eae2:	bf00      	nop
 800eae4:	24002050 	.word	0x24002050
 800eae8:	e000ed04 	.word	0xe000ed04

0800eaec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b082      	sub	sp, #8
 800eaf0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	607b      	str	r3, [r7, #4]
 800eaf6:	e00c      	b.n	800eb12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800eaf8:	687a      	ldr	r2, [r7, #4]
 800eafa:	4613      	mov	r3, r2
 800eafc:	009b      	lsls	r3, r3, #2
 800eafe:	4413      	add	r3, r2
 800eb00:	009b      	lsls	r3, r3, #2
 800eb02:	4a12      	ldr	r2, [pc, #72]	@ (800eb4c <prvInitialiseTaskLists+0x60>)
 800eb04:	4413      	add	r3, r2
 800eb06:	4618      	mov	r0, r3
 800eb08:	f7fe fa80 	bl	800d00c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	3301      	adds	r3, #1
 800eb10:	607b      	str	r3, [r7, #4]
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2b37      	cmp	r3, #55	@ 0x37
 800eb16:	d9ef      	bls.n	800eaf8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800eb18:	480d      	ldr	r0, [pc, #52]	@ (800eb50 <prvInitialiseTaskLists+0x64>)
 800eb1a:	f7fe fa77 	bl	800d00c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800eb1e:	480d      	ldr	r0, [pc, #52]	@ (800eb54 <prvInitialiseTaskLists+0x68>)
 800eb20:	f7fe fa74 	bl	800d00c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800eb24:	480c      	ldr	r0, [pc, #48]	@ (800eb58 <prvInitialiseTaskLists+0x6c>)
 800eb26:	f7fe fa71 	bl	800d00c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800eb2a:	480c      	ldr	r0, [pc, #48]	@ (800eb5c <prvInitialiseTaskLists+0x70>)
 800eb2c:	f7fe fa6e 	bl	800d00c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800eb30:	480b      	ldr	r0, [pc, #44]	@ (800eb60 <prvInitialiseTaskLists+0x74>)
 800eb32:	f7fe fa6b 	bl	800d00c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800eb36:	4b0b      	ldr	r3, [pc, #44]	@ (800eb64 <prvInitialiseTaskLists+0x78>)
 800eb38:	4a05      	ldr	r2, [pc, #20]	@ (800eb50 <prvInitialiseTaskLists+0x64>)
 800eb3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800eb3c:	4b0a      	ldr	r3, [pc, #40]	@ (800eb68 <prvInitialiseTaskLists+0x7c>)
 800eb3e:	4a05      	ldr	r2, [pc, #20]	@ (800eb54 <prvInitialiseTaskLists+0x68>)
 800eb40:	601a      	str	r2, [r3, #0]
}
 800eb42:	bf00      	nop
 800eb44:	3708      	adds	r7, #8
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	24002050 	.word	0x24002050
 800eb50:	240024b0 	.word	0x240024b0
 800eb54:	240024c4 	.word	0x240024c4
 800eb58:	240024e0 	.word	0x240024e0
 800eb5c:	240024f4 	.word	0x240024f4
 800eb60:	2400250c 	.word	0x2400250c
 800eb64:	240024d8 	.word	0x240024d8
 800eb68:	240024dc 	.word	0x240024dc

0800eb6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b082      	sub	sp, #8
 800eb70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eb72:	e019      	b.n	800eba8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800eb74:	f001 f900 	bl	800fd78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb78:	4b10      	ldr	r3, [pc, #64]	@ (800ebbc <prvCheckTasksWaitingTermination+0x50>)
 800eb7a:	68db      	ldr	r3, [r3, #12]
 800eb7c:	68db      	ldr	r3, [r3, #12]
 800eb7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	3304      	adds	r3, #4
 800eb84:	4618      	mov	r0, r3
 800eb86:	f7fe facb 	bl	800d120 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800eb8a:	4b0d      	ldr	r3, [pc, #52]	@ (800ebc0 <prvCheckTasksWaitingTermination+0x54>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	3b01      	subs	r3, #1
 800eb90:	4a0b      	ldr	r2, [pc, #44]	@ (800ebc0 <prvCheckTasksWaitingTermination+0x54>)
 800eb92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800eb94:	4b0b      	ldr	r3, [pc, #44]	@ (800ebc4 <prvCheckTasksWaitingTermination+0x58>)
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	3b01      	subs	r3, #1
 800eb9a:	4a0a      	ldr	r2, [pc, #40]	@ (800ebc4 <prvCheckTasksWaitingTermination+0x58>)
 800eb9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800eb9e:	f001 f91d 	bl	800fddc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800eba2:	6878      	ldr	r0, [r7, #4]
 800eba4:	f000 f810 	bl	800ebc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eba8:	4b06      	ldr	r3, [pc, #24]	@ (800ebc4 <prvCheckTasksWaitingTermination+0x58>)
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d1e1      	bne.n	800eb74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ebb0:	bf00      	nop
 800ebb2:	bf00      	nop
 800ebb4:	3708      	adds	r7, #8
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}
 800ebba:	bf00      	nop
 800ebbc:	240024f4 	.word	0x240024f4
 800ebc0:	24002520 	.word	0x24002520
 800ebc4:	24002508 	.word	0x24002508

0800ebc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b084      	sub	sp, #16
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	3354      	adds	r3, #84	@ 0x54
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	f004 ff57 	bl	8013a88 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d108      	bne.n	800ebf6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f001 fab5 	bl	8010158 <vPortFree>
				vPortFree( pxTCB );
 800ebee:	6878      	ldr	r0, [r7, #4]
 800ebf0:	f001 fab2 	bl	8010158 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ebf4:	e019      	b.n	800ec2a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ebfc:	2b01      	cmp	r3, #1
 800ebfe:	d103      	bne.n	800ec08 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	f001 faa9 	bl	8010158 <vPortFree>
	}
 800ec06:	e010      	b.n	800ec2a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ec0e:	2b02      	cmp	r3, #2
 800ec10:	d00b      	beq.n	800ec2a <prvDeleteTCB+0x62>
	__asm volatile
 800ec12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec16:	f383 8811 	msr	BASEPRI, r3
 800ec1a:	f3bf 8f6f 	isb	sy
 800ec1e:	f3bf 8f4f 	dsb	sy
 800ec22:	60fb      	str	r3, [r7, #12]
}
 800ec24:	bf00      	nop
 800ec26:	bf00      	nop
 800ec28:	e7fd      	b.n	800ec26 <prvDeleteTCB+0x5e>
	}
 800ec2a:	bf00      	nop
 800ec2c:	3710      	adds	r7, #16
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}
	...

0800ec34 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ec34:	b480      	push	{r7}
 800ec36:	b083      	sub	sp, #12
 800ec38:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ec3a:	4b0c      	ldr	r3, [pc, #48]	@ (800ec6c <prvResetNextTaskUnblockTime+0x38>)
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d104      	bne.n	800ec4e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ec44:	4b0a      	ldr	r3, [pc, #40]	@ (800ec70 <prvResetNextTaskUnblockTime+0x3c>)
 800ec46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ec4a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ec4c:	e008      	b.n	800ec60 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec4e:	4b07      	ldr	r3, [pc, #28]	@ (800ec6c <prvResetNextTaskUnblockTime+0x38>)
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	68db      	ldr	r3, [r3, #12]
 800ec54:	68db      	ldr	r3, [r3, #12]
 800ec56:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	685b      	ldr	r3, [r3, #4]
 800ec5c:	4a04      	ldr	r2, [pc, #16]	@ (800ec70 <prvResetNextTaskUnblockTime+0x3c>)
 800ec5e:	6013      	str	r3, [r2, #0]
}
 800ec60:	bf00      	nop
 800ec62:	370c      	adds	r7, #12
 800ec64:	46bd      	mov	sp, r7
 800ec66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6a:	4770      	bx	lr
 800ec6c:	240024d8 	.word	0x240024d8
 800ec70:	24002540 	.word	0x24002540

0800ec74 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800ec74:	b480      	push	{r7}
 800ec76:	b083      	sub	sp, #12
 800ec78:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800ec7a:	4b05      	ldr	r3, [pc, #20]	@ (800ec90 <xTaskGetCurrentTaskHandle+0x1c>)
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800ec80:	687b      	ldr	r3, [r7, #4]
	}
 800ec82:	4618      	mov	r0, r3
 800ec84:	370c      	adds	r7, #12
 800ec86:	46bd      	mov	sp, r7
 800ec88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8c:	4770      	bx	lr
 800ec8e:	bf00      	nop
 800ec90:	2400204c 	.word	0x2400204c

0800ec94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ec94:	b480      	push	{r7}
 800ec96:	b083      	sub	sp, #12
 800ec98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ec9a:	4b0b      	ldr	r3, [pc, #44]	@ (800ecc8 <xTaskGetSchedulerState+0x34>)
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d102      	bne.n	800eca8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800eca2:	2301      	movs	r3, #1
 800eca4:	607b      	str	r3, [r7, #4]
 800eca6:	e008      	b.n	800ecba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eca8:	4b08      	ldr	r3, [pc, #32]	@ (800eccc <xTaskGetSchedulerState+0x38>)
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d102      	bne.n	800ecb6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ecb0:	2302      	movs	r3, #2
 800ecb2:	607b      	str	r3, [r7, #4]
 800ecb4:	e001      	b.n	800ecba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ecba:	687b      	ldr	r3, [r7, #4]
	}
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	370c      	adds	r7, #12
 800ecc0:	46bd      	mov	sp, r7
 800ecc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc6:	4770      	bx	lr
 800ecc8:	2400252c 	.word	0x2400252c
 800eccc:	24002548 	.word	0x24002548

0800ecd0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b084      	sub	sp, #16
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ecdc:	2300      	movs	r3, #0
 800ecde:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d051      	beq.n	800ed8a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ece6:	68bb      	ldr	r3, [r7, #8]
 800ece8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ecea:	4b2a      	ldr	r3, [pc, #168]	@ (800ed94 <xTaskPriorityInherit+0xc4>)
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecf0:	429a      	cmp	r2, r3
 800ecf2:	d241      	bcs.n	800ed78 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ecf4:	68bb      	ldr	r3, [r7, #8]
 800ecf6:	699b      	ldr	r3, [r3, #24]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	db06      	blt.n	800ed0a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ecfc:	4b25      	ldr	r3, [pc, #148]	@ (800ed94 <xTaskPriorityInherit+0xc4>)
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed02:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ed06:	68bb      	ldr	r3, [r7, #8]
 800ed08:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ed0a:	68bb      	ldr	r3, [r7, #8]
 800ed0c:	6959      	ldr	r1, [r3, #20]
 800ed0e:	68bb      	ldr	r3, [r7, #8]
 800ed10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed12:	4613      	mov	r3, r2
 800ed14:	009b      	lsls	r3, r3, #2
 800ed16:	4413      	add	r3, r2
 800ed18:	009b      	lsls	r3, r3, #2
 800ed1a:	4a1f      	ldr	r2, [pc, #124]	@ (800ed98 <xTaskPriorityInherit+0xc8>)
 800ed1c:	4413      	add	r3, r2
 800ed1e:	4299      	cmp	r1, r3
 800ed20:	d122      	bne.n	800ed68 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ed22:	68bb      	ldr	r3, [r7, #8]
 800ed24:	3304      	adds	r3, #4
 800ed26:	4618      	mov	r0, r3
 800ed28:	f7fe f9fa 	bl	800d120 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ed2c:	4b19      	ldr	r3, [pc, #100]	@ (800ed94 <xTaskPriorityInherit+0xc4>)
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed32:	68bb      	ldr	r3, [r7, #8]
 800ed34:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ed36:	68bb      	ldr	r3, [r7, #8]
 800ed38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed3a:	4b18      	ldr	r3, [pc, #96]	@ (800ed9c <xTaskPriorityInherit+0xcc>)
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	429a      	cmp	r2, r3
 800ed40:	d903      	bls.n	800ed4a <xTaskPriorityInherit+0x7a>
 800ed42:	68bb      	ldr	r3, [r7, #8]
 800ed44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed46:	4a15      	ldr	r2, [pc, #84]	@ (800ed9c <xTaskPriorityInherit+0xcc>)
 800ed48:	6013      	str	r3, [r2, #0]
 800ed4a:	68bb      	ldr	r3, [r7, #8]
 800ed4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed4e:	4613      	mov	r3, r2
 800ed50:	009b      	lsls	r3, r3, #2
 800ed52:	4413      	add	r3, r2
 800ed54:	009b      	lsls	r3, r3, #2
 800ed56:	4a10      	ldr	r2, [pc, #64]	@ (800ed98 <xTaskPriorityInherit+0xc8>)
 800ed58:	441a      	add	r2, r3
 800ed5a:	68bb      	ldr	r3, [r7, #8]
 800ed5c:	3304      	adds	r3, #4
 800ed5e:	4619      	mov	r1, r3
 800ed60:	4610      	mov	r0, r2
 800ed62:	f7fe f980 	bl	800d066 <vListInsertEnd>
 800ed66:	e004      	b.n	800ed72 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ed68:	4b0a      	ldr	r3, [pc, #40]	@ (800ed94 <xTaskPriorityInherit+0xc4>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed6e:	68bb      	ldr	r3, [r7, #8]
 800ed70:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ed72:	2301      	movs	r3, #1
 800ed74:	60fb      	str	r3, [r7, #12]
 800ed76:	e008      	b.n	800ed8a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ed78:	68bb      	ldr	r3, [r7, #8]
 800ed7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ed7c:	4b05      	ldr	r3, [pc, #20]	@ (800ed94 <xTaskPriorityInherit+0xc4>)
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed82:	429a      	cmp	r2, r3
 800ed84:	d201      	bcs.n	800ed8a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ed86:	2301      	movs	r3, #1
 800ed88:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ed8a:	68fb      	ldr	r3, [r7, #12]
	}
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	3710      	adds	r7, #16
 800ed90:	46bd      	mov	sp, r7
 800ed92:	bd80      	pop	{r7, pc}
 800ed94:	2400204c 	.word	0x2400204c
 800ed98:	24002050 	.word	0x24002050
 800ed9c:	24002528 	.word	0x24002528

0800eda0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800eda0:	b580      	push	{r7, lr}
 800eda2:	b086      	sub	sp, #24
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800edac:	2300      	movs	r3, #0
 800edae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d058      	beq.n	800ee68 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800edb6:	4b2f      	ldr	r3, [pc, #188]	@ (800ee74 <xTaskPriorityDisinherit+0xd4>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	693a      	ldr	r2, [r7, #16]
 800edbc:	429a      	cmp	r2, r3
 800edbe:	d00b      	beq.n	800edd8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800edc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edc4:	f383 8811 	msr	BASEPRI, r3
 800edc8:	f3bf 8f6f 	isb	sy
 800edcc:	f3bf 8f4f 	dsb	sy
 800edd0:	60fb      	str	r3, [r7, #12]
}
 800edd2:	bf00      	nop
 800edd4:	bf00      	nop
 800edd6:	e7fd      	b.n	800edd4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800edd8:	693b      	ldr	r3, [r7, #16]
 800edda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d10b      	bne.n	800edf8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ede0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ede4:	f383 8811 	msr	BASEPRI, r3
 800ede8:	f3bf 8f6f 	isb	sy
 800edec:	f3bf 8f4f 	dsb	sy
 800edf0:	60bb      	str	r3, [r7, #8]
}
 800edf2:	bf00      	nop
 800edf4:	bf00      	nop
 800edf6:	e7fd      	b.n	800edf4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800edf8:	693b      	ldr	r3, [r7, #16]
 800edfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800edfc:	1e5a      	subs	r2, r3, #1
 800edfe:	693b      	ldr	r3, [r7, #16]
 800ee00:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ee02:	693b      	ldr	r3, [r7, #16]
 800ee04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee06:	693b      	ldr	r3, [r7, #16]
 800ee08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ee0a:	429a      	cmp	r2, r3
 800ee0c:	d02c      	beq.n	800ee68 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ee0e:	693b      	ldr	r3, [r7, #16]
 800ee10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d128      	bne.n	800ee68 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ee16:	693b      	ldr	r3, [r7, #16]
 800ee18:	3304      	adds	r3, #4
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f7fe f980 	bl	800d120 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ee20:	693b      	ldr	r3, [r7, #16]
 800ee22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ee24:	693b      	ldr	r3, [r7, #16]
 800ee26:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ee28:	693b      	ldr	r3, [r7, #16]
 800ee2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee2c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ee30:	693b      	ldr	r3, [r7, #16]
 800ee32:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ee34:	693b      	ldr	r3, [r7, #16]
 800ee36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee38:	4b0f      	ldr	r3, [pc, #60]	@ (800ee78 <xTaskPriorityDisinherit+0xd8>)
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	429a      	cmp	r2, r3
 800ee3e:	d903      	bls.n	800ee48 <xTaskPriorityDisinherit+0xa8>
 800ee40:	693b      	ldr	r3, [r7, #16]
 800ee42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee44:	4a0c      	ldr	r2, [pc, #48]	@ (800ee78 <xTaskPriorityDisinherit+0xd8>)
 800ee46:	6013      	str	r3, [r2, #0]
 800ee48:	693b      	ldr	r3, [r7, #16]
 800ee4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee4c:	4613      	mov	r3, r2
 800ee4e:	009b      	lsls	r3, r3, #2
 800ee50:	4413      	add	r3, r2
 800ee52:	009b      	lsls	r3, r3, #2
 800ee54:	4a09      	ldr	r2, [pc, #36]	@ (800ee7c <xTaskPriorityDisinherit+0xdc>)
 800ee56:	441a      	add	r2, r3
 800ee58:	693b      	ldr	r3, [r7, #16]
 800ee5a:	3304      	adds	r3, #4
 800ee5c:	4619      	mov	r1, r3
 800ee5e:	4610      	mov	r0, r2
 800ee60:	f7fe f901 	bl	800d066 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ee64:	2301      	movs	r3, #1
 800ee66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ee68:	697b      	ldr	r3, [r7, #20]
	}
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	3718      	adds	r7, #24
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	bd80      	pop	{r7, pc}
 800ee72:	bf00      	nop
 800ee74:	2400204c 	.word	0x2400204c
 800ee78:	24002528 	.word	0x24002528
 800ee7c:	24002050 	.word	0x24002050

0800ee80 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ee80:	b580      	push	{r7, lr}
 800ee82:	b088      	sub	sp, #32
 800ee84:	af00      	add	r7, sp, #0
 800ee86:	6078      	str	r0, [r7, #4]
 800ee88:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ee8e:	2301      	movs	r3, #1
 800ee90:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d06c      	beq.n	800ef72 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ee98:	69bb      	ldr	r3, [r7, #24]
 800ee9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d10b      	bne.n	800eeb8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800eea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eea4:	f383 8811 	msr	BASEPRI, r3
 800eea8:	f3bf 8f6f 	isb	sy
 800eeac:	f3bf 8f4f 	dsb	sy
 800eeb0:	60fb      	str	r3, [r7, #12]
}
 800eeb2:	bf00      	nop
 800eeb4:	bf00      	nop
 800eeb6:	e7fd      	b.n	800eeb4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800eeb8:	69bb      	ldr	r3, [r7, #24]
 800eeba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eebc:	683a      	ldr	r2, [r7, #0]
 800eebe:	429a      	cmp	r2, r3
 800eec0:	d902      	bls.n	800eec8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800eec2:	683b      	ldr	r3, [r7, #0]
 800eec4:	61fb      	str	r3, [r7, #28]
 800eec6:	e002      	b.n	800eece <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800eec8:	69bb      	ldr	r3, [r7, #24]
 800eeca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eecc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800eece:	69bb      	ldr	r3, [r7, #24]
 800eed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eed2:	69fa      	ldr	r2, [r7, #28]
 800eed4:	429a      	cmp	r2, r3
 800eed6:	d04c      	beq.n	800ef72 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800eed8:	69bb      	ldr	r3, [r7, #24]
 800eeda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eedc:	697a      	ldr	r2, [r7, #20]
 800eede:	429a      	cmp	r2, r3
 800eee0:	d147      	bne.n	800ef72 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800eee2:	4b26      	ldr	r3, [pc, #152]	@ (800ef7c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	69ba      	ldr	r2, [r7, #24]
 800eee8:	429a      	cmp	r2, r3
 800eeea:	d10b      	bne.n	800ef04 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800eeec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eef0:	f383 8811 	msr	BASEPRI, r3
 800eef4:	f3bf 8f6f 	isb	sy
 800eef8:	f3bf 8f4f 	dsb	sy
 800eefc:	60bb      	str	r3, [r7, #8]
}
 800eefe:	bf00      	nop
 800ef00:	bf00      	nop
 800ef02:	e7fd      	b.n	800ef00 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ef04:	69bb      	ldr	r3, [r7, #24]
 800ef06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef08:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ef0a:	69bb      	ldr	r3, [r7, #24]
 800ef0c:	69fa      	ldr	r2, [r7, #28]
 800ef0e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ef10:	69bb      	ldr	r3, [r7, #24]
 800ef12:	699b      	ldr	r3, [r3, #24]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	db04      	blt.n	800ef22 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef18:	69fb      	ldr	r3, [r7, #28]
 800ef1a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ef1e:	69bb      	ldr	r3, [r7, #24]
 800ef20:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ef22:	69bb      	ldr	r3, [r7, #24]
 800ef24:	6959      	ldr	r1, [r3, #20]
 800ef26:	693a      	ldr	r2, [r7, #16]
 800ef28:	4613      	mov	r3, r2
 800ef2a:	009b      	lsls	r3, r3, #2
 800ef2c:	4413      	add	r3, r2
 800ef2e:	009b      	lsls	r3, r3, #2
 800ef30:	4a13      	ldr	r2, [pc, #76]	@ (800ef80 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ef32:	4413      	add	r3, r2
 800ef34:	4299      	cmp	r1, r3
 800ef36:	d11c      	bne.n	800ef72 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef38:	69bb      	ldr	r3, [r7, #24]
 800ef3a:	3304      	adds	r3, #4
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	f7fe f8ef 	bl	800d120 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ef42:	69bb      	ldr	r3, [r7, #24]
 800ef44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef46:	4b0f      	ldr	r3, [pc, #60]	@ (800ef84 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	429a      	cmp	r2, r3
 800ef4c:	d903      	bls.n	800ef56 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800ef4e:	69bb      	ldr	r3, [r7, #24]
 800ef50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef52:	4a0c      	ldr	r2, [pc, #48]	@ (800ef84 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ef54:	6013      	str	r3, [r2, #0]
 800ef56:	69bb      	ldr	r3, [r7, #24]
 800ef58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef5a:	4613      	mov	r3, r2
 800ef5c:	009b      	lsls	r3, r3, #2
 800ef5e:	4413      	add	r3, r2
 800ef60:	009b      	lsls	r3, r3, #2
 800ef62:	4a07      	ldr	r2, [pc, #28]	@ (800ef80 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ef64:	441a      	add	r2, r3
 800ef66:	69bb      	ldr	r3, [r7, #24]
 800ef68:	3304      	adds	r3, #4
 800ef6a:	4619      	mov	r1, r3
 800ef6c:	4610      	mov	r0, r2
 800ef6e:	f7fe f87a 	bl	800d066 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ef72:	bf00      	nop
 800ef74:	3720      	adds	r7, #32
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}
 800ef7a:	bf00      	nop
 800ef7c:	2400204c 	.word	0x2400204c
 800ef80:	24002050 	.word	0x24002050
 800ef84:	24002528 	.word	0x24002528

0800ef88 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ef88:	b480      	push	{r7}
 800ef8a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ef8c:	4b07      	ldr	r3, [pc, #28]	@ (800efac <pvTaskIncrementMutexHeldCount+0x24>)
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d004      	beq.n	800ef9e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ef94:	4b05      	ldr	r3, [pc, #20]	@ (800efac <pvTaskIncrementMutexHeldCount+0x24>)
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ef9a:	3201      	adds	r2, #1
 800ef9c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800ef9e:	4b03      	ldr	r3, [pc, #12]	@ (800efac <pvTaskIncrementMutexHeldCount+0x24>)
 800efa0:	681b      	ldr	r3, [r3, #0]
	}
 800efa2:	4618      	mov	r0, r3
 800efa4:	46bd      	mov	sp, r7
 800efa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efaa:	4770      	bx	lr
 800efac:	2400204c 	.word	0x2400204c

0800efb0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800efb0:	b580      	push	{r7, lr}
 800efb2:	b086      	sub	sp, #24
 800efb4:	af00      	add	r7, sp, #0
 800efb6:	60f8      	str	r0, [r7, #12]
 800efb8:	60b9      	str	r1, [r7, #8]
 800efba:	607a      	str	r2, [r7, #4]
 800efbc:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800efbe:	f000 fedb 	bl	800fd78 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800efc2:	4b29      	ldr	r3, [pc, #164]	@ (800f068 <xTaskNotifyWait+0xb8>)
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800efca:	b2db      	uxtb	r3, r3
 800efcc:	2b02      	cmp	r3, #2
 800efce:	d01c      	beq.n	800f00a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800efd0:	4b25      	ldr	r3, [pc, #148]	@ (800f068 <xTaskNotifyWait+0xb8>)
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800efd8:	68fa      	ldr	r2, [r7, #12]
 800efda:	43d2      	mvns	r2, r2
 800efdc:	400a      	ands	r2, r1
 800efde:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800efe2:	4b21      	ldr	r3, [pc, #132]	@ (800f068 <xTaskNotifyWait+0xb8>)
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	2201      	movs	r2, #1
 800efe8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800efec:	683b      	ldr	r3, [r7, #0]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d00b      	beq.n	800f00a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800eff2:	2101      	movs	r1, #1
 800eff4:	6838      	ldr	r0, [r7, #0]
 800eff6:	f000 f9e3 	bl	800f3c0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800effa:	4b1c      	ldr	r3, [pc, #112]	@ (800f06c <xTaskNotifyWait+0xbc>)
 800effc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f000:	601a      	str	r2, [r3, #0]
 800f002:	f3bf 8f4f 	dsb	sy
 800f006:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800f00a:	f000 fee7 	bl	800fddc <vPortExitCritical>

		taskENTER_CRITICAL();
 800f00e:	f000 feb3 	bl	800fd78 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	2b00      	cmp	r3, #0
 800f016:	d005      	beq.n	800f024 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800f018:	4b13      	ldr	r3, [pc, #76]	@ (800f068 <xTaskNotifyWait+0xb8>)
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800f024:	4b10      	ldr	r3, [pc, #64]	@ (800f068 <xTaskNotifyWait+0xb8>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800f02c:	b2db      	uxtb	r3, r3
 800f02e:	2b02      	cmp	r3, #2
 800f030:	d002      	beq.n	800f038 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800f032:	2300      	movs	r3, #0
 800f034:	617b      	str	r3, [r7, #20]
 800f036:	e00a      	b.n	800f04e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800f038:	4b0b      	ldr	r3, [pc, #44]	@ (800f068 <xTaskNotifyWait+0xb8>)
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800f040:	68ba      	ldr	r2, [r7, #8]
 800f042:	43d2      	mvns	r2, r2
 800f044:	400a      	ands	r2, r1
 800f046:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800f04a:	2301      	movs	r3, #1
 800f04c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f04e:	4b06      	ldr	r3, [pc, #24]	@ (800f068 <xTaskNotifyWait+0xb8>)
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	2200      	movs	r2, #0
 800f054:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800f058:	f000 fec0 	bl	800fddc <vPortExitCritical>

		return xReturn;
 800f05c:	697b      	ldr	r3, [r7, #20]
	}
 800f05e:	4618      	mov	r0, r3
 800f060:	3718      	adds	r7, #24
 800f062:	46bd      	mov	sp, r7
 800f064:	bd80      	pop	{r7, pc}
 800f066:	bf00      	nop
 800f068:	2400204c 	.word	0x2400204c
 800f06c:	e000ed04 	.word	0xe000ed04

0800f070 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800f070:	b580      	push	{r7, lr}
 800f072:	b08a      	sub	sp, #40	@ 0x28
 800f074:	af00      	add	r7, sp, #0
 800f076:	60f8      	str	r0, [r7, #12]
 800f078:	60b9      	str	r1, [r7, #8]
 800f07a:	603b      	str	r3, [r7, #0]
 800f07c:	4613      	mov	r3, r2
 800f07e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800f080:	2301      	movs	r3, #1
 800f082:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d10b      	bne.n	800f0a2 <xTaskGenericNotify+0x32>
	__asm volatile
 800f08a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f08e:	f383 8811 	msr	BASEPRI, r3
 800f092:	f3bf 8f6f 	isb	sy
 800f096:	f3bf 8f4f 	dsb	sy
 800f09a:	61bb      	str	r3, [r7, #24]
}
 800f09c:	bf00      	nop
 800f09e:	bf00      	nop
 800f0a0:	e7fd      	b.n	800f09e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800f0a6:	f000 fe67 	bl	800fd78 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d004      	beq.n	800f0ba <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800f0b0:	6a3b      	ldr	r3, [r7, #32]
 800f0b2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800f0ba:	6a3b      	ldr	r3, [r7, #32]
 800f0bc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800f0c0:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800f0c2:	6a3b      	ldr	r3, [r7, #32]
 800f0c4:	2202      	movs	r2, #2
 800f0c6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800f0ca:	79fb      	ldrb	r3, [r7, #7]
 800f0cc:	2b04      	cmp	r3, #4
 800f0ce:	d82e      	bhi.n	800f12e <xTaskGenericNotify+0xbe>
 800f0d0:	a201      	add	r2, pc, #4	@ (adr r2, 800f0d8 <xTaskGenericNotify+0x68>)
 800f0d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0d6:	bf00      	nop
 800f0d8:	0800f153 	.word	0x0800f153
 800f0dc:	0800f0ed 	.word	0x0800f0ed
 800f0e0:	0800f0ff 	.word	0x0800f0ff
 800f0e4:	0800f10f 	.word	0x0800f10f
 800f0e8:	0800f119 	.word	0x0800f119
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800f0ec:	6a3b      	ldr	r3, [r7, #32]
 800f0ee:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f0f2:	68bb      	ldr	r3, [r7, #8]
 800f0f4:	431a      	orrs	r2, r3
 800f0f6:	6a3b      	ldr	r3, [r7, #32]
 800f0f8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f0fc:	e02c      	b.n	800f158 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800f0fe:	6a3b      	ldr	r3, [r7, #32]
 800f100:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f104:	1c5a      	adds	r2, r3, #1
 800f106:	6a3b      	ldr	r3, [r7, #32]
 800f108:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f10c:	e024      	b.n	800f158 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800f10e:	6a3b      	ldr	r3, [r7, #32]
 800f110:	68ba      	ldr	r2, [r7, #8]
 800f112:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f116:	e01f      	b.n	800f158 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800f118:	7ffb      	ldrb	r3, [r7, #31]
 800f11a:	2b02      	cmp	r3, #2
 800f11c:	d004      	beq.n	800f128 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800f11e:	6a3b      	ldr	r3, [r7, #32]
 800f120:	68ba      	ldr	r2, [r7, #8]
 800f122:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800f126:	e017      	b.n	800f158 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800f128:	2300      	movs	r3, #0
 800f12a:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800f12c:	e014      	b.n	800f158 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800f12e:	6a3b      	ldr	r3, [r7, #32]
 800f130:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f134:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f138:	d00d      	beq.n	800f156 <xTaskGenericNotify+0xe6>
	__asm volatile
 800f13a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f13e:	f383 8811 	msr	BASEPRI, r3
 800f142:	f3bf 8f6f 	isb	sy
 800f146:	f3bf 8f4f 	dsb	sy
 800f14a:	617b      	str	r3, [r7, #20]
}
 800f14c:	bf00      	nop
 800f14e:	bf00      	nop
 800f150:	e7fd      	b.n	800f14e <xTaskGenericNotify+0xde>
					break;
 800f152:	bf00      	nop
 800f154:	e000      	b.n	800f158 <xTaskGenericNotify+0xe8>

					break;
 800f156:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800f158:	7ffb      	ldrb	r3, [r7, #31]
 800f15a:	2b01      	cmp	r3, #1
 800f15c:	d13b      	bne.n	800f1d6 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f15e:	6a3b      	ldr	r3, [r7, #32]
 800f160:	3304      	adds	r3, #4
 800f162:	4618      	mov	r0, r3
 800f164:	f7fd ffdc 	bl	800d120 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800f168:	6a3b      	ldr	r3, [r7, #32]
 800f16a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f16c:	4b1d      	ldr	r3, [pc, #116]	@ (800f1e4 <xTaskGenericNotify+0x174>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	429a      	cmp	r2, r3
 800f172:	d903      	bls.n	800f17c <xTaskGenericNotify+0x10c>
 800f174:	6a3b      	ldr	r3, [r7, #32]
 800f176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f178:	4a1a      	ldr	r2, [pc, #104]	@ (800f1e4 <xTaskGenericNotify+0x174>)
 800f17a:	6013      	str	r3, [r2, #0]
 800f17c:	6a3b      	ldr	r3, [r7, #32]
 800f17e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f180:	4613      	mov	r3, r2
 800f182:	009b      	lsls	r3, r3, #2
 800f184:	4413      	add	r3, r2
 800f186:	009b      	lsls	r3, r3, #2
 800f188:	4a17      	ldr	r2, [pc, #92]	@ (800f1e8 <xTaskGenericNotify+0x178>)
 800f18a:	441a      	add	r2, r3
 800f18c:	6a3b      	ldr	r3, [r7, #32]
 800f18e:	3304      	adds	r3, #4
 800f190:	4619      	mov	r1, r3
 800f192:	4610      	mov	r0, r2
 800f194:	f7fd ff67 	bl	800d066 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800f198:	6a3b      	ldr	r3, [r7, #32]
 800f19a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d00b      	beq.n	800f1b8 <xTaskGenericNotify+0x148>
	__asm volatile
 800f1a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1a4:	f383 8811 	msr	BASEPRI, r3
 800f1a8:	f3bf 8f6f 	isb	sy
 800f1ac:	f3bf 8f4f 	dsb	sy
 800f1b0:	613b      	str	r3, [r7, #16]
}
 800f1b2:	bf00      	nop
 800f1b4:	bf00      	nop
 800f1b6:	e7fd      	b.n	800f1b4 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f1b8:	6a3b      	ldr	r3, [r7, #32]
 800f1ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f1bc:	4b0b      	ldr	r3, [pc, #44]	@ (800f1ec <xTaskGenericNotify+0x17c>)
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1c2:	429a      	cmp	r2, r3
 800f1c4:	d907      	bls.n	800f1d6 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800f1c6:	4b0a      	ldr	r3, [pc, #40]	@ (800f1f0 <xTaskGenericNotify+0x180>)
 800f1c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f1cc:	601a      	str	r2, [r3, #0]
 800f1ce:	f3bf 8f4f 	dsb	sy
 800f1d2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800f1d6:	f000 fe01 	bl	800fddc <vPortExitCritical>

		return xReturn;
 800f1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800f1dc:	4618      	mov	r0, r3
 800f1de:	3728      	adds	r7, #40	@ 0x28
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	bd80      	pop	{r7, pc}
 800f1e4:	24002528 	.word	0x24002528
 800f1e8:	24002050 	.word	0x24002050
 800f1ec:	2400204c 	.word	0x2400204c
 800f1f0:	e000ed04 	.word	0xe000ed04

0800f1f4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800f1f4:	b580      	push	{r7, lr}
 800f1f6:	b08e      	sub	sp, #56	@ 0x38
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	60f8      	str	r0, [r7, #12]
 800f1fc:	60b9      	str	r1, [r7, #8]
 800f1fe:	603b      	str	r3, [r7, #0]
 800f200:	4613      	mov	r3, r2
 800f202:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800f204:	2301      	movs	r3, #1
 800f206:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d10b      	bne.n	800f226 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800f20e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f212:	f383 8811 	msr	BASEPRI, r3
 800f216:	f3bf 8f6f 	isb	sy
 800f21a:	f3bf 8f4f 	dsb	sy
 800f21e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f220:	bf00      	nop
 800f222:	bf00      	nop
 800f224:	e7fd      	b.n	800f222 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f226:	f000 fe87 	bl	800ff38 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800f22e:	f3ef 8211 	mrs	r2, BASEPRI
 800f232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f236:	f383 8811 	msr	BASEPRI, r3
 800f23a:	f3bf 8f6f 	isb	sy
 800f23e:	f3bf 8f4f 	dsb	sy
 800f242:	623a      	str	r2, [r7, #32]
 800f244:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800f246:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f248:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d004      	beq.n	800f25a <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800f250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f252:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f256:	683b      	ldr	r3, [r7, #0]
 800f258:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800f25a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f25c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800f260:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800f264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f266:	2202      	movs	r2, #2
 800f268:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800f26c:	79fb      	ldrb	r3, [r7, #7]
 800f26e:	2b04      	cmp	r3, #4
 800f270:	d82e      	bhi.n	800f2d0 <xTaskGenericNotifyFromISR+0xdc>
 800f272:	a201      	add	r2, pc, #4	@ (adr r2, 800f278 <xTaskGenericNotifyFromISR+0x84>)
 800f274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f278:	0800f2f5 	.word	0x0800f2f5
 800f27c:	0800f28d 	.word	0x0800f28d
 800f280:	0800f29f 	.word	0x0800f29f
 800f284:	0800f2af 	.word	0x0800f2af
 800f288:	0800f2b9 	.word	0x0800f2b9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800f28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f28e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f292:	68bb      	ldr	r3, [r7, #8]
 800f294:	431a      	orrs	r2, r3
 800f296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f298:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f29c:	e02d      	b.n	800f2fa <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800f29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f2a4:	1c5a      	adds	r2, r3, #1
 800f2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2a8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f2ac:	e025      	b.n	800f2fa <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800f2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2b0:	68ba      	ldr	r2, [r7, #8]
 800f2b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800f2b6:	e020      	b.n	800f2fa <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800f2b8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f2bc:	2b02      	cmp	r3, #2
 800f2be:	d004      	beq.n	800f2ca <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800f2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2c2:	68ba      	ldr	r2, [r7, #8]
 800f2c4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800f2c8:	e017      	b.n	800f2fa <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800f2ce:	e014      	b.n	800f2fa <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800f2d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f2d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f2da:	d00d      	beq.n	800f2f8 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800f2dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2e0:	f383 8811 	msr	BASEPRI, r3
 800f2e4:	f3bf 8f6f 	isb	sy
 800f2e8:	f3bf 8f4f 	dsb	sy
 800f2ec:	61bb      	str	r3, [r7, #24]
}
 800f2ee:	bf00      	nop
 800f2f0:	bf00      	nop
 800f2f2:	e7fd      	b.n	800f2f0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800f2f4:	bf00      	nop
 800f2f6:	e000      	b.n	800f2fa <xTaskGenericNotifyFromISR+0x106>
					break;
 800f2f8:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800f2fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f2fe:	2b01      	cmp	r3, #1
 800f300:	d147      	bne.n	800f392 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800f302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f306:	2b00      	cmp	r3, #0
 800f308:	d00b      	beq.n	800f322 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800f30a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f30e:	f383 8811 	msr	BASEPRI, r3
 800f312:	f3bf 8f6f 	isb	sy
 800f316:	f3bf 8f4f 	dsb	sy
 800f31a:	617b      	str	r3, [r7, #20]
}
 800f31c:	bf00      	nop
 800f31e:	bf00      	nop
 800f320:	e7fd      	b.n	800f31e <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f322:	4b21      	ldr	r3, [pc, #132]	@ (800f3a8 <xTaskGenericNotifyFromISR+0x1b4>)
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d11d      	bne.n	800f366 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f32c:	3304      	adds	r3, #4
 800f32e:	4618      	mov	r0, r3
 800f330:	f7fd fef6 	bl	800d120 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f338:	4b1c      	ldr	r3, [pc, #112]	@ (800f3ac <xTaskGenericNotifyFromISR+0x1b8>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	429a      	cmp	r2, r3
 800f33e:	d903      	bls.n	800f348 <xTaskGenericNotifyFromISR+0x154>
 800f340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f344:	4a19      	ldr	r2, [pc, #100]	@ (800f3ac <xTaskGenericNotifyFromISR+0x1b8>)
 800f346:	6013      	str	r3, [r2, #0]
 800f348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f34a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f34c:	4613      	mov	r3, r2
 800f34e:	009b      	lsls	r3, r3, #2
 800f350:	4413      	add	r3, r2
 800f352:	009b      	lsls	r3, r3, #2
 800f354:	4a16      	ldr	r2, [pc, #88]	@ (800f3b0 <xTaskGenericNotifyFromISR+0x1bc>)
 800f356:	441a      	add	r2, r3
 800f358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f35a:	3304      	adds	r3, #4
 800f35c:	4619      	mov	r1, r3
 800f35e:	4610      	mov	r0, r2
 800f360:	f7fd fe81 	bl	800d066 <vListInsertEnd>
 800f364:	e005      	b.n	800f372 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800f366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f368:	3318      	adds	r3, #24
 800f36a:	4619      	mov	r1, r3
 800f36c:	4811      	ldr	r0, [pc, #68]	@ (800f3b4 <xTaskGenericNotifyFromISR+0x1c0>)
 800f36e:	f7fd fe7a 	bl	800d066 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f376:	4b10      	ldr	r3, [pc, #64]	@ (800f3b8 <xTaskGenericNotifyFromISR+0x1c4>)
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f37c:	429a      	cmp	r2, r3
 800f37e:	d908      	bls.n	800f392 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800f380:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f382:	2b00      	cmp	r3, #0
 800f384:	d002      	beq.n	800f38c <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800f386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f388:	2201      	movs	r2, #1
 800f38a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800f38c:	4b0b      	ldr	r3, [pc, #44]	@ (800f3bc <xTaskGenericNotifyFromISR+0x1c8>)
 800f38e:	2201      	movs	r2, #1
 800f390:	601a      	str	r2, [r3, #0]
 800f392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f394:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f396:	693b      	ldr	r3, [r7, #16]
 800f398:	f383 8811 	msr	BASEPRI, r3
}
 800f39c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800f39e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	3738      	adds	r7, #56	@ 0x38
 800f3a4:	46bd      	mov	sp, r7
 800f3a6:	bd80      	pop	{r7, pc}
 800f3a8:	24002548 	.word	0x24002548
 800f3ac:	24002528 	.word	0x24002528
 800f3b0:	24002050 	.word	0x24002050
 800f3b4:	240024e0 	.word	0x240024e0
 800f3b8:	2400204c 	.word	0x2400204c
 800f3bc:	24002534 	.word	0x24002534

0800f3c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	b084      	sub	sp, #16
 800f3c4:	af00      	add	r7, sp, #0
 800f3c6:	6078      	str	r0, [r7, #4]
 800f3c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f3ca:	4b21      	ldr	r3, [pc, #132]	@ (800f450 <prvAddCurrentTaskToDelayedList+0x90>)
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f3d0:	4b20      	ldr	r3, [pc, #128]	@ (800f454 <prvAddCurrentTaskToDelayedList+0x94>)
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	3304      	adds	r3, #4
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	f7fd fea2 	bl	800d120 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f3e2:	d10a      	bne.n	800f3fa <prvAddCurrentTaskToDelayedList+0x3a>
 800f3e4:	683b      	ldr	r3, [r7, #0]
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d007      	beq.n	800f3fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f3ea:	4b1a      	ldr	r3, [pc, #104]	@ (800f454 <prvAddCurrentTaskToDelayedList+0x94>)
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	3304      	adds	r3, #4
 800f3f0:	4619      	mov	r1, r3
 800f3f2:	4819      	ldr	r0, [pc, #100]	@ (800f458 <prvAddCurrentTaskToDelayedList+0x98>)
 800f3f4:	f7fd fe37 	bl	800d066 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f3f8:	e026      	b.n	800f448 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f3fa:	68fa      	ldr	r2, [r7, #12]
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	4413      	add	r3, r2
 800f400:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f402:	4b14      	ldr	r3, [pc, #80]	@ (800f454 <prvAddCurrentTaskToDelayedList+0x94>)
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	68ba      	ldr	r2, [r7, #8]
 800f408:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f40a:	68ba      	ldr	r2, [r7, #8]
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	429a      	cmp	r2, r3
 800f410:	d209      	bcs.n	800f426 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f412:	4b12      	ldr	r3, [pc, #72]	@ (800f45c <prvAddCurrentTaskToDelayedList+0x9c>)
 800f414:	681a      	ldr	r2, [r3, #0]
 800f416:	4b0f      	ldr	r3, [pc, #60]	@ (800f454 <prvAddCurrentTaskToDelayedList+0x94>)
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	3304      	adds	r3, #4
 800f41c:	4619      	mov	r1, r3
 800f41e:	4610      	mov	r0, r2
 800f420:	f7fd fe45 	bl	800d0ae <vListInsert>
}
 800f424:	e010      	b.n	800f448 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f426:	4b0e      	ldr	r3, [pc, #56]	@ (800f460 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f428:	681a      	ldr	r2, [r3, #0]
 800f42a:	4b0a      	ldr	r3, [pc, #40]	@ (800f454 <prvAddCurrentTaskToDelayedList+0x94>)
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	3304      	adds	r3, #4
 800f430:	4619      	mov	r1, r3
 800f432:	4610      	mov	r0, r2
 800f434:	f7fd fe3b 	bl	800d0ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f438:	4b0a      	ldr	r3, [pc, #40]	@ (800f464 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	68ba      	ldr	r2, [r7, #8]
 800f43e:	429a      	cmp	r2, r3
 800f440:	d202      	bcs.n	800f448 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f442:	4a08      	ldr	r2, [pc, #32]	@ (800f464 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f444:	68bb      	ldr	r3, [r7, #8]
 800f446:	6013      	str	r3, [r2, #0]
}
 800f448:	bf00      	nop
 800f44a:	3710      	adds	r7, #16
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}
 800f450:	24002524 	.word	0x24002524
 800f454:	2400204c 	.word	0x2400204c
 800f458:	2400250c 	.word	0x2400250c
 800f45c:	240024dc 	.word	0x240024dc
 800f460:	240024d8 	.word	0x240024d8
 800f464:	24002540 	.word	0x24002540

0800f468 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f468:	b580      	push	{r7, lr}
 800f46a:	b08a      	sub	sp, #40	@ 0x28
 800f46c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f46e:	2300      	movs	r3, #0
 800f470:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f472:	f000 fb13 	bl	800fa9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f476:	4b1d      	ldr	r3, [pc, #116]	@ (800f4ec <xTimerCreateTimerTask+0x84>)
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d021      	beq.n	800f4c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f47e:	2300      	movs	r3, #0
 800f480:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f482:	2300      	movs	r3, #0
 800f484:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f486:	1d3a      	adds	r2, r7, #4
 800f488:	f107 0108 	add.w	r1, r7, #8
 800f48c:	f107 030c 	add.w	r3, r7, #12
 800f490:	4618      	mov	r0, r3
 800f492:	f7fd fda1 	bl	800cfd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f496:	6879      	ldr	r1, [r7, #4]
 800f498:	68bb      	ldr	r3, [r7, #8]
 800f49a:	68fa      	ldr	r2, [r7, #12]
 800f49c:	9202      	str	r2, [sp, #8]
 800f49e:	9301      	str	r3, [sp, #4]
 800f4a0:	2302      	movs	r3, #2
 800f4a2:	9300      	str	r3, [sp, #0]
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	460a      	mov	r2, r1
 800f4a8:	4911      	ldr	r1, [pc, #68]	@ (800f4f0 <xTimerCreateTimerTask+0x88>)
 800f4aa:	4812      	ldr	r0, [pc, #72]	@ (800f4f4 <xTimerCreateTimerTask+0x8c>)
 800f4ac:	f7fe fd78 	bl	800dfa0 <xTaskCreateStatic>
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	4a11      	ldr	r2, [pc, #68]	@ (800f4f8 <xTimerCreateTimerTask+0x90>)
 800f4b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f4b6:	4b10      	ldr	r3, [pc, #64]	@ (800f4f8 <xTimerCreateTimerTask+0x90>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d001      	beq.n	800f4c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f4be:	2301      	movs	r3, #1
 800f4c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f4c2:	697b      	ldr	r3, [r7, #20]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d10b      	bne.n	800f4e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f4c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4cc:	f383 8811 	msr	BASEPRI, r3
 800f4d0:	f3bf 8f6f 	isb	sy
 800f4d4:	f3bf 8f4f 	dsb	sy
 800f4d8:	613b      	str	r3, [r7, #16]
}
 800f4da:	bf00      	nop
 800f4dc:	bf00      	nop
 800f4de:	e7fd      	b.n	800f4dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f4e0:	697b      	ldr	r3, [r7, #20]
}
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	3718      	adds	r7, #24
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd80      	pop	{r7, pc}
 800f4ea:	bf00      	nop
 800f4ec:	2400257c 	.word	0x2400257c
 800f4f0:	08013fa4 	.word	0x08013fa4
 800f4f4:	0800f635 	.word	0x0800f635
 800f4f8:	24002580 	.word	0x24002580

0800f4fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f4fc:	b580      	push	{r7, lr}
 800f4fe:	b08a      	sub	sp, #40	@ 0x28
 800f500:	af00      	add	r7, sp, #0
 800f502:	60f8      	str	r0, [r7, #12]
 800f504:	60b9      	str	r1, [r7, #8]
 800f506:	607a      	str	r2, [r7, #4]
 800f508:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f50a:	2300      	movs	r3, #0
 800f50c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d10b      	bne.n	800f52c <xTimerGenericCommand+0x30>
	__asm volatile
 800f514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f518:	f383 8811 	msr	BASEPRI, r3
 800f51c:	f3bf 8f6f 	isb	sy
 800f520:	f3bf 8f4f 	dsb	sy
 800f524:	623b      	str	r3, [r7, #32]
}
 800f526:	bf00      	nop
 800f528:	bf00      	nop
 800f52a:	e7fd      	b.n	800f528 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f52c:	4b19      	ldr	r3, [pc, #100]	@ (800f594 <xTimerGenericCommand+0x98>)
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	2b00      	cmp	r3, #0
 800f532:	d02a      	beq.n	800f58a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f534:	68bb      	ldr	r3, [r7, #8]
 800f536:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f540:	68bb      	ldr	r3, [r7, #8]
 800f542:	2b05      	cmp	r3, #5
 800f544:	dc18      	bgt.n	800f578 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f546:	f7ff fba5 	bl	800ec94 <xTaskGetSchedulerState>
 800f54a:	4603      	mov	r3, r0
 800f54c:	2b02      	cmp	r3, #2
 800f54e:	d109      	bne.n	800f564 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f550:	4b10      	ldr	r3, [pc, #64]	@ (800f594 <xTimerGenericCommand+0x98>)
 800f552:	6818      	ldr	r0, [r3, #0]
 800f554:	f107 0110 	add.w	r1, r7, #16
 800f558:	2300      	movs	r3, #0
 800f55a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f55c:	f7fe f808 	bl	800d570 <xQueueGenericSend>
 800f560:	6278      	str	r0, [r7, #36]	@ 0x24
 800f562:	e012      	b.n	800f58a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f564:	4b0b      	ldr	r3, [pc, #44]	@ (800f594 <xTimerGenericCommand+0x98>)
 800f566:	6818      	ldr	r0, [r3, #0]
 800f568:	f107 0110 	add.w	r1, r7, #16
 800f56c:	2300      	movs	r3, #0
 800f56e:	2200      	movs	r2, #0
 800f570:	f7fd fffe 	bl	800d570 <xQueueGenericSend>
 800f574:	6278      	str	r0, [r7, #36]	@ 0x24
 800f576:	e008      	b.n	800f58a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f578:	4b06      	ldr	r3, [pc, #24]	@ (800f594 <xTimerGenericCommand+0x98>)
 800f57a:	6818      	ldr	r0, [r3, #0]
 800f57c:	f107 0110 	add.w	r1, r7, #16
 800f580:	2300      	movs	r3, #0
 800f582:	683a      	ldr	r2, [r7, #0]
 800f584:	f7fe f8f6 	bl	800d774 <xQueueGenericSendFromISR>
 800f588:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f58c:	4618      	mov	r0, r3
 800f58e:	3728      	adds	r7, #40	@ 0x28
 800f590:	46bd      	mov	sp, r7
 800f592:	bd80      	pop	{r7, pc}
 800f594:	2400257c 	.word	0x2400257c

0800f598 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b088      	sub	sp, #32
 800f59c:	af02      	add	r7, sp, #8
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f5a2:	4b23      	ldr	r3, [pc, #140]	@ (800f630 <prvProcessExpiredTimer+0x98>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	68db      	ldr	r3, [r3, #12]
 800f5a8:	68db      	ldr	r3, [r3, #12]
 800f5aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f5ac:	697b      	ldr	r3, [r7, #20]
 800f5ae:	3304      	adds	r3, #4
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f7fd fdb5 	bl	800d120 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f5b6:	697b      	ldr	r3, [r7, #20]
 800f5b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f5bc:	f003 0304 	and.w	r3, r3, #4
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d023      	beq.n	800f60c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f5c4:	697b      	ldr	r3, [r7, #20]
 800f5c6:	699a      	ldr	r2, [r3, #24]
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	18d1      	adds	r1, r2, r3
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	683a      	ldr	r2, [r7, #0]
 800f5d0:	6978      	ldr	r0, [r7, #20]
 800f5d2:	f000 f8d5 	bl	800f780 <prvInsertTimerInActiveList>
 800f5d6:	4603      	mov	r3, r0
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d020      	beq.n	800f61e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f5dc:	2300      	movs	r3, #0
 800f5de:	9300      	str	r3, [sp, #0]
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	687a      	ldr	r2, [r7, #4]
 800f5e4:	2100      	movs	r1, #0
 800f5e6:	6978      	ldr	r0, [r7, #20]
 800f5e8:	f7ff ff88 	bl	800f4fc <xTimerGenericCommand>
 800f5ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f5ee:	693b      	ldr	r3, [r7, #16]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d114      	bne.n	800f61e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f5f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5f8:	f383 8811 	msr	BASEPRI, r3
 800f5fc:	f3bf 8f6f 	isb	sy
 800f600:	f3bf 8f4f 	dsb	sy
 800f604:	60fb      	str	r3, [r7, #12]
}
 800f606:	bf00      	nop
 800f608:	bf00      	nop
 800f60a:	e7fd      	b.n	800f608 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f60c:	697b      	ldr	r3, [r7, #20]
 800f60e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f612:	f023 0301 	bic.w	r3, r3, #1
 800f616:	b2da      	uxtb	r2, r3
 800f618:	697b      	ldr	r3, [r7, #20]
 800f61a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	6a1b      	ldr	r3, [r3, #32]
 800f622:	6978      	ldr	r0, [r7, #20]
 800f624:	4798      	blx	r3
}
 800f626:	bf00      	nop
 800f628:	3718      	adds	r7, #24
 800f62a:	46bd      	mov	sp, r7
 800f62c:	bd80      	pop	{r7, pc}
 800f62e:	bf00      	nop
 800f630:	24002574 	.word	0x24002574

0800f634 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f634:	b580      	push	{r7, lr}
 800f636:	b084      	sub	sp, #16
 800f638:	af00      	add	r7, sp, #0
 800f63a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f63c:	f107 0308 	add.w	r3, r7, #8
 800f640:	4618      	mov	r0, r3
 800f642:	f000 f859 	bl	800f6f8 <prvGetNextExpireTime>
 800f646:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	4619      	mov	r1, r3
 800f64c:	68f8      	ldr	r0, [r7, #12]
 800f64e:	f000 f805 	bl	800f65c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f652:	f000 f8d7 	bl	800f804 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f656:	bf00      	nop
 800f658:	e7f0      	b.n	800f63c <prvTimerTask+0x8>
	...

0800f65c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b084      	sub	sp, #16
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
 800f664:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f666:	f7fe feff 	bl	800e468 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f66a:	f107 0308 	add.w	r3, r7, #8
 800f66e:	4618      	mov	r0, r3
 800f670:	f000 f866 	bl	800f740 <prvSampleTimeNow>
 800f674:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f676:	68bb      	ldr	r3, [r7, #8]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d130      	bne.n	800f6de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f67c:	683b      	ldr	r3, [r7, #0]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d10a      	bne.n	800f698 <prvProcessTimerOrBlockTask+0x3c>
 800f682:	687a      	ldr	r2, [r7, #4]
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	429a      	cmp	r2, r3
 800f688:	d806      	bhi.n	800f698 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f68a:	f7fe fefb 	bl	800e484 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f68e:	68f9      	ldr	r1, [r7, #12]
 800f690:	6878      	ldr	r0, [r7, #4]
 800f692:	f7ff ff81 	bl	800f598 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f696:	e024      	b.n	800f6e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f698:	683b      	ldr	r3, [r7, #0]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d008      	beq.n	800f6b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f69e:	4b13      	ldr	r3, [pc, #76]	@ (800f6ec <prvProcessTimerOrBlockTask+0x90>)
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d101      	bne.n	800f6ac <prvProcessTimerOrBlockTask+0x50>
 800f6a8:	2301      	movs	r3, #1
 800f6aa:	e000      	b.n	800f6ae <prvProcessTimerOrBlockTask+0x52>
 800f6ac:	2300      	movs	r3, #0
 800f6ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f6b0:	4b0f      	ldr	r3, [pc, #60]	@ (800f6f0 <prvProcessTimerOrBlockTask+0x94>)
 800f6b2:	6818      	ldr	r0, [r3, #0]
 800f6b4:	687a      	ldr	r2, [r7, #4]
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	1ad3      	subs	r3, r2, r3
 800f6ba:	683a      	ldr	r2, [r7, #0]
 800f6bc:	4619      	mov	r1, r3
 800f6be:	f7fe fc3b 	bl	800df38 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f6c2:	f7fe fedf 	bl	800e484 <xTaskResumeAll>
 800f6c6:	4603      	mov	r3, r0
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d10a      	bne.n	800f6e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f6cc:	4b09      	ldr	r3, [pc, #36]	@ (800f6f4 <prvProcessTimerOrBlockTask+0x98>)
 800f6ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6d2:	601a      	str	r2, [r3, #0]
 800f6d4:	f3bf 8f4f 	dsb	sy
 800f6d8:	f3bf 8f6f 	isb	sy
}
 800f6dc:	e001      	b.n	800f6e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f6de:	f7fe fed1 	bl	800e484 <xTaskResumeAll>
}
 800f6e2:	bf00      	nop
 800f6e4:	3710      	adds	r7, #16
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	bd80      	pop	{r7, pc}
 800f6ea:	bf00      	nop
 800f6ec:	24002578 	.word	0x24002578
 800f6f0:	2400257c 	.word	0x2400257c
 800f6f4:	e000ed04 	.word	0xe000ed04

0800f6f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f6f8:	b480      	push	{r7}
 800f6fa:	b085      	sub	sp, #20
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f700:	4b0e      	ldr	r3, [pc, #56]	@ (800f73c <prvGetNextExpireTime+0x44>)
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	2b00      	cmp	r3, #0
 800f708:	d101      	bne.n	800f70e <prvGetNextExpireTime+0x16>
 800f70a:	2201      	movs	r2, #1
 800f70c:	e000      	b.n	800f710 <prvGetNextExpireTime+0x18>
 800f70e:	2200      	movs	r2, #0
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d105      	bne.n	800f728 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f71c:	4b07      	ldr	r3, [pc, #28]	@ (800f73c <prvGetNextExpireTime+0x44>)
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	68db      	ldr	r3, [r3, #12]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	60fb      	str	r3, [r7, #12]
 800f726:	e001      	b.n	800f72c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f728:	2300      	movs	r3, #0
 800f72a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f72c:	68fb      	ldr	r3, [r7, #12]
}
 800f72e:	4618      	mov	r0, r3
 800f730:	3714      	adds	r7, #20
 800f732:	46bd      	mov	sp, r7
 800f734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f738:	4770      	bx	lr
 800f73a:	bf00      	nop
 800f73c:	24002574 	.word	0x24002574

0800f740 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f740:	b580      	push	{r7, lr}
 800f742:	b084      	sub	sp, #16
 800f744:	af00      	add	r7, sp, #0
 800f746:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f748:	f7fe ff3a 	bl	800e5c0 <xTaskGetTickCount>
 800f74c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f74e:	4b0b      	ldr	r3, [pc, #44]	@ (800f77c <prvSampleTimeNow+0x3c>)
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	68fa      	ldr	r2, [r7, #12]
 800f754:	429a      	cmp	r2, r3
 800f756:	d205      	bcs.n	800f764 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f758:	f000 f93a 	bl	800f9d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	2201      	movs	r2, #1
 800f760:	601a      	str	r2, [r3, #0]
 800f762:	e002      	b.n	800f76a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	2200      	movs	r2, #0
 800f768:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f76a:	4a04      	ldr	r2, [pc, #16]	@ (800f77c <prvSampleTimeNow+0x3c>)
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f770:	68fb      	ldr	r3, [r7, #12]
}
 800f772:	4618      	mov	r0, r3
 800f774:	3710      	adds	r7, #16
 800f776:	46bd      	mov	sp, r7
 800f778:	bd80      	pop	{r7, pc}
 800f77a:	bf00      	nop
 800f77c:	24002584 	.word	0x24002584

0800f780 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f780:	b580      	push	{r7, lr}
 800f782:	b086      	sub	sp, #24
 800f784:	af00      	add	r7, sp, #0
 800f786:	60f8      	str	r0, [r7, #12]
 800f788:	60b9      	str	r1, [r7, #8]
 800f78a:	607a      	str	r2, [r7, #4]
 800f78c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f78e:	2300      	movs	r3, #0
 800f790:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	68ba      	ldr	r2, [r7, #8]
 800f796:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	68fa      	ldr	r2, [r7, #12]
 800f79c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f79e:	68ba      	ldr	r2, [r7, #8]
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	429a      	cmp	r2, r3
 800f7a4:	d812      	bhi.n	800f7cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f7a6:	687a      	ldr	r2, [r7, #4]
 800f7a8:	683b      	ldr	r3, [r7, #0]
 800f7aa:	1ad2      	subs	r2, r2, r3
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	699b      	ldr	r3, [r3, #24]
 800f7b0:	429a      	cmp	r2, r3
 800f7b2:	d302      	bcc.n	800f7ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f7b4:	2301      	movs	r3, #1
 800f7b6:	617b      	str	r3, [r7, #20]
 800f7b8:	e01b      	b.n	800f7f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f7ba:	4b10      	ldr	r3, [pc, #64]	@ (800f7fc <prvInsertTimerInActiveList+0x7c>)
 800f7bc:	681a      	ldr	r2, [r3, #0]
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	3304      	adds	r3, #4
 800f7c2:	4619      	mov	r1, r3
 800f7c4:	4610      	mov	r0, r2
 800f7c6:	f7fd fc72 	bl	800d0ae <vListInsert>
 800f7ca:	e012      	b.n	800f7f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f7cc:	687a      	ldr	r2, [r7, #4]
 800f7ce:	683b      	ldr	r3, [r7, #0]
 800f7d0:	429a      	cmp	r2, r3
 800f7d2:	d206      	bcs.n	800f7e2 <prvInsertTimerInActiveList+0x62>
 800f7d4:	68ba      	ldr	r2, [r7, #8]
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	429a      	cmp	r2, r3
 800f7da:	d302      	bcc.n	800f7e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f7dc:	2301      	movs	r3, #1
 800f7de:	617b      	str	r3, [r7, #20]
 800f7e0:	e007      	b.n	800f7f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f7e2:	4b07      	ldr	r3, [pc, #28]	@ (800f800 <prvInsertTimerInActiveList+0x80>)
 800f7e4:	681a      	ldr	r2, [r3, #0]
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	3304      	adds	r3, #4
 800f7ea:	4619      	mov	r1, r3
 800f7ec:	4610      	mov	r0, r2
 800f7ee:	f7fd fc5e 	bl	800d0ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f7f2:	697b      	ldr	r3, [r7, #20]
}
 800f7f4:	4618      	mov	r0, r3
 800f7f6:	3718      	adds	r7, #24
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	bd80      	pop	{r7, pc}
 800f7fc:	24002578 	.word	0x24002578
 800f800:	24002574 	.word	0x24002574

0800f804 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f804:	b580      	push	{r7, lr}
 800f806:	b08e      	sub	sp, #56	@ 0x38
 800f808:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f80a:	e0ce      	b.n	800f9aa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	2b00      	cmp	r3, #0
 800f810:	da19      	bge.n	800f846 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f812:	1d3b      	adds	r3, r7, #4
 800f814:	3304      	adds	r3, #4
 800f816:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d10b      	bne.n	800f836 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800f81e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f822:	f383 8811 	msr	BASEPRI, r3
 800f826:	f3bf 8f6f 	isb	sy
 800f82a:	f3bf 8f4f 	dsb	sy
 800f82e:	61fb      	str	r3, [r7, #28]
}
 800f830:	bf00      	nop
 800f832:	bf00      	nop
 800f834:	e7fd      	b.n	800f832 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f83c:	6850      	ldr	r0, [r2, #4]
 800f83e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f840:	6892      	ldr	r2, [r2, #8]
 800f842:	4611      	mov	r1, r2
 800f844:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	2b00      	cmp	r3, #0
 800f84a:	f2c0 80ae 	blt.w	800f9aa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f854:	695b      	ldr	r3, [r3, #20]
 800f856:	2b00      	cmp	r3, #0
 800f858:	d004      	beq.n	800f864 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f85c:	3304      	adds	r3, #4
 800f85e:	4618      	mov	r0, r3
 800f860:	f7fd fc5e 	bl	800d120 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f864:	463b      	mov	r3, r7
 800f866:	4618      	mov	r0, r3
 800f868:	f7ff ff6a 	bl	800f740 <prvSampleTimeNow>
 800f86c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	2b09      	cmp	r3, #9
 800f872:	f200 8097 	bhi.w	800f9a4 <prvProcessReceivedCommands+0x1a0>
 800f876:	a201      	add	r2, pc, #4	@ (adr r2, 800f87c <prvProcessReceivedCommands+0x78>)
 800f878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f87c:	0800f8a5 	.word	0x0800f8a5
 800f880:	0800f8a5 	.word	0x0800f8a5
 800f884:	0800f8a5 	.word	0x0800f8a5
 800f888:	0800f91b 	.word	0x0800f91b
 800f88c:	0800f92f 	.word	0x0800f92f
 800f890:	0800f97b 	.word	0x0800f97b
 800f894:	0800f8a5 	.word	0x0800f8a5
 800f898:	0800f8a5 	.word	0x0800f8a5
 800f89c:	0800f91b 	.word	0x0800f91b
 800f8a0:	0800f92f 	.word	0x0800f92f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f8aa:	f043 0301 	orr.w	r3, r3, #1
 800f8ae:	b2da      	uxtb	r2, r3
 800f8b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f8b6:	68ba      	ldr	r2, [r7, #8]
 800f8b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8ba:	699b      	ldr	r3, [r3, #24]
 800f8bc:	18d1      	adds	r1, r2, r3
 800f8be:	68bb      	ldr	r3, [r7, #8]
 800f8c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f8c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f8c4:	f7ff ff5c 	bl	800f780 <prvInsertTimerInActiveList>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d06c      	beq.n	800f9a8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f8ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8d0:	6a1b      	ldr	r3, [r3, #32]
 800f8d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f8d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f8d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f8dc:	f003 0304 	and.w	r3, r3, #4
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d061      	beq.n	800f9a8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f8e4:	68ba      	ldr	r2, [r7, #8]
 800f8e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8e8:	699b      	ldr	r3, [r3, #24]
 800f8ea:	441a      	add	r2, r3
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	9300      	str	r3, [sp, #0]
 800f8f0:	2300      	movs	r3, #0
 800f8f2:	2100      	movs	r1, #0
 800f8f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f8f6:	f7ff fe01 	bl	800f4fc <xTimerGenericCommand>
 800f8fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f8fc:	6a3b      	ldr	r3, [r7, #32]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d152      	bne.n	800f9a8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800f902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f906:	f383 8811 	msr	BASEPRI, r3
 800f90a:	f3bf 8f6f 	isb	sy
 800f90e:	f3bf 8f4f 	dsb	sy
 800f912:	61bb      	str	r3, [r7, #24]
}
 800f914:	bf00      	nop
 800f916:	bf00      	nop
 800f918:	e7fd      	b.n	800f916 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f91a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f91c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f920:	f023 0301 	bic.w	r3, r3, #1
 800f924:	b2da      	uxtb	r2, r3
 800f926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f928:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f92c:	e03d      	b.n	800f9aa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f92e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f930:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f934:	f043 0301 	orr.w	r3, r3, #1
 800f938:	b2da      	uxtb	r2, r3
 800f93a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f93c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f940:	68ba      	ldr	r2, [r7, #8]
 800f942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f944:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f948:	699b      	ldr	r3, [r3, #24]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d10b      	bne.n	800f966 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800f94e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f952:	f383 8811 	msr	BASEPRI, r3
 800f956:	f3bf 8f6f 	isb	sy
 800f95a:	f3bf 8f4f 	dsb	sy
 800f95e:	617b      	str	r3, [r7, #20]
}
 800f960:	bf00      	nop
 800f962:	bf00      	nop
 800f964:	e7fd      	b.n	800f962 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f968:	699a      	ldr	r2, [r3, #24]
 800f96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f96c:	18d1      	adds	r1, r2, r3
 800f96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f972:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f974:	f7ff ff04 	bl	800f780 <prvInsertTimerInActiveList>
					break;
 800f978:	e017      	b.n	800f9aa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f97c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f980:	f003 0302 	and.w	r3, r3, #2
 800f984:	2b00      	cmp	r3, #0
 800f986:	d103      	bne.n	800f990 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800f988:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f98a:	f000 fbe5 	bl	8010158 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f98e:	e00c      	b.n	800f9aa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f992:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f996:	f023 0301 	bic.w	r3, r3, #1
 800f99a:	b2da      	uxtb	r2, r3
 800f99c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f99e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f9a2:	e002      	b.n	800f9aa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800f9a4:	bf00      	nop
 800f9a6:	e000      	b.n	800f9aa <prvProcessReceivedCommands+0x1a6>
					break;
 800f9a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f9aa:	4b08      	ldr	r3, [pc, #32]	@ (800f9cc <prvProcessReceivedCommands+0x1c8>)
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	1d39      	adds	r1, r7, #4
 800f9b0:	2200      	movs	r2, #0
 800f9b2:	4618      	mov	r0, r3
 800f9b4:	f7fd ff7c 	bl	800d8b0 <xQueueReceive>
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	f47f af26 	bne.w	800f80c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f9c0:	bf00      	nop
 800f9c2:	bf00      	nop
 800f9c4:	3730      	adds	r7, #48	@ 0x30
 800f9c6:	46bd      	mov	sp, r7
 800f9c8:	bd80      	pop	{r7, pc}
 800f9ca:	bf00      	nop
 800f9cc:	2400257c 	.word	0x2400257c

0800f9d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b088      	sub	sp, #32
 800f9d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f9d6:	e049      	b.n	800fa6c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f9d8:	4b2e      	ldr	r3, [pc, #184]	@ (800fa94 <prvSwitchTimerLists+0xc4>)
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	68db      	ldr	r3, [r3, #12]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f9e2:	4b2c      	ldr	r3, [pc, #176]	@ (800fa94 <prvSwitchTimerLists+0xc4>)
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	68db      	ldr	r3, [r3, #12]
 800f9e8:	68db      	ldr	r3, [r3, #12]
 800f9ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	3304      	adds	r3, #4
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	f7fd fb95 	bl	800d120 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	6a1b      	ldr	r3, [r3, #32]
 800f9fa:	68f8      	ldr	r0, [r7, #12]
 800f9fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fa04:	f003 0304 	and.w	r3, r3, #4
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d02f      	beq.n	800fa6c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	699b      	ldr	r3, [r3, #24]
 800fa10:	693a      	ldr	r2, [r7, #16]
 800fa12:	4413      	add	r3, r2
 800fa14:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800fa16:	68ba      	ldr	r2, [r7, #8]
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	429a      	cmp	r2, r3
 800fa1c:	d90e      	bls.n	800fa3c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	68ba      	ldr	r2, [r7, #8]
 800fa22:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	68fa      	ldr	r2, [r7, #12]
 800fa28:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fa2a:	4b1a      	ldr	r3, [pc, #104]	@ (800fa94 <prvSwitchTimerLists+0xc4>)
 800fa2c:	681a      	ldr	r2, [r3, #0]
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	3304      	adds	r3, #4
 800fa32:	4619      	mov	r1, r3
 800fa34:	4610      	mov	r0, r2
 800fa36:	f7fd fb3a 	bl	800d0ae <vListInsert>
 800fa3a:	e017      	b.n	800fa6c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fa3c:	2300      	movs	r3, #0
 800fa3e:	9300      	str	r3, [sp, #0]
 800fa40:	2300      	movs	r3, #0
 800fa42:	693a      	ldr	r2, [r7, #16]
 800fa44:	2100      	movs	r1, #0
 800fa46:	68f8      	ldr	r0, [r7, #12]
 800fa48:	f7ff fd58 	bl	800f4fc <xTimerGenericCommand>
 800fa4c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d10b      	bne.n	800fa6c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800fa54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa58:	f383 8811 	msr	BASEPRI, r3
 800fa5c:	f3bf 8f6f 	isb	sy
 800fa60:	f3bf 8f4f 	dsb	sy
 800fa64:	603b      	str	r3, [r7, #0]
}
 800fa66:	bf00      	nop
 800fa68:	bf00      	nop
 800fa6a:	e7fd      	b.n	800fa68 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fa6c:	4b09      	ldr	r3, [pc, #36]	@ (800fa94 <prvSwitchTimerLists+0xc4>)
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d1b0      	bne.n	800f9d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800fa76:	4b07      	ldr	r3, [pc, #28]	@ (800fa94 <prvSwitchTimerLists+0xc4>)
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800fa7c:	4b06      	ldr	r3, [pc, #24]	@ (800fa98 <prvSwitchTimerLists+0xc8>)
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	4a04      	ldr	r2, [pc, #16]	@ (800fa94 <prvSwitchTimerLists+0xc4>)
 800fa82:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800fa84:	4a04      	ldr	r2, [pc, #16]	@ (800fa98 <prvSwitchTimerLists+0xc8>)
 800fa86:	697b      	ldr	r3, [r7, #20]
 800fa88:	6013      	str	r3, [r2, #0]
}
 800fa8a:	bf00      	nop
 800fa8c:	3718      	adds	r7, #24
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	bd80      	pop	{r7, pc}
 800fa92:	bf00      	nop
 800fa94:	24002574 	.word	0x24002574
 800fa98:	24002578 	.word	0x24002578

0800fa9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b082      	sub	sp, #8
 800faa0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800faa2:	f000 f969 	bl	800fd78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800faa6:	4b15      	ldr	r3, [pc, #84]	@ (800fafc <prvCheckForValidListAndQueue+0x60>)
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d120      	bne.n	800faf0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800faae:	4814      	ldr	r0, [pc, #80]	@ (800fb00 <prvCheckForValidListAndQueue+0x64>)
 800fab0:	f7fd faac 	bl	800d00c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800fab4:	4813      	ldr	r0, [pc, #76]	@ (800fb04 <prvCheckForValidListAndQueue+0x68>)
 800fab6:	f7fd faa9 	bl	800d00c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800faba:	4b13      	ldr	r3, [pc, #76]	@ (800fb08 <prvCheckForValidListAndQueue+0x6c>)
 800fabc:	4a10      	ldr	r2, [pc, #64]	@ (800fb00 <prvCheckForValidListAndQueue+0x64>)
 800fabe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800fac0:	4b12      	ldr	r3, [pc, #72]	@ (800fb0c <prvCheckForValidListAndQueue+0x70>)
 800fac2:	4a10      	ldr	r2, [pc, #64]	@ (800fb04 <prvCheckForValidListAndQueue+0x68>)
 800fac4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800fac6:	2300      	movs	r3, #0
 800fac8:	9300      	str	r3, [sp, #0]
 800faca:	4b11      	ldr	r3, [pc, #68]	@ (800fb10 <prvCheckForValidListAndQueue+0x74>)
 800facc:	4a11      	ldr	r2, [pc, #68]	@ (800fb14 <prvCheckForValidListAndQueue+0x78>)
 800face:	2110      	movs	r1, #16
 800fad0:	200a      	movs	r0, #10
 800fad2:	f7fd fbb9 	bl	800d248 <xQueueGenericCreateStatic>
 800fad6:	4603      	mov	r3, r0
 800fad8:	4a08      	ldr	r2, [pc, #32]	@ (800fafc <prvCheckForValidListAndQueue+0x60>)
 800fada:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800fadc:	4b07      	ldr	r3, [pc, #28]	@ (800fafc <prvCheckForValidListAndQueue+0x60>)
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d005      	beq.n	800faf0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800fae4:	4b05      	ldr	r3, [pc, #20]	@ (800fafc <prvCheckForValidListAndQueue+0x60>)
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	490b      	ldr	r1, [pc, #44]	@ (800fb18 <prvCheckForValidListAndQueue+0x7c>)
 800faea:	4618      	mov	r0, r3
 800faec:	f7fe f9fa 	bl	800dee4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800faf0:	f000 f974 	bl	800fddc <vPortExitCritical>
}
 800faf4:	bf00      	nop
 800faf6:	46bd      	mov	sp, r7
 800faf8:	bd80      	pop	{r7, pc}
 800fafa:	bf00      	nop
 800fafc:	2400257c 	.word	0x2400257c
 800fb00:	2400254c 	.word	0x2400254c
 800fb04:	24002560 	.word	0x24002560
 800fb08:	24002574 	.word	0x24002574
 800fb0c:	24002578 	.word	0x24002578
 800fb10:	24002628 	.word	0x24002628
 800fb14:	24002588 	.word	0x24002588
 800fb18:	08013fac 	.word	0x08013fac

0800fb1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800fb1c:	b480      	push	{r7}
 800fb1e:	b085      	sub	sp, #20
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	60f8      	str	r0, [r7, #12]
 800fb24:	60b9      	str	r1, [r7, #8]
 800fb26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	3b04      	subs	r3, #4
 800fb2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800fb34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	3b04      	subs	r3, #4
 800fb3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800fb3c:	68bb      	ldr	r3, [r7, #8]
 800fb3e:	f023 0201 	bic.w	r2, r3, #1
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	3b04      	subs	r3, #4
 800fb4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800fb4c:	4a0c      	ldr	r2, [pc, #48]	@ (800fb80 <pxPortInitialiseStack+0x64>)
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	3b14      	subs	r3, #20
 800fb56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800fb58:	687a      	ldr	r2, [r7, #4]
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	3b04      	subs	r3, #4
 800fb62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	f06f 0202 	mvn.w	r2, #2
 800fb6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	3b20      	subs	r3, #32
 800fb70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800fb72:	68fb      	ldr	r3, [r7, #12]
}
 800fb74:	4618      	mov	r0, r3
 800fb76:	3714      	adds	r7, #20
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7e:	4770      	bx	lr
 800fb80:	0800fb85 	.word	0x0800fb85

0800fb84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800fb84:	b480      	push	{r7}
 800fb86:	b085      	sub	sp, #20
 800fb88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800fb8e:	4b13      	ldr	r3, [pc, #76]	@ (800fbdc <prvTaskExitError+0x58>)
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fb96:	d00b      	beq.n	800fbb0 <prvTaskExitError+0x2c>
	__asm volatile
 800fb98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb9c:	f383 8811 	msr	BASEPRI, r3
 800fba0:	f3bf 8f6f 	isb	sy
 800fba4:	f3bf 8f4f 	dsb	sy
 800fba8:	60fb      	str	r3, [r7, #12]
}
 800fbaa:	bf00      	nop
 800fbac:	bf00      	nop
 800fbae:	e7fd      	b.n	800fbac <prvTaskExitError+0x28>
	__asm volatile
 800fbb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbb4:	f383 8811 	msr	BASEPRI, r3
 800fbb8:	f3bf 8f6f 	isb	sy
 800fbbc:	f3bf 8f4f 	dsb	sy
 800fbc0:	60bb      	str	r3, [r7, #8]
}
 800fbc2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800fbc4:	bf00      	nop
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d0fc      	beq.n	800fbc6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800fbcc:	bf00      	nop
 800fbce:	bf00      	nop
 800fbd0:	3714      	adds	r7, #20
 800fbd2:	46bd      	mov	sp, r7
 800fbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd8:	4770      	bx	lr
 800fbda:	bf00      	nop
 800fbdc:	24000010 	.word	0x24000010

0800fbe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fbe0:	4b07      	ldr	r3, [pc, #28]	@ (800fc00 <pxCurrentTCBConst2>)
 800fbe2:	6819      	ldr	r1, [r3, #0]
 800fbe4:	6808      	ldr	r0, [r1, #0]
 800fbe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbea:	f380 8809 	msr	PSP, r0
 800fbee:	f3bf 8f6f 	isb	sy
 800fbf2:	f04f 0000 	mov.w	r0, #0
 800fbf6:	f380 8811 	msr	BASEPRI, r0
 800fbfa:	4770      	bx	lr
 800fbfc:	f3af 8000 	nop.w

0800fc00 <pxCurrentTCBConst2>:
 800fc00:	2400204c 	.word	0x2400204c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800fc04:	bf00      	nop
 800fc06:	bf00      	nop

0800fc08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800fc08:	4808      	ldr	r0, [pc, #32]	@ (800fc2c <prvPortStartFirstTask+0x24>)
 800fc0a:	6800      	ldr	r0, [r0, #0]
 800fc0c:	6800      	ldr	r0, [r0, #0]
 800fc0e:	f380 8808 	msr	MSP, r0
 800fc12:	f04f 0000 	mov.w	r0, #0
 800fc16:	f380 8814 	msr	CONTROL, r0
 800fc1a:	b662      	cpsie	i
 800fc1c:	b661      	cpsie	f
 800fc1e:	f3bf 8f4f 	dsb	sy
 800fc22:	f3bf 8f6f 	isb	sy
 800fc26:	df00      	svc	0
 800fc28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800fc2a:	bf00      	nop
 800fc2c:	e000ed08 	.word	0xe000ed08

0800fc30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b086      	sub	sp, #24
 800fc34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800fc36:	4b47      	ldr	r3, [pc, #284]	@ (800fd54 <xPortStartScheduler+0x124>)
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	4a47      	ldr	r2, [pc, #284]	@ (800fd58 <xPortStartScheduler+0x128>)
 800fc3c:	4293      	cmp	r3, r2
 800fc3e:	d10b      	bne.n	800fc58 <xPortStartScheduler+0x28>
	__asm volatile
 800fc40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc44:	f383 8811 	msr	BASEPRI, r3
 800fc48:	f3bf 8f6f 	isb	sy
 800fc4c:	f3bf 8f4f 	dsb	sy
 800fc50:	613b      	str	r3, [r7, #16]
}
 800fc52:	bf00      	nop
 800fc54:	bf00      	nop
 800fc56:	e7fd      	b.n	800fc54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800fc58:	4b3e      	ldr	r3, [pc, #248]	@ (800fd54 <xPortStartScheduler+0x124>)
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	4a3f      	ldr	r2, [pc, #252]	@ (800fd5c <xPortStartScheduler+0x12c>)
 800fc5e:	4293      	cmp	r3, r2
 800fc60:	d10b      	bne.n	800fc7a <xPortStartScheduler+0x4a>
	__asm volatile
 800fc62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc66:	f383 8811 	msr	BASEPRI, r3
 800fc6a:	f3bf 8f6f 	isb	sy
 800fc6e:	f3bf 8f4f 	dsb	sy
 800fc72:	60fb      	str	r3, [r7, #12]
}
 800fc74:	bf00      	nop
 800fc76:	bf00      	nop
 800fc78:	e7fd      	b.n	800fc76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fc7a:	4b39      	ldr	r3, [pc, #228]	@ (800fd60 <xPortStartScheduler+0x130>)
 800fc7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fc7e:	697b      	ldr	r3, [r7, #20]
 800fc80:	781b      	ldrb	r3, [r3, #0]
 800fc82:	b2db      	uxtb	r3, r3
 800fc84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fc86:	697b      	ldr	r3, [r7, #20]
 800fc88:	22ff      	movs	r2, #255	@ 0xff
 800fc8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fc8c:	697b      	ldr	r3, [r7, #20]
 800fc8e:	781b      	ldrb	r3, [r3, #0]
 800fc90:	b2db      	uxtb	r3, r3
 800fc92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fc94:	78fb      	ldrb	r3, [r7, #3]
 800fc96:	b2db      	uxtb	r3, r3
 800fc98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800fc9c:	b2da      	uxtb	r2, r3
 800fc9e:	4b31      	ldr	r3, [pc, #196]	@ (800fd64 <xPortStartScheduler+0x134>)
 800fca0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fca2:	4b31      	ldr	r3, [pc, #196]	@ (800fd68 <xPortStartScheduler+0x138>)
 800fca4:	2207      	movs	r2, #7
 800fca6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fca8:	e009      	b.n	800fcbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800fcaa:	4b2f      	ldr	r3, [pc, #188]	@ (800fd68 <xPortStartScheduler+0x138>)
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	3b01      	subs	r3, #1
 800fcb0:	4a2d      	ldr	r2, [pc, #180]	@ (800fd68 <xPortStartScheduler+0x138>)
 800fcb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fcb4:	78fb      	ldrb	r3, [r7, #3]
 800fcb6:	b2db      	uxtb	r3, r3
 800fcb8:	005b      	lsls	r3, r3, #1
 800fcba:	b2db      	uxtb	r3, r3
 800fcbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fcbe:	78fb      	ldrb	r3, [r7, #3]
 800fcc0:	b2db      	uxtb	r3, r3
 800fcc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fcc6:	2b80      	cmp	r3, #128	@ 0x80
 800fcc8:	d0ef      	beq.n	800fcaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fcca:	4b27      	ldr	r3, [pc, #156]	@ (800fd68 <xPortStartScheduler+0x138>)
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	f1c3 0307 	rsb	r3, r3, #7
 800fcd2:	2b04      	cmp	r3, #4
 800fcd4:	d00b      	beq.n	800fcee <xPortStartScheduler+0xbe>
	__asm volatile
 800fcd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcda:	f383 8811 	msr	BASEPRI, r3
 800fcde:	f3bf 8f6f 	isb	sy
 800fce2:	f3bf 8f4f 	dsb	sy
 800fce6:	60bb      	str	r3, [r7, #8]
}
 800fce8:	bf00      	nop
 800fcea:	bf00      	nop
 800fcec:	e7fd      	b.n	800fcea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fcee:	4b1e      	ldr	r3, [pc, #120]	@ (800fd68 <xPortStartScheduler+0x138>)
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	021b      	lsls	r3, r3, #8
 800fcf4:	4a1c      	ldr	r2, [pc, #112]	@ (800fd68 <xPortStartScheduler+0x138>)
 800fcf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fcf8:	4b1b      	ldr	r3, [pc, #108]	@ (800fd68 <xPortStartScheduler+0x138>)
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800fd00:	4a19      	ldr	r2, [pc, #100]	@ (800fd68 <xPortStartScheduler+0x138>)
 800fd02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	b2da      	uxtb	r2, r3
 800fd08:	697b      	ldr	r3, [r7, #20]
 800fd0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fd0c:	4b17      	ldr	r3, [pc, #92]	@ (800fd6c <xPortStartScheduler+0x13c>)
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	4a16      	ldr	r2, [pc, #88]	@ (800fd6c <xPortStartScheduler+0x13c>)
 800fd12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800fd16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fd18:	4b14      	ldr	r3, [pc, #80]	@ (800fd6c <xPortStartScheduler+0x13c>)
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	4a13      	ldr	r2, [pc, #76]	@ (800fd6c <xPortStartScheduler+0x13c>)
 800fd1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800fd22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fd24:	f000 f8da 	bl	800fedc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fd28:	4b11      	ldr	r3, [pc, #68]	@ (800fd70 <xPortStartScheduler+0x140>)
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fd2e:	f000 f8f9 	bl	800ff24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fd32:	4b10      	ldr	r3, [pc, #64]	@ (800fd74 <xPortStartScheduler+0x144>)
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	4a0f      	ldr	r2, [pc, #60]	@ (800fd74 <xPortStartScheduler+0x144>)
 800fd38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800fd3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fd3e:	f7ff ff63 	bl	800fc08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fd42:	f7fe fd19 	bl	800e778 <vTaskSwitchContext>
	prvTaskExitError();
 800fd46:	f7ff ff1d 	bl	800fb84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fd4a:	2300      	movs	r3, #0
}
 800fd4c:	4618      	mov	r0, r3
 800fd4e:	3718      	adds	r7, #24
 800fd50:	46bd      	mov	sp, r7
 800fd52:	bd80      	pop	{r7, pc}
 800fd54:	e000ed00 	.word	0xe000ed00
 800fd58:	410fc271 	.word	0x410fc271
 800fd5c:	410fc270 	.word	0x410fc270
 800fd60:	e000e400 	.word	0xe000e400
 800fd64:	24002678 	.word	0x24002678
 800fd68:	2400267c 	.word	0x2400267c
 800fd6c:	e000ed20 	.word	0xe000ed20
 800fd70:	24000010 	.word	0x24000010
 800fd74:	e000ef34 	.word	0xe000ef34

0800fd78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fd78:	b480      	push	{r7}
 800fd7a:	b083      	sub	sp, #12
 800fd7c:	af00      	add	r7, sp, #0
	__asm volatile
 800fd7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd82:	f383 8811 	msr	BASEPRI, r3
 800fd86:	f3bf 8f6f 	isb	sy
 800fd8a:	f3bf 8f4f 	dsb	sy
 800fd8e:	607b      	str	r3, [r7, #4]
}
 800fd90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fd92:	4b10      	ldr	r3, [pc, #64]	@ (800fdd4 <vPortEnterCritical+0x5c>)
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	3301      	adds	r3, #1
 800fd98:	4a0e      	ldr	r2, [pc, #56]	@ (800fdd4 <vPortEnterCritical+0x5c>)
 800fd9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fd9c:	4b0d      	ldr	r3, [pc, #52]	@ (800fdd4 <vPortEnterCritical+0x5c>)
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	2b01      	cmp	r3, #1
 800fda2:	d110      	bne.n	800fdc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fda4:	4b0c      	ldr	r3, [pc, #48]	@ (800fdd8 <vPortEnterCritical+0x60>)
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	b2db      	uxtb	r3, r3
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d00b      	beq.n	800fdc6 <vPortEnterCritical+0x4e>
	__asm volatile
 800fdae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdb2:	f383 8811 	msr	BASEPRI, r3
 800fdb6:	f3bf 8f6f 	isb	sy
 800fdba:	f3bf 8f4f 	dsb	sy
 800fdbe:	603b      	str	r3, [r7, #0]
}
 800fdc0:	bf00      	nop
 800fdc2:	bf00      	nop
 800fdc4:	e7fd      	b.n	800fdc2 <vPortEnterCritical+0x4a>
	}
}
 800fdc6:	bf00      	nop
 800fdc8:	370c      	adds	r7, #12
 800fdca:	46bd      	mov	sp, r7
 800fdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdd0:	4770      	bx	lr
 800fdd2:	bf00      	nop
 800fdd4:	24000010 	.word	0x24000010
 800fdd8:	e000ed04 	.word	0xe000ed04

0800fddc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fddc:	b480      	push	{r7}
 800fdde:	b083      	sub	sp, #12
 800fde0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fde2:	4b12      	ldr	r3, [pc, #72]	@ (800fe2c <vPortExitCritical+0x50>)
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d10b      	bne.n	800fe02 <vPortExitCritical+0x26>
	__asm volatile
 800fdea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdee:	f383 8811 	msr	BASEPRI, r3
 800fdf2:	f3bf 8f6f 	isb	sy
 800fdf6:	f3bf 8f4f 	dsb	sy
 800fdfa:	607b      	str	r3, [r7, #4]
}
 800fdfc:	bf00      	nop
 800fdfe:	bf00      	nop
 800fe00:	e7fd      	b.n	800fdfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fe02:	4b0a      	ldr	r3, [pc, #40]	@ (800fe2c <vPortExitCritical+0x50>)
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	3b01      	subs	r3, #1
 800fe08:	4a08      	ldr	r2, [pc, #32]	@ (800fe2c <vPortExitCritical+0x50>)
 800fe0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fe0c:	4b07      	ldr	r3, [pc, #28]	@ (800fe2c <vPortExitCritical+0x50>)
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d105      	bne.n	800fe20 <vPortExitCritical+0x44>
 800fe14:	2300      	movs	r3, #0
 800fe16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fe18:	683b      	ldr	r3, [r7, #0]
 800fe1a:	f383 8811 	msr	BASEPRI, r3
}
 800fe1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fe20:	bf00      	nop
 800fe22:	370c      	adds	r7, #12
 800fe24:	46bd      	mov	sp, r7
 800fe26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe2a:	4770      	bx	lr
 800fe2c:	24000010 	.word	0x24000010

0800fe30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fe30:	f3ef 8009 	mrs	r0, PSP
 800fe34:	f3bf 8f6f 	isb	sy
 800fe38:	4b15      	ldr	r3, [pc, #84]	@ (800fe90 <pxCurrentTCBConst>)
 800fe3a:	681a      	ldr	r2, [r3, #0]
 800fe3c:	f01e 0f10 	tst.w	lr, #16
 800fe40:	bf08      	it	eq
 800fe42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fe46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe4a:	6010      	str	r0, [r2, #0]
 800fe4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fe50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800fe54:	f380 8811 	msr	BASEPRI, r0
 800fe58:	f3bf 8f4f 	dsb	sy
 800fe5c:	f3bf 8f6f 	isb	sy
 800fe60:	f7fe fc8a 	bl	800e778 <vTaskSwitchContext>
 800fe64:	f04f 0000 	mov.w	r0, #0
 800fe68:	f380 8811 	msr	BASEPRI, r0
 800fe6c:	bc09      	pop	{r0, r3}
 800fe6e:	6819      	ldr	r1, [r3, #0]
 800fe70:	6808      	ldr	r0, [r1, #0]
 800fe72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe76:	f01e 0f10 	tst.w	lr, #16
 800fe7a:	bf08      	it	eq
 800fe7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fe80:	f380 8809 	msr	PSP, r0
 800fe84:	f3bf 8f6f 	isb	sy
 800fe88:	4770      	bx	lr
 800fe8a:	bf00      	nop
 800fe8c:	f3af 8000 	nop.w

0800fe90 <pxCurrentTCBConst>:
 800fe90:	2400204c 	.word	0x2400204c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fe94:	bf00      	nop
 800fe96:	bf00      	nop

0800fe98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b082      	sub	sp, #8
 800fe9c:	af00      	add	r7, sp, #0
	__asm volatile
 800fe9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fea2:	f383 8811 	msr	BASEPRI, r3
 800fea6:	f3bf 8f6f 	isb	sy
 800feaa:	f3bf 8f4f 	dsb	sy
 800feae:	607b      	str	r3, [r7, #4]
}
 800feb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800feb2:	f7fe fba7 	bl	800e604 <xTaskIncrementTick>
 800feb6:	4603      	mov	r3, r0
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d003      	beq.n	800fec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800febc:	4b06      	ldr	r3, [pc, #24]	@ (800fed8 <xPortSysTickHandler+0x40>)
 800febe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fec2:	601a      	str	r2, [r3, #0]
 800fec4:	2300      	movs	r3, #0
 800fec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fec8:	683b      	ldr	r3, [r7, #0]
 800feca:	f383 8811 	msr	BASEPRI, r3
}
 800fece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fed0:	bf00      	nop
 800fed2:	3708      	adds	r7, #8
 800fed4:	46bd      	mov	sp, r7
 800fed6:	bd80      	pop	{r7, pc}
 800fed8:	e000ed04 	.word	0xe000ed04

0800fedc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fedc:	b480      	push	{r7}
 800fede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fee0:	4b0b      	ldr	r3, [pc, #44]	@ (800ff10 <vPortSetupTimerInterrupt+0x34>)
 800fee2:	2200      	movs	r2, #0
 800fee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fee6:	4b0b      	ldr	r3, [pc, #44]	@ (800ff14 <vPortSetupTimerInterrupt+0x38>)
 800fee8:	2200      	movs	r2, #0
 800feea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800feec:	4b0a      	ldr	r3, [pc, #40]	@ (800ff18 <vPortSetupTimerInterrupt+0x3c>)
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	4a0a      	ldr	r2, [pc, #40]	@ (800ff1c <vPortSetupTimerInterrupt+0x40>)
 800fef2:	fba2 2303 	umull	r2, r3, r2, r3
 800fef6:	099b      	lsrs	r3, r3, #6
 800fef8:	4a09      	ldr	r2, [pc, #36]	@ (800ff20 <vPortSetupTimerInterrupt+0x44>)
 800fefa:	3b01      	subs	r3, #1
 800fefc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fefe:	4b04      	ldr	r3, [pc, #16]	@ (800ff10 <vPortSetupTimerInterrupt+0x34>)
 800ff00:	2207      	movs	r2, #7
 800ff02:	601a      	str	r2, [r3, #0]
}
 800ff04:	bf00      	nop
 800ff06:	46bd      	mov	sp, r7
 800ff08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0c:	4770      	bx	lr
 800ff0e:	bf00      	nop
 800ff10:	e000e010 	.word	0xe000e010
 800ff14:	e000e018 	.word	0xe000e018
 800ff18:	24000000 	.word	0x24000000
 800ff1c:	10624dd3 	.word	0x10624dd3
 800ff20:	e000e014 	.word	0xe000e014

0800ff24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ff24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ff34 <vPortEnableVFP+0x10>
 800ff28:	6801      	ldr	r1, [r0, #0]
 800ff2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ff2e:	6001      	str	r1, [r0, #0]
 800ff30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ff32:	bf00      	nop
 800ff34:	e000ed88 	.word	0xe000ed88

0800ff38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ff38:	b480      	push	{r7}
 800ff3a:	b085      	sub	sp, #20
 800ff3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ff3e:	f3ef 8305 	mrs	r3, IPSR
 800ff42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	2b0f      	cmp	r3, #15
 800ff48:	d915      	bls.n	800ff76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ff4a:	4a18      	ldr	r2, [pc, #96]	@ (800ffac <vPortValidateInterruptPriority+0x74>)
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	4413      	add	r3, r2
 800ff50:	781b      	ldrb	r3, [r3, #0]
 800ff52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ff54:	4b16      	ldr	r3, [pc, #88]	@ (800ffb0 <vPortValidateInterruptPriority+0x78>)
 800ff56:	781b      	ldrb	r3, [r3, #0]
 800ff58:	7afa      	ldrb	r2, [r7, #11]
 800ff5a:	429a      	cmp	r2, r3
 800ff5c:	d20b      	bcs.n	800ff76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ff5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff62:	f383 8811 	msr	BASEPRI, r3
 800ff66:	f3bf 8f6f 	isb	sy
 800ff6a:	f3bf 8f4f 	dsb	sy
 800ff6e:	607b      	str	r3, [r7, #4]
}
 800ff70:	bf00      	nop
 800ff72:	bf00      	nop
 800ff74:	e7fd      	b.n	800ff72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ff76:	4b0f      	ldr	r3, [pc, #60]	@ (800ffb4 <vPortValidateInterruptPriority+0x7c>)
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ff7e:	4b0e      	ldr	r3, [pc, #56]	@ (800ffb8 <vPortValidateInterruptPriority+0x80>)
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	429a      	cmp	r2, r3
 800ff84:	d90b      	bls.n	800ff9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ff86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff8a:	f383 8811 	msr	BASEPRI, r3
 800ff8e:	f3bf 8f6f 	isb	sy
 800ff92:	f3bf 8f4f 	dsb	sy
 800ff96:	603b      	str	r3, [r7, #0]
}
 800ff98:	bf00      	nop
 800ff9a:	bf00      	nop
 800ff9c:	e7fd      	b.n	800ff9a <vPortValidateInterruptPriority+0x62>
	}
 800ff9e:	bf00      	nop
 800ffa0:	3714      	adds	r7, #20
 800ffa2:	46bd      	mov	sp, r7
 800ffa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa8:	4770      	bx	lr
 800ffaa:	bf00      	nop
 800ffac:	e000e3f0 	.word	0xe000e3f0
 800ffb0:	24002678 	.word	0x24002678
 800ffb4:	e000ed0c 	.word	0xe000ed0c
 800ffb8:	2400267c 	.word	0x2400267c

0800ffbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b08a      	sub	sp, #40	@ 0x28
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ffc4:	2300      	movs	r3, #0
 800ffc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ffc8:	f7fe fa4e 	bl	800e468 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ffcc:	4b5c      	ldr	r3, [pc, #368]	@ (8010140 <pvPortMalloc+0x184>)
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d101      	bne.n	800ffd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ffd4:	f000 f924 	bl	8010220 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ffd8:	4b5a      	ldr	r3, [pc, #360]	@ (8010144 <pvPortMalloc+0x188>)
 800ffda:	681a      	ldr	r2, [r3, #0]
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	4013      	ands	r3, r2
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	f040 8095 	bne.w	8010110 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d01e      	beq.n	801002a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ffec:	2208      	movs	r2, #8
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	4413      	add	r3, r2
 800fff2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	f003 0307 	and.w	r3, r3, #7
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d015      	beq.n	801002a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	f023 0307 	bic.w	r3, r3, #7
 8010004:	3308      	adds	r3, #8
 8010006:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f003 0307 	and.w	r3, r3, #7
 801000e:	2b00      	cmp	r3, #0
 8010010:	d00b      	beq.n	801002a <pvPortMalloc+0x6e>
	__asm volatile
 8010012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010016:	f383 8811 	msr	BASEPRI, r3
 801001a:	f3bf 8f6f 	isb	sy
 801001e:	f3bf 8f4f 	dsb	sy
 8010022:	617b      	str	r3, [r7, #20]
}
 8010024:	bf00      	nop
 8010026:	bf00      	nop
 8010028:	e7fd      	b.n	8010026 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d06f      	beq.n	8010110 <pvPortMalloc+0x154>
 8010030:	4b45      	ldr	r3, [pc, #276]	@ (8010148 <pvPortMalloc+0x18c>)
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	687a      	ldr	r2, [r7, #4]
 8010036:	429a      	cmp	r2, r3
 8010038:	d86a      	bhi.n	8010110 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801003a:	4b44      	ldr	r3, [pc, #272]	@ (801014c <pvPortMalloc+0x190>)
 801003c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801003e:	4b43      	ldr	r3, [pc, #268]	@ (801014c <pvPortMalloc+0x190>)
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010044:	e004      	b.n	8010050 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010048:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801004a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010052:	685b      	ldr	r3, [r3, #4]
 8010054:	687a      	ldr	r2, [r7, #4]
 8010056:	429a      	cmp	r2, r3
 8010058:	d903      	bls.n	8010062 <pvPortMalloc+0xa6>
 801005a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d1f1      	bne.n	8010046 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010062:	4b37      	ldr	r3, [pc, #220]	@ (8010140 <pvPortMalloc+0x184>)
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010068:	429a      	cmp	r2, r3
 801006a:	d051      	beq.n	8010110 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801006c:	6a3b      	ldr	r3, [r7, #32]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	2208      	movs	r2, #8
 8010072:	4413      	add	r3, r2
 8010074:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010078:	681a      	ldr	r2, [r3, #0]
 801007a:	6a3b      	ldr	r3, [r7, #32]
 801007c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801007e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010080:	685a      	ldr	r2, [r3, #4]
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	1ad2      	subs	r2, r2, r3
 8010086:	2308      	movs	r3, #8
 8010088:	005b      	lsls	r3, r3, #1
 801008a:	429a      	cmp	r2, r3
 801008c:	d920      	bls.n	80100d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801008e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	4413      	add	r3, r2
 8010094:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010096:	69bb      	ldr	r3, [r7, #24]
 8010098:	f003 0307 	and.w	r3, r3, #7
 801009c:	2b00      	cmp	r3, #0
 801009e:	d00b      	beq.n	80100b8 <pvPortMalloc+0xfc>
	__asm volatile
 80100a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a4:	f383 8811 	msr	BASEPRI, r3
 80100a8:	f3bf 8f6f 	isb	sy
 80100ac:	f3bf 8f4f 	dsb	sy
 80100b0:	613b      	str	r3, [r7, #16]
}
 80100b2:	bf00      	nop
 80100b4:	bf00      	nop
 80100b6:	e7fd      	b.n	80100b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80100b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ba:	685a      	ldr	r2, [r3, #4]
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	1ad2      	subs	r2, r2, r3
 80100c0:	69bb      	ldr	r3, [r7, #24]
 80100c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80100c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100c6:	687a      	ldr	r2, [r7, #4]
 80100c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80100ca:	69b8      	ldr	r0, [r7, #24]
 80100cc:	f000 f90c 	bl	80102e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80100d0:	4b1d      	ldr	r3, [pc, #116]	@ (8010148 <pvPortMalloc+0x18c>)
 80100d2:	681a      	ldr	r2, [r3, #0]
 80100d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100d6:	685b      	ldr	r3, [r3, #4]
 80100d8:	1ad3      	subs	r3, r2, r3
 80100da:	4a1b      	ldr	r2, [pc, #108]	@ (8010148 <pvPortMalloc+0x18c>)
 80100dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80100de:	4b1a      	ldr	r3, [pc, #104]	@ (8010148 <pvPortMalloc+0x18c>)
 80100e0:	681a      	ldr	r2, [r3, #0]
 80100e2:	4b1b      	ldr	r3, [pc, #108]	@ (8010150 <pvPortMalloc+0x194>)
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	429a      	cmp	r2, r3
 80100e8:	d203      	bcs.n	80100f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80100ea:	4b17      	ldr	r3, [pc, #92]	@ (8010148 <pvPortMalloc+0x18c>)
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	4a18      	ldr	r2, [pc, #96]	@ (8010150 <pvPortMalloc+0x194>)
 80100f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80100f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100f4:	685a      	ldr	r2, [r3, #4]
 80100f6:	4b13      	ldr	r3, [pc, #76]	@ (8010144 <pvPortMalloc+0x188>)
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	431a      	orrs	r2, r3
 80100fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010102:	2200      	movs	r2, #0
 8010104:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010106:	4b13      	ldr	r3, [pc, #76]	@ (8010154 <pvPortMalloc+0x198>)
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	3301      	adds	r3, #1
 801010c:	4a11      	ldr	r2, [pc, #68]	@ (8010154 <pvPortMalloc+0x198>)
 801010e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010110:	f7fe f9b8 	bl	800e484 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010114:	69fb      	ldr	r3, [r7, #28]
 8010116:	f003 0307 	and.w	r3, r3, #7
 801011a:	2b00      	cmp	r3, #0
 801011c:	d00b      	beq.n	8010136 <pvPortMalloc+0x17a>
	__asm volatile
 801011e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010122:	f383 8811 	msr	BASEPRI, r3
 8010126:	f3bf 8f6f 	isb	sy
 801012a:	f3bf 8f4f 	dsb	sy
 801012e:	60fb      	str	r3, [r7, #12]
}
 8010130:	bf00      	nop
 8010132:	bf00      	nop
 8010134:	e7fd      	b.n	8010132 <pvPortMalloc+0x176>
	return pvReturn;
 8010136:	69fb      	ldr	r3, [r7, #28]
}
 8010138:	4618      	mov	r0, r3
 801013a:	3728      	adds	r7, #40	@ 0x28
 801013c:	46bd      	mov	sp, r7
 801013e:	bd80      	pop	{r7, pc}
 8010140:	240333c8 	.word	0x240333c8
 8010144:	240333dc 	.word	0x240333dc
 8010148:	240333cc 	.word	0x240333cc
 801014c:	240333c0 	.word	0x240333c0
 8010150:	240333d0 	.word	0x240333d0
 8010154:	240333d4 	.word	0x240333d4

08010158 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010158:	b580      	push	{r7, lr}
 801015a:	b086      	sub	sp, #24
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d04f      	beq.n	801020a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801016a:	2308      	movs	r3, #8
 801016c:	425b      	negs	r3, r3
 801016e:	697a      	ldr	r2, [r7, #20]
 8010170:	4413      	add	r3, r2
 8010172:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010174:	697b      	ldr	r3, [r7, #20]
 8010176:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010178:	693b      	ldr	r3, [r7, #16]
 801017a:	685a      	ldr	r2, [r3, #4]
 801017c:	4b25      	ldr	r3, [pc, #148]	@ (8010214 <vPortFree+0xbc>)
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	4013      	ands	r3, r2
 8010182:	2b00      	cmp	r3, #0
 8010184:	d10b      	bne.n	801019e <vPortFree+0x46>
	__asm volatile
 8010186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801018a:	f383 8811 	msr	BASEPRI, r3
 801018e:	f3bf 8f6f 	isb	sy
 8010192:	f3bf 8f4f 	dsb	sy
 8010196:	60fb      	str	r3, [r7, #12]
}
 8010198:	bf00      	nop
 801019a:	bf00      	nop
 801019c:	e7fd      	b.n	801019a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801019e:	693b      	ldr	r3, [r7, #16]
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d00b      	beq.n	80101be <vPortFree+0x66>
	__asm volatile
 80101a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101aa:	f383 8811 	msr	BASEPRI, r3
 80101ae:	f3bf 8f6f 	isb	sy
 80101b2:	f3bf 8f4f 	dsb	sy
 80101b6:	60bb      	str	r3, [r7, #8]
}
 80101b8:	bf00      	nop
 80101ba:	bf00      	nop
 80101bc:	e7fd      	b.n	80101ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80101be:	693b      	ldr	r3, [r7, #16]
 80101c0:	685a      	ldr	r2, [r3, #4]
 80101c2:	4b14      	ldr	r3, [pc, #80]	@ (8010214 <vPortFree+0xbc>)
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	4013      	ands	r3, r2
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d01e      	beq.n	801020a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80101cc:	693b      	ldr	r3, [r7, #16]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d11a      	bne.n	801020a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80101d4:	693b      	ldr	r3, [r7, #16]
 80101d6:	685a      	ldr	r2, [r3, #4]
 80101d8:	4b0e      	ldr	r3, [pc, #56]	@ (8010214 <vPortFree+0xbc>)
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	43db      	mvns	r3, r3
 80101de:	401a      	ands	r2, r3
 80101e0:	693b      	ldr	r3, [r7, #16]
 80101e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80101e4:	f7fe f940 	bl	800e468 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80101e8:	693b      	ldr	r3, [r7, #16]
 80101ea:	685a      	ldr	r2, [r3, #4]
 80101ec:	4b0a      	ldr	r3, [pc, #40]	@ (8010218 <vPortFree+0xc0>)
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	4413      	add	r3, r2
 80101f2:	4a09      	ldr	r2, [pc, #36]	@ (8010218 <vPortFree+0xc0>)
 80101f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80101f6:	6938      	ldr	r0, [r7, #16]
 80101f8:	f000 f876 	bl	80102e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80101fc:	4b07      	ldr	r3, [pc, #28]	@ (801021c <vPortFree+0xc4>)
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	3301      	adds	r3, #1
 8010202:	4a06      	ldr	r2, [pc, #24]	@ (801021c <vPortFree+0xc4>)
 8010204:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010206:	f7fe f93d 	bl	800e484 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801020a:	bf00      	nop
 801020c:	3718      	adds	r7, #24
 801020e:	46bd      	mov	sp, r7
 8010210:	bd80      	pop	{r7, pc}
 8010212:	bf00      	nop
 8010214:	240333dc 	.word	0x240333dc
 8010218:	240333cc 	.word	0x240333cc
 801021c:	240333d8 	.word	0x240333d8

08010220 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010220:	b480      	push	{r7}
 8010222:	b085      	sub	sp, #20
 8010224:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010226:	4b29      	ldr	r3, [pc, #164]	@ (80102cc <prvHeapInit+0xac>)
 8010228:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801022a:	4b29      	ldr	r3, [pc, #164]	@ (80102d0 <prvHeapInit+0xb0>)
 801022c:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	f003 0307 	and.w	r3, r3, #7
 8010234:	2b00      	cmp	r3, #0
 8010236:	d00c      	beq.n	8010252 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	3307      	adds	r3, #7
 801023c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	f023 0307 	bic.w	r3, r3, #7
 8010244:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010246:	68ba      	ldr	r2, [r7, #8]
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	1ad3      	subs	r3, r2, r3
 801024c:	4a20      	ldr	r2, [pc, #128]	@ (80102d0 <prvHeapInit+0xb0>)
 801024e:	4413      	add	r3, r2
 8010250:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010256:	4a1f      	ldr	r2, [pc, #124]	@ (80102d4 <prvHeapInit+0xb4>)
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801025c:	4b1d      	ldr	r3, [pc, #116]	@ (80102d4 <prvHeapInit+0xb4>)
 801025e:	2200      	movs	r2, #0
 8010260:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	68ba      	ldr	r2, [r7, #8]
 8010266:	4413      	add	r3, r2
 8010268:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801026a:	2208      	movs	r2, #8
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	1a9b      	subs	r3, r3, r2
 8010270:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010272:	68fb      	ldr	r3, [r7, #12]
 8010274:	f023 0307 	bic.w	r3, r3, #7
 8010278:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801027a:	68fb      	ldr	r3, [r7, #12]
 801027c:	4a16      	ldr	r2, [pc, #88]	@ (80102d8 <prvHeapInit+0xb8>)
 801027e:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010280:	4b15      	ldr	r3, [pc, #84]	@ (80102d8 <prvHeapInit+0xb8>)
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	2200      	movs	r2, #0
 8010286:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010288:	4b13      	ldr	r3, [pc, #76]	@ (80102d8 <prvHeapInit+0xb8>)
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	2200      	movs	r2, #0
 801028e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010294:	683b      	ldr	r3, [r7, #0]
 8010296:	68fa      	ldr	r2, [r7, #12]
 8010298:	1ad2      	subs	r2, r2, r3
 801029a:	683b      	ldr	r3, [r7, #0]
 801029c:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801029e:	4b0e      	ldr	r3, [pc, #56]	@ (80102d8 <prvHeapInit+0xb8>)
 80102a0:	681a      	ldr	r2, [r3, #0]
 80102a2:	683b      	ldr	r3, [r7, #0]
 80102a4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80102a6:	683b      	ldr	r3, [r7, #0]
 80102a8:	685b      	ldr	r3, [r3, #4]
 80102aa:	4a0c      	ldr	r2, [pc, #48]	@ (80102dc <prvHeapInit+0xbc>)
 80102ac:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80102ae:	683b      	ldr	r3, [r7, #0]
 80102b0:	685b      	ldr	r3, [r3, #4]
 80102b2:	4a0b      	ldr	r2, [pc, #44]	@ (80102e0 <prvHeapInit+0xc0>)
 80102b4:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80102b6:	4b0b      	ldr	r3, [pc, #44]	@ (80102e4 <prvHeapInit+0xc4>)
 80102b8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80102bc:	601a      	str	r2, [r3, #0]
}
 80102be:	bf00      	nop
 80102c0:	3714      	adds	r7, #20
 80102c2:	46bd      	mov	sp, r7
 80102c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c8:	4770      	bx	lr
 80102ca:	bf00      	nop
 80102cc:	00030d40 	.word	0x00030d40
 80102d0:	24002680 	.word	0x24002680
 80102d4:	240333c0 	.word	0x240333c0
 80102d8:	240333c8 	.word	0x240333c8
 80102dc:	240333d0 	.word	0x240333d0
 80102e0:	240333cc 	.word	0x240333cc
 80102e4:	240333dc 	.word	0x240333dc

080102e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80102e8:	b480      	push	{r7}
 80102ea:	b085      	sub	sp, #20
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80102f0:	4b28      	ldr	r3, [pc, #160]	@ (8010394 <prvInsertBlockIntoFreeList+0xac>)
 80102f2:	60fb      	str	r3, [r7, #12]
 80102f4:	e002      	b.n	80102fc <prvInsertBlockIntoFreeList+0x14>
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	60fb      	str	r3, [r7, #12]
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	687a      	ldr	r2, [r7, #4]
 8010302:	429a      	cmp	r2, r3
 8010304:	d8f7      	bhi.n	80102f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	685b      	ldr	r3, [r3, #4]
 801030e:	68ba      	ldr	r2, [r7, #8]
 8010310:	4413      	add	r3, r2
 8010312:	687a      	ldr	r2, [r7, #4]
 8010314:	429a      	cmp	r2, r3
 8010316:	d108      	bne.n	801032a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	685a      	ldr	r2, [r3, #4]
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	685b      	ldr	r3, [r3, #4]
 8010320:	441a      	add	r2, r3
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	685b      	ldr	r3, [r3, #4]
 8010332:	68ba      	ldr	r2, [r7, #8]
 8010334:	441a      	add	r2, r3
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	429a      	cmp	r2, r3
 801033c:	d118      	bne.n	8010370 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	681a      	ldr	r2, [r3, #0]
 8010342:	4b15      	ldr	r3, [pc, #84]	@ (8010398 <prvInsertBlockIntoFreeList+0xb0>)
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	429a      	cmp	r2, r3
 8010348:	d00d      	beq.n	8010366 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	685a      	ldr	r2, [r3, #4]
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	685b      	ldr	r3, [r3, #4]
 8010354:	441a      	add	r2, r3
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	681a      	ldr	r2, [r3, #0]
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	601a      	str	r2, [r3, #0]
 8010364:	e008      	b.n	8010378 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010366:	4b0c      	ldr	r3, [pc, #48]	@ (8010398 <prvInsertBlockIntoFreeList+0xb0>)
 8010368:	681a      	ldr	r2, [r3, #0]
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	601a      	str	r2, [r3, #0]
 801036e:	e003      	b.n	8010378 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	681a      	ldr	r2, [r3, #0]
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010378:	68fa      	ldr	r2, [r7, #12]
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	429a      	cmp	r2, r3
 801037e:	d002      	beq.n	8010386 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	687a      	ldr	r2, [r7, #4]
 8010384:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010386:	bf00      	nop
 8010388:	3714      	adds	r7, #20
 801038a:	46bd      	mov	sp, r7
 801038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010390:	4770      	bx	lr
 8010392:	bf00      	nop
 8010394:	240333c0 	.word	0x240333c0
 8010398:	240333c8 	.word	0x240333c8

0801039c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_control_msgs__msg__Control>:
 801039c:	4a02      	ldr	r2, [pc, #8]	@ (80103a8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_control_msgs__msg__Control+0xc>)
 801039e:	4b03      	ldr	r3, [pc, #12]	@ (80103ac <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_control_msgs__msg__Control+0x10>)
 80103a0:	6812      	ldr	r2, [r2, #0]
 80103a2:	601a      	str	r2, [r3, #0]
 80103a4:	4770      	bx	lr
 80103a6:	bf00      	nop
 80103a8:	24000e0c 	.word	0x24000e0c
 80103ac:	2400001c 	.word	0x2400001c

080103b0 <autoware_control_msgs__msg__Control__rosidl_typesupport_introspection_c__Control_init_function>:
 80103b0:	f002 bb96 	b.w	8012ae0 <autoware_control_msgs__msg__Control__init>

080103b4 <autoware_control_msgs__msg__Control__rosidl_typesupport_introspection_c__Control_fini_function>:
 80103b4:	f002 bbea 	b.w	8012b8c <autoware_control_msgs__msg__Control__fini>

080103b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Control>:
 80103b8:	b510      	push	{r4, lr}
 80103ba:	4c0c      	ldr	r4, [pc, #48]	@ (80103ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Control+0x34>)
 80103bc:	f001 f892 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80103c0:	60e0      	str	r0, [r4, #12]
 80103c2:	f001 f88f 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80103c6:	64a0      	str	r0, [r4, #72]	@ 0x48
 80103c8:	f000 f81a 	bl	8010400 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral>
 80103cc:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 80103d0:	f000 f832 	bl	8010438 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal>
 80103d4:	4b06      	ldr	r3, [pc, #24]	@ (80103f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Control+0x38>)
 80103d6:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 80103da:	681a      	ldr	r2, [r3, #0]
 80103dc:	b10a      	cbz	r2, 80103e2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Control+0x2a>
 80103de:	4804      	ldr	r0, [pc, #16]	@ (80103f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Control+0x38>)
 80103e0:	bd10      	pop	{r4, pc}
 80103e2:	4a04      	ldr	r2, [pc, #16]	@ (80103f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Control+0x3c>)
 80103e4:	4802      	ldr	r0, [pc, #8]	@ (80103f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Control+0x38>)
 80103e6:	6812      	ldr	r2, [r2, #0]
 80103e8:	601a      	str	r2, [r3, #0]
 80103ea:	bd10      	pop	{r4, pc}
 80103ec:	24000028 	.word	0x24000028
 80103f0:	24000118 	.word	0x24000118
 80103f4:	24000e10 	.word	0x24000e10

080103f8 <autoware_control_msgs__msg__Lateral__rosidl_typesupport_introspection_c__Lateral_init_function>:
 80103f8:	f002 bbdc 	b.w	8012bb4 <autoware_control_msgs__msg__Lateral__init>

080103fc <autoware_control_msgs__msg__Lateral__rosidl_typesupport_introspection_c__Lateral_fini_function>:
 80103fc:	f002 bbfe 	b.w	8012bfc <autoware_control_msgs__msg__Lateral__fini>

08010400 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral>:
 8010400:	b510      	push	{r4, lr}
 8010402:	4c08      	ldr	r4, [pc, #32]	@ (8010424 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral+0x24>)
 8010404:	f001 f86e 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010408:	60e0      	str	r0, [r4, #12]
 801040a:	f001 f86b 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801040e:	4b06      	ldr	r3, [pc, #24]	@ (8010428 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral+0x28>)
 8010410:	64a0      	str	r0, [r4, #72]	@ 0x48
 8010412:	681a      	ldr	r2, [r3, #0]
 8010414:	b10a      	cbz	r2, 801041a <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral+0x1a>
 8010416:	4804      	ldr	r0, [pc, #16]	@ (8010428 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral+0x28>)
 8010418:	bd10      	pop	{r4, pc}
 801041a:	4a04      	ldr	r2, [pc, #16]	@ (801042c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral+0x2c>)
 801041c:	4802      	ldr	r0, [pc, #8]	@ (8010428 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral+0x28>)
 801041e:	6812      	ldr	r2, [r2, #0]
 8010420:	601a      	str	r2, [r3, #0]
 8010422:	bd10      	pop	{r4, pc}
 8010424:	24000124 	.word	0x24000124
 8010428:	24000250 	.word	0x24000250
 801042c:	24000e10 	.word	0x24000e10

08010430 <autoware_control_msgs__msg__Longitudinal__rosidl_typesupport_introspection_c__Longitudinal_init_function>:
 8010430:	f002 bbf0 	b.w	8012c14 <autoware_control_msgs__msg__Longitudinal__init>

08010434 <autoware_control_msgs__msg__Longitudinal__rosidl_typesupport_introspection_c__Longitudinal_fini_function>:
 8010434:	f002 bc12 	b.w	8012c5c <autoware_control_msgs__msg__Longitudinal__fini>

08010438 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal>:
 8010438:	b510      	push	{r4, lr}
 801043a:	4c08      	ldr	r4, [pc, #32]	@ (801045c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal+0x24>)
 801043c:	f001 f852 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010440:	60e0      	str	r0, [r4, #12]
 8010442:	f001 f84f 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010446:	4b06      	ldr	r3, [pc, #24]	@ (8010460 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal+0x28>)
 8010448:	64a0      	str	r0, [r4, #72]	@ 0x48
 801044a:	681a      	ldr	r2, [r3, #0]
 801044c:	b10a      	cbz	r2, 8010452 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal+0x1a>
 801044e:	4804      	ldr	r0, [pc, #16]	@ (8010460 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal+0x28>)
 8010450:	bd10      	pop	{r4, pc}
 8010452:	4a04      	ldr	r2, [pc, #16]	@ (8010464 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal+0x2c>)
 8010454:	4802      	ldr	r0, [pc, #8]	@ (8010460 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal+0x28>)
 8010456:	6812      	ldr	r2, [r2, #0]
 8010458:	601a      	str	r2, [r3, #0]
 801045a:	bd10      	pop	{r4, pc}
 801045c:	2400025c 	.word	0x2400025c
 8010460:	24000400 	.word	0x24000400
 8010464:	24000e10 	.word	0x24000e10

08010468 <get_serialized_size_autoware_control_msgs__msg__Control>:
 8010468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801046a:	4604      	mov	r4, r0
 801046c:	b1c8      	cbz	r0, 80104a2 <get_serialized_size_autoware_control_msgs__msg__Control+0x3a>
 801046e:	460f      	mov	r7, r1
 8010470:	f001 f846 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010474:	4606      	mov	r6, r0
 8010476:	f104 0008 	add.w	r0, r4, #8
 801047a:	443e      	add	r6, r7
 801047c:	4631      	mov	r1, r6
 801047e:	f001 f83f 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010482:	4605      	mov	r5, r0
 8010484:	f104 0010 	add.w	r0, r4, #16
 8010488:	4435      	add	r5, r6
 801048a:	4629      	mov	r1, r5
 801048c:	f000 f8a2 	bl	80105d4 <get_serialized_size_autoware_control_msgs__msg__Lateral>
 8010490:	4601      	mov	r1, r0
 8010492:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 8010496:	440d      	add	r5, r1
 8010498:	4629      	mov	r1, r5
 801049a:	f000 f9a7 	bl	80107ec <get_serialized_size_autoware_control_msgs__msg__Longitudinal>
 801049e:	1bc0      	subs	r0, r0, r7
 80104a0:	4428      	add	r0, r5
 80104a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080104a4 <_Control__cdr_deserialize>:
 80104a4:	b570      	push	{r4, r5, r6, lr}
 80104a6:	460c      	mov	r4, r1
 80104a8:	b329      	cbz	r1, 80104f6 <_Control__cdr_deserialize+0x52>
 80104aa:	4605      	mov	r5, r0
 80104ac:	f001 f88c 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80104b0:	4603      	mov	r3, r0
 80104b2:	4621      	mov	r1, r4
 80104b4:	4628      	mov	r0, r5
 80104b6:	685b      	ldr	r3, [r3, #4]
 80104b8:	68db      	ldr	r3, [r3, #12]
 80104ba:	4798      	blx	r3
 80104bc:	f001 f884 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80104c0:	4603      	mov	r3, r0
 80104c2:	f104 0108 	add.w	r1, r4, #8
 80104c6:	4628      	mov	r0, r5
 80104c8:	685b      	ldr	r3, [r3, #4]
 80104ca:	68db      	ldr	r3, [r3, #12]
 80104cc:	4798      	blx	r3
 80104ce:	f000 f95b 	bl	8010788 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral>
 80104d2:	4603      	mov	r3, r0
 80104d4:	f104 0110 	add.w	r1, r4, #16
 80104d8:	4628      	mov	r0, r5
 80104da:	685b      	ldr	r3, [r3, #4]
 80104dc:	68db      	ldr	r3, [r3, #12]
 80104de:	4798      	blx	r3
 80104e0:	f000 fa28 	bl	8010934 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal>
 80104e4:	4603      	mov	r3, r0
 80104e6:	f104 012c 	add.w	r1, r4, #44	@ 0x2c
 80104ea:	4628      	mov	r0, r5
 80104ec:	685b      	ldr	r3, [r3, #4]
 80104ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80104f2:	68db      	ldr	r3, [r3, #12]
 80104f4:	4718      	bx	r3
 80104f6:	4608      	mov	r0, r1
 80104f8:	bd70      	pop	{r4, r5, r6, pc}
 80104fa:	bf00      	nop

080104fc <_Control__cdr_serialize>:
 80104fc:	b338      	cbz	r0, 801054e <_Control__cdr_serialize+0x52>
 80104fe:	b570      	push	{r4, r5, r6, lr}
 8010500:	4604      	mov	r4, r0
 8010502:	460d      	mov	r5, r1
 8010504:	f001 f860 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010508:	4603      	mov	r3, r0
 801050a:	4629      	mov	r1, r5
 801050c:	4620      	mov	r0, r4
 801050e:	685b      	ldr	r3, [r3, #4]
 8010510:	689b      	ldr	r3, [r3, #8]
 8010512:	4798      	blx	r3
 8010514:	f001 f858 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010518:	4603      	mov	r3, r0
 801051a:	4629      	mov	r1, r5
 801051c:	f104 0008 	add.w	r0, r4, #8
 8010520:	685b      	ldr	r3, [r3, #4]
 8010522:	689b      	ldr	r3, [r3, #8]
 8010524:	4798      	blx	r3
 8010526:	f000 f92f 	bl	8010788 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral>
 801052a:	4603      	mov	r3, r0
 801052c:	4629      	mov	r1, r5
 801052e:	f104 0010 	add.w	r0, r4, #16
 8010532:	685b      	ldr	r3, [r3, #4]
 8010534:	689b      	ldr	r3, [r3, #8]
 8010536:	4798      	blx	r3
 8010538:	f000 f9fc 	bl	8010934 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal>
 801053c:	4603      	mov	r3, r0
 801053e:	4629      	mov	r1, r5
 8010540:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 8010544:	685b      	ldr	r3, [r3, #4]
 8010546:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801054a:	689b      	ldr	r3, [r3, #8]
 801054c:	4718      	bx	r3
 801054e:	4770      	bx	lr

08010550 <_Control__get_serialized_size>:
 8010550:	b538      	push	{r3, r4, r5, lr}
 8010552:	4604      	mov	r4, r0
 8010554:	b1b8      	cbz	r0, 8010586 <_Control__get_serialized_size+0x36>
 8010556:	2100      	movs	r1, #0
 8010558:	f000 ffd2 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 801055c:	4605      	mov	r5, r0
 801055e:	f104 0008 	add.w	r0, r4, #8
 8010562:	4629      	mov	r1, r5
 8010564:	f000 ffcc 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010568:	4601      	mov	r1, r0
 801056a:	f104 0010 	add.w	r0, r4, #16
 801056e:	440d      	add	r5, r1
 8010570:	4629      	mov	r1, r5
 8010572:	f000 f82f 	bl	80105d4 <get_serialized_size_autoware_control_msgs__msg__Lateral>
 8010576:	4601      	mov	r1, r0
 8010578:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 801057c:	440d      	add	r5, r1
 801057e:	4629      	mov	r1, r5
 8010580:	f000 f934 	bl	80107ec <get_serialized_size_autoware_control_msgs__msg__Longitudinal>
 8010584:	4428      	add	r0, r5
 8010586:	bd38      	pop	{r3, r4, r5, pc}

08010588 <_Control__max_serialized_size>:
 8010588:	b530      	push	{r4, r5, lr}
 801058a:	b083      	sub	sp, #12
 801058c:	2301      	movs	r3, #1
 801058e:	2100      	movs	r1, #0
 8010590:	f10d 0007 	add.w	r0, sp, #7
 8010594:	f88d 3007 	strb.w	r3, [sp, #7]
 8010598:	f001 f802 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 801059c:	4604      	mov	r4, r0
 801059e:	f10d 0007 	add.w	r0, sp, #7
 80105a2:	4621      	mov	r1, r4
 80105a4:	f000 fffc 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 80105a8:	4605      	mov	r5, r0
 80105aa:	f10d 0007 	add.w	r0, sp, #7
 80105ae:	4425      	add	r5, r4
 80105b0:	4629      	mov	r1, r5
 80105b2:	f000 f8c7 	bl	8010744 <max_serialized_size_autoware_control_msgs__msg__Lateral>
 80105b6:	4604      	mov	r4, r0
 80105b8:	f10d 0007 	add.w	r0, sp, #7
 80105bc:	442c      	add	r4, r5
 80105be:	4621      	mov	r1, r4
 80105c0:	f000 f980 	bl	80108c4 <max_serialized_size_autoware_control_msgs__msg__Longitudinal>
 80105c4:	4420      	add	r0, r4
 80105c6:	b003      	add	sp, #12
 80105c8:	bd30      	pop	{r4, r5, pc}
 80105ca:	bf00      	nop

080105cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Control>:
 80105cc:	4800      	ldr	r0, [pc, #0]	@ (80105d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Control+0x4>)
 80105ce:	4770      	bx	lr
 80105d0:	2400040c 	.word	0x2400040c

080105d4 <get_serialized_size_autoware_control_msgs__msg__Lateral>:
 80105d4:	b5b0      	push	{r4, r5, r7, lr}
 80105d6:	4604      	mov	r4, r0
 80105d8:	b1f0      	cbz	r0, 8010618 <get_serialized_size_autoware_control_msgs__msg__Lateral+0x44>
 80105da:	460d      	mov	r5, r1
 80105dc:	f000 ff90 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80105e0:	4607      	mov	r7, r0
 80105e2:	f104 0008 	add.w	r0, r4, #8
 80105e6:	442f      	add	r7, r5
 80105e8:	f1c5 0501 	rsb	r5, r5, #1
 80105ec:	4639      	mov	r1, r7
 80105ee:	f000 ff87 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80105f2:	4407      	add	r7, r0
 80105f4:	2104      	movs	r1, #4
 80105f6:	4638      	mov	r0, r7
 80105f8:	f001 fea8 	bl	801234c <ucdr_alignment>
 80105fc:	2104      	movs	r1, #4
 80105fe:	1844      	adds	r4, r0, r1
 8010600:	443c      	add	r4, r7
 8010602:	4620      	mov	r0, r4
 8010604:	f001 fea2 	bl	801234c <ucdr_alignment>
 8010608:	3004      	adds	r0, #4
 801060a:	2101      	movs	r1, #1
 801060c:	4404      	add	r4, r0
 801060e:	4620      	mov	r0, r4
 8010610:	f001 fe9c 	bl	801234c <ucdr_alignment>
 8010614:	4428      	add	r0, r5
 8010616:	4420      	add	r0, r4
 8010618:	bdb0      	pop	{r4, r5, r7, pc}
 801061a:	bf00      	nop

0801061c <_Lateral__cdr_deserialize>:
 801061c:	b538      	push	{r3, r4, r5, lr}
 801061e:	460c      	mov	r4, r1
 8010620:	b311      	cbz	r1, 8010668 <_Lateral__cdr_deserialize+0x4c>
 8010622:	4605      	mov	r5, r0
 8010624:	f000 ffd0 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010628:	4603      	mov	r3, r0
 801062a:	4621      	mov	r1, r4
 801062c:	4628      	mov	r0, r5
 801062e:	685b      	ldr	r3, [r3, #4]
 8010630:	68db      	ldr	r3, [r3, #12]
 8010632:	4798      	blx	r3
 8010634:	f000 ffc8 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010638:	4603      	mov	r3, r0
 801063a:	f104 0108 	add.w	r1, r4, #8
 801063e:	4628      	mov	r0, r5
 8010640:	685b      	ldr	r3, [r3, #4]
 8010642:	68db      	ldr	r3, [r3, #12]
 8010644:	4798      	blx	r3
 8010646:	f104 0110 	add.w	r1, r4, #16
 801064a:	4628      	mov	r0, r5
 801064c:	f001 fc30 	bl	8011eb0 <ucdr_deserialize_float>
 8010650:	f104 0114 	add.w	r1, r4, #20
 8010654:	4628      	mov	r0, r5
 8010656:	f001 fc2b 	bl	8011eb0 <ucdr_deserialize_float>
 801065a:	f104 0118 	add.w	r1, r4, #24
 801065e:	4628      	mov	r0, r5
 8010660:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010664:	f000 bfca 	b.w	80115fc <ucdr_deserialize_bool>
 8010668:	4608      	mov	r0, r1
 801066a:	bd38      	pop	{r3, r4, r5, pc}

0801066c <_Lateral__cdr_serialize>:
 801066c:	b318      	cbz	r0, 80106b6 <_Lateral__cdr_serialize+0x4a>
 801066e:	b538      	push	{r3, r4, r5, lr}
 8010670:	4604      	mov	r4, r0
 8010672:	460d      	mov	r5, r1
 8010674:	f000 ffa8 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010678:	4603      	mov	r3, r0
 801067a:	4629      	mov	r1, r5
 801067c:	4620      	mov	r0, r4
 801067e:	685b      	ldr	r3, [r3, #4]
 8010680:	689b      	ldr	r3, [r3, #8]
 8010682:	4798      	blx	r3
 8010684:	f000 ffa0 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010688:	4603      	mov	r3, r0
 801068a:	4629      	mov	r1, r5
 801068c:	f104 0008 	add.w	r0, r4, #8
 8010690:	685b      	ldr	r3, [r3, #4]
 8010692:	689b      	ldr	r3, [r3, #8]
 8010694:	4798      	blx	r3
 8010696:	ed94 0a04 	vldr	s0, [r4, #16]
 801069a:	4628      	mov	r0, r5
 801069c:	f001 fb70 	bl	8011d80 <ucdr_serialize_float>
 80106a0:	ed94 0a05 	vldr	s0, [r4, #20]
 80106a4:	4628      	mov	r0, r5
 80106a6:	f001 fb6b 	bl	8011d80 <ucdr_serialize_float>
 80106aa:	7e21      	ldrb	r1, [r4, #24]
 80106ac:	4628      	mov	r0, r5
 80106ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80106b2:	f000 bf8d 	b.w	80115d0 <ucdr_serialize_bool>
 80106b6:	4770      	bx	lr

080106b8 <_Lateral__get_serialized_size>:
 80106b8:	b538      	push	{r3, r4, r5, lr}
 80106ba:	4604      	mov	r4, r0
 80106bc:	b1d8      	cbz	r0, 80106f6 <_Lateral__get_serialized_size+0x3e>
 80106be:	2100      	movs	r1, #0
 80106c0:	f000 ff1e 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80106c4:	4605      	mov	r5, r0
 80106c6:	f104 0008 	add.w	r0, r4, #8
 80106ca:	4629      	mov	r1, r5
 80106cc:	f000 ff18 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80106d0:	4405      	add	r5, r0
 80106d2:	2104      	movs	r1, #4
 80106d4:	4628      	mov	r0, r5
 80106d6:	f001 fe39 	bl	801234c <ucdr_alignment>
 80106da:	2104      	movs	r1, #4
 80106dc:	4408      	add	r0, r1
 80106de:	1944      	adds	r4, r0, r5
 80106e0:	4620      	mov	r0, r4
 80106e2:	f001 fe33 	bl	801234c <ucdr_alignment>
 80106e6:	3004      	adds	r0, #4
 80106e8:	2101      	movs	r1, #1
 80106ea:	4404      	add	r4, r0
 80106ec:	4620      	mov	r0, r4
 80106ee:	f001 fe2d 	bl	801234c <ucdr_alignment>
 80106f2:	3001      	adds	r0, #1
 80106f4:	4420      	add	r0, r4
 80106f6:	bd38      	pop	{r3, r4, r5, pc}

080106f8 <_Lateral__max_serialized_size>:
 80106f8:	b530      	push	{r4, r5, lr}
 80106fa:	b083      	sub	sp, #12
 80106fc:	2501      	movs	r5, #1
 80106fe:	2100      	movs	r1, #0
 8010700:	f10d 0007 	add.w	r0, sp, #7
 8010704:	f88d 5007 	strb.w	r5, [sp, #7]
 8010708:	f000 ff4a 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 801070c:	4604      	mov	r4, r0
 801070e:	f10d 0007 	add.w	r0, sp, #7
 8010712:	4621      	mov	r1, r4
 8010714:	f000 ff44 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8010718:	4404      	add	r4, r0
 801071a:	2104      	movs	r1, #4
 801071c:	4620      	mov	r0, r4
 801071e:	f001 fe15 	bl	801234c <ucdr_alignment>
 8010722:	2104      	movs	r1, #4
 8010724:	4408      	add	r0, r1
 8010726:	4404      	add	r4, r0
 8010728:	4620      	mov	r0, r4
 801072a:	f001 fe0f 	bl	801234c <ucdr_alignment>
 801072e:	3004      	adds	r0, #4
 8010730:	4629      	mov	r1, r5
 8010732:	4404      	add	r4, r0
 8010734:	4620      	mov	r0, r4
 8010736:	f001 fe09 	bl	801234c <ucdr_alignment>
 801073a:	4428      	add	r0, r5
 801073c:	4420      	add	r0, r4
 801073e:	b003      	add	sp, #12
 8010740:	bd30      	pop	{r4, r5, pc}
 8010742:	bf00      	nop

08010744 <max_serialized_size_autoware_control_msgs__msg__Lateral>:
 8010744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010746:	2701      	movs	r7, #1
 8010748:	460c      	mov	r4, r1
 801074a:	4606      	mov	r6, r0
 801074c:	7007      	strb	r7, [r0, #0]
 801074e:	f000 ff27 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8010752:	4605      	mov	r5, r0
 8010754:	4630      	mov	r0, r6
 8010756:	4425      	add	r5, r4
 8010758:	1b3c      	subs	r4, r7, r4
 801075a:	4629      	mov	r1, r5
 801075c:	f000 ff20 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8010760:	4405      	add	r5, r0
 8010762:	2104      	movs	r1, #4
 8010764:	4628      	mov	r0, r5
 8010766:	f001 fdf1 	bl	801234c <ucdr_alignment>
 801076a:	2104      	movs	r1, #4
 801076c:	4408      	add	r0, r1
 801076e:	4405      	add	r5, r0
 8010770:	4628      	mov	r0, r5
 8010772:	f001 fdeb 	bl	801234c <ucdr_alignment>
 8010776:	3004      	adds	r0, #4
 8010778:	4639      	mov	r1, r7
 801077a:	4405      	add	r5, r0
 801077c:	4628      	mov	r0, r5
 801077e:	f001 fde5 	bl	801234c <ucdr_alignment>
 8010782:	4420      	add	r0, r4
 8010784:	4428      	add	r0, r5
 8010786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010788 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral>:
 8010788:	4800      	ldr	r0, [pc, #0]	@ (801078c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Lateral+0x4>)
 801078a:	4770      	bx	lr
 801078c:	24000434 	.word	0x24000434

08010790 <get_serialized_size_autoware_control_msgs__msg__Longitudinal.part.0>:
 8010790:	b570      	push	{r4, r5, r6, lr}
 8010792:	460c      	mov	r4, r1
 8010794:	4606      	mov	r6, r0
 8010796:	f000 feb3 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 801079a:	4605      	mov	r5, r0
 801079c:	f106 0008 	add.w	r0, r6, #8
 80107a0:	4425      	add	r5, r4
 80107a2:	f1c4 0401 	rsb	r4, r4, #1
 80107a6:	4629      	mov	r1, r5
 80107a8:	f000 feaa 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80107ac:	4405      	add	r5, r0
 80107ae:	2104      	movs	r1, #4
 80107b0:	4628      	mov	r0, r5
 80107b2:	f001 fdcb 	bl	801234c <ucdr_alignment>
 80107b6:	2104      	movs	r1, #4
 80107b8:	4408      	add	r0, r1
 80107ba:	4405      	add	r5, r0
 80107bc:	4628      	mov	r0, r5
 80107be:	f001 fdc5 	bl	801234c <ucdr_alignment>
 80107c2:	2104      	movs	r1, #4
 80107c4:	4408      	add	r0, r1
 80107c6:	1946      	adds	r6, r0, r5
 80107c8:	4630      	mov	r0, r6
 80107ca:	f001 fdbf 	bl	801234c <ucdr_alignment>
 80107ce:	1d05      	adds	r5, r0, #4
 80107d0:	2101      	movs	r1, #1
 80107d2:	4435      	add	r5, r6
 80107d4:	4628      	mov	r0, r5
 80107d6:	f001 fdb9 	bl	801234c <ucdr_alignment>
 80107da:	2101      	movs	r1, #1
 80107dc:	4408      	add	r0, r1
 80107de:	4405      	add	r5, r0
 80107e0:	4628      	mov	r0, r5
 80107e2:	f001 fdb3 	bl	801234c <ucdr_alignment>
 80107e6:	4420      	add	r0, r4
 80107e8:	4428      	add	r0, r5
 80107ea:	bd70      	pop	{r4, r5, r6, pc}

080107ec <get_serialized_size_autoware_control_msgs__msg__Longitudinal>:
 80107ec:	b108      	cbz	r0, 80107f2 <get_serialized_size_autoware_control_msgs__msg__Longitudinal+0x6>
 80107ee:	f7ff bfcf 	b.w	8010790 <get_serialized_size_autoware_control_msgs__msg__Longitudinal.part.0>
 80107f2:	4770      	bx	lr

080107f4 <_Longitudinal__get_serialized_size>:
 80107f4:	b110      	cbz	r0, 80107fc <_Longitudinal__get_serialized_size+0x8>
 80107f6:	2100      	movs	r1, #0
 80107f8:	f7ff bfca 	b.w	8010790 <get_serialized_size_autoware_control_msgs__msg__Longitudinal.part.0>
 80107fc:	4770      	bx	lr
 80107fe:	bf00      	nop

08010800 <_Longitudinal__cdr_deserialize>:
 8010800:	b538      	push	{r3, r4, r5, lr}
 8010802:	460c      	mov	r4, r1
 8010804:	b361      	cbz	r1, 8010860 <_Longitudinal__cdr_deserialize+0x60>
 8010806:	4605      	mov	r5, r0
 8010808:	f000 fede 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801080c:	4603      	mov	r3, r0
 801080e:	4621      	mov	r1, r4
 8010810:	4628      	mov	r0, r5
 8010812:	685b      	ldr	r3, [r3, #4]
 8010814:	68db      	ldr	r3, [r3, #12]
 8010816:	4798      	blx	r3
 8010818:	f000 fed6 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801081c:	4603      	mov	r3, r0
 801081e:	f104 0108 	add.w	r1, r4, #8
 8010822:	4628      	mov	r0, r5
 8010824:	685b      	ldr	r3, [r3, #4]
 8010826:	68db      	ldr	r3, [r3, #12]
 8010828:	4798      	blx	r3
 801082a:	f104 0110 	add.w	r1, r4, #16
 801082e:	4628      	mov	r0, r5
 8010830:	f001 fb3e 	bl	8011eb0 <ucdr_deserialize_float>
 8010834:	f104 0114 	add.w	r1, r4, #20
 8010838:	4628      	mov	r0, r5
 801083a:	f001 fb39 	bl	8011eb0 <ucdr_deserialize_float>
 801083e:	f104 0118 	add.w	r1, r4, #24
 8010842:	4628      	mov	r0, r5
 8010844:	f001 fb34 	bl	8011eb0 <ucdr_deserialize_float>
 8010848:	f104 011c 	add.w	r1, r4, #28
 801084c:	4628      	mov	r0, r5
 801084e:	f000 fed5 	bl	80115fc <ucdr_deserialize_bool>
 8010852:	f104 011d 	add.w	r1, r4, #29
 8010856:	4628      	mov	r0, r5
 8010858:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801085c:	f000 bece 	b.w	80115fc <ucdr_deserialize_bool>
 8010860:	4608      	mov	r0, r1
 8010862:	bd38      	pop	{r3, r4, r5, pc}

08010864 <_Longitudinal__cdr_serialize>:
 8010864:	b360      	cbz	r0, 80108c0 <_Longitudinal__cdr_serialize+0x5c>
 8010866:	b538      	push	{r3, r4, r5, lr}
 8010868:	4604      	mov	r4, r0
 801086a:	460d      	mov	r5, r1
 801086c:	f000 feac 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010870:	4603      	mov	r3, r0
 8010872:	4629      	mov	r1, r5
 8010874:	4620      	mov	r0, r4
 8010876:	685b      	ldr	r3, [r3, #4]
 8010878:	689b      	ldr	r3, [r3, #8]
 801087a:	4798      	blx	r3
 801087c:	f000 fea4 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010880:	4603      	mov	r3, r0
 8010882:	4629      	mov	r1, r5
 8010884:	f104 0008 	add.w	r0, r4, #8
 8010888:	685b      	ldr	r3, [r3, #4]
 801088a:	689b      	ldr	r3, [r3, #8]
 801088c:	4798      	blx	r3
 801088e:	ed94 0a04 	vldr	s0, [r4, #16]
 8010892:	4628      	mov	r0, r5
 8010894:	f001 fa74 	bl	8011d80 <ucdr_serialize_float>
 8010898:	ed94 0a05 	vldr	s0, [r4, #20]
 801089c:	4628      	mov	r0, r5
 801089e:	f001 fa6f 	bl	8011d80 <ucdr_serialize_float>
 80108a2:	ed94 0a06 	vldr	s0, [r4, #24]
 80108a6:	4628      	mov	r0, r5
 80108a8:	f001 fa6a 	bl	8011d80 <ucdr_serialize_float>
 80108ac:	7f21      	ldrb	r1, [r4, #28]
 80108ae:	4628      	mov	r0, r5
 80108b0:	f000 fe8e 	bl	80115d0 <ucdr_serialize_bool>
 80108b4:	7f61      	ldrb	r1, [r4, #29]
 80108b6:	4628      	mov	r0, r5
 80108b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80108bc:	f000 be88 	b.w	80115d0 <ucdr_serialize_bool>
 80108c0:	4770      	bx	lr
 80108c2:	bf00      	nop

080108c4 <max_serialized_size_autoware_control_msgs__msg__Longitudinal>:
 80108c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108c6:	2701      	movs	r7, #1
 80108c8:	460c      	mov	r4, r1
 80108ca:	4606      	mov	r6, r0
 80108cc:	7007      	strb	r7, [r0, #0]
 80108ce:	f000 fe67 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 80108d2:	4605      	mov	r5, r0
 80108d4:	4630      	mov	r0, r6
 80108d6:	4425      	add	r5, r4
 80108d8:	1b3c      	subs	r4, r7, r4
 80108da:	4629      	mov	r1, r5
 80108dc:	f000 fe60 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 80108e0:	4405      	add	r5, r0
 80108e2:	2104      	movs	r1, #4
 80108e4:	4628      	mov	r0, r5
 80108e6:	f001 fd31 	bl	801234c <ucdr_alignment>
 80108ea:	2104      	movs	r1, #4
 80108ec:	4408      	add	r0, r1
 80108ee:	4405      	add	r5, r0
 80108f0:	4628      	mov	r0, r5
 80108f2:	f001 fd2b 	bl	801234c <ucdr_alignment>
 80108f6:	2104      	movs	r1, #4
 80108f8:	4408      	add	r0, r1
 80108fa:	1946      	adds	r6, r0, r5
 80108fc:	4630      	mov	r0, r6
 80108fe:	f001 fd25 	bl	801234c <ucdr_alignment>
 8010902:	1d05      	adds	r5, r0, #4
 8010904:	4639      	mov	r1, r7
 8010906:	4435      	add	r5, r6
 8010908:	4628      	mov	r0, r5
 801090a:	f001 fd1f 	bl	801234c <ucdr_alignment>
 801090e:	4438      	add	r0, r7
 8010910:	4639      	mov	r1, r7
 8010912:	4405      	add	r5, r0
 8010914:	4628      	mov	r0, r5
 8010916:	f001 fd19 	bl	801234c <ucdr_alignment>
 801091a:	4420      	add	r0, r4
 801091c:	4428      	add	r0, r5
 801091e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010920 <_Longitudinal__max_serialized_size>:
 8010920:	b500      	push	{lr}
 8010922:	b083      	sub	sp, #12
 8010924:	2100      	movs	r1, #0
 8010926:	f10d 0007 	add.w	r0, sp, #7
 801092a:	f7ff ffcb 	bl	80108c4 <max_serialized_size_autoware_control_msgs__msg__Longitudinal>
 801092e:	b003      	add	sp, #12
 8010930:	f85d fb04 	ldr.w	pc, [sp], #4

08010934 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal>:
 8010934:	4800      	ldr	r0, [pc, #0]	@ (8010938 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_control_msgs__msg__Longitudinal+0x4>)
 8010936:	4770      	bx	lr
 8010938:	2400045c 	.word	0x2400045c

0801093c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request>:
 801093c:	4b04      	ldr	r3, [pc, #16]	@ (8010950 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x14>)
 801093e:	4805      	ldr	r0, [pc, #20]	@ (8010954 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x18>)
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	4905      	ldr	r1, [pc, #20]	@ (8010958 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x1c>)
 8010944:	4a05      	ldr	r2, [pc, #20]	@ (801095c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x20>)
 8010946:	6003      	str	r3, [r0, #0]
 8010948:	600b      	str	r3, [r1, #0]
 801094a:	6013      	str	r3, [r2, #0]
 801094c:	4770      	bx	lr
 801094e:	bf00      	nop
 8010950:	24000e0c 	.word	0x24000e0c
 8010954:	240004a8 	.word	0x240004a8
 8010958:	240004b4 	.word	0x240004b4
 801095c:	2400048c 	.word	0x2400048c

08010960 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport>:
 8010960:	4a02      	ldr	r2, [pc, #8]	@ (801096c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport+0xc>)
 8010962:	4b03      	ldr	r3, [pc, #12]	@ (8010970 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport+0x10>)
 8010964:	6812      	ldr	r2, [r2, #0]
 8010966:	601a      	str	r2, [r3, #0]
 8010968:	4770      	bx	lr
 801096a:	bf00      	nop
 801096c:	24000e0c 	.word	0x24000e0c
 8010970:	240004c8 	.word	0x240004c8

08010974 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand>:
 8010974:	4a02      	ldr	r2, [pc, #8]	@ (8010980 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand+0xc>)
 8010976:	4b03      	ldr	r3, [pc, #12]	@ (8010984 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand+0x10>)
 8010978:	6812      	ldr	r2, [r2, #0]
 801097a:	601a      	str	r2, [r3, #0]
 801097c:	4770      	bx	lr
 801097e:	bf00      	nop
 8010980:	24000e0c 	.word	0x24000e0c
 8010984:	240004dc 	.word	0x240004dc

08010988 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport>:
 8010988:	4a02      	ldr	r2, [pc, #8]	@ (8010994 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport+0xc>)
 801098a:	4b03      	ldr	r3, [pc, #12]	@ (8010998 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport+0x10>)
 801098c:	6812      	ldr	r2, [r2, #0]
 801098e:	601a      	str	r2, [r3, #0]
 8010990:	4770      	bx	lr
 8010992:	bf00      	nop
 8010994:	24000e0c 	.word	0x24000e0c
 8010998:	240004f0 	.word	0x240004f0

0801099c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand>:
 801099c:	4a02      	ldr	r2, [pc, #8]	@ (80109a8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand+0xc>)
 801099e:	4b03      	ldr	r3, [pc, #12]	@ (80109ac <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand+0x10>)
 80109a0:	6812      	ldr	r2, [r2, #0]
 80109a2:	601a      	str	r2, [r3, #0]
 80109a4:	4770      	bx	lr
 80109a6:	bf00      	nop
 80109a8:	24000e0c 	.word	0x24000e0c
 80109ac:	24000504 	.word	0x24000504

080109b0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport>:
 80109b0:	4a02      	ldr	r2, [pc, #8]	@ (80109bc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport+0xc>)
 80109b2:	4b03      	ldr	r3, [pc, #12]	@ (80109c0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport+0x10>)
 80109b4:	6812      	ldr	r2, [r2, #0]
 80109b6:	601a      	str	r2, [r3, #0]
 80109b8:	4770      	bx	lr
 80109ba:	bf00      	nop
 80109bc:	24000e0c 	.word	0x24000e0c
 80109c0:	24000518 	.word	0x24000518

080109c4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport>:
 80109c4:	4a02      	ldr	r2, [pc, #8]	@ (80109d0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport+0xc>)
 80109c6:	4b03      	ldr	r3, [pc, #12]	@ (80109d4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport+0x10>)
 80109c8:	6812      	ldr	r2, [r2, #0]
 80109ca:	601a      	str	r2, [r3, #0]
 80109cc:	4770      	bx	lr
 80109ce:	bf00      	nop
 80109d0:	24000e0c 	.word	0x24000e0c
 80109d4:	2400052c 	.word	0x2400052c

080109d8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand>:
 80109d8:	4a02      	ldr	r2, [pc, #8]	@ (80109e4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0xc>)
 80109da:	4b03      	ldr	r3, [pc, #12]	@ (80109e8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0x10>)
 80109dc:	6812      	ldr	r2, [r2, #0]
 80109de:	601a      	str	r2, [r3, #0]
 80109e0:	4770      	bx	lr
 80109e2:	bf00      	nop
 80109e4:	24000e0c 	.word	0x24000e0c
 80109e8:	24000540 	.word	0x24000540

080109ec <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport>:
 80109ec:	4a02      	ldr	r2, [pc, #8]	@ (80109f8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport+0xc>)
 80109ee:	4b03      	ldr	r3, [pc, #12]	@ (80109fc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport+0x10>)
 80109f0:	6812      	ldr	r2, [r2, #0]
 80109f2:	601a      	str	r2, [r3, #0]
 80109f4:	4770      	bx	lr
 80109f6:	bf00      	nop
 80109f8:	24000e0c 	.word	0x24000e0c
 80109fc:	24000554 	.word	0x24000554

08010a00 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport>:
 8010a00:	4a02      	ldr	r2, [pc, #8]	@ (8010a0c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport+0xc>)
 8010a02:	4b03      	ldr	r3, [pc, #12]	@ (8010a10 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport+0x10>)
 8010a04:	6812      	ldr	r2, [r2, #0]
 8010a06:	601a      	str	r2, [r3, #0]
 8010a08:	4770      	bx	lr
 8010a0a:	bf00      	nop
 8010a0c:	24000e0c 	.word	0x24000e0c
 8010a10:	24000568 	.word	0x24000568

08010a14 <autoware_vehicle_msgs__srv__ControlModeCommand_Request__rosidl_typesupport_introspection_c__ControlModeCommand_Request_init_function>:
 8010a14:	f002 b92e 	b.w	8012c74 <autoware_vehicle_msgs__srv__ControlModeCommand_Request__init>

08010a18 <autoware_vehicle_msgs__srv__ControlModeCommand_Request__rosidl_typesupport_introspection_c__ControlModeCommand_Request_fini_function>:
 8010a18:	f002 b93e 	b.w	8012c98 <autoware_vehicle_msgs__srv__ControlModeCommand_Request__fini>

08010a1c <autoware_vehicle_msgs__srv__ControlModeCommand_Response__rosidl_typesupport_introspection_c__ControlModeCommand_Response_init_function>:
 8010a1c:	f002 b940 	b.w	8012ca0 <autoware_vehicle_msgs__srv__ControlModeCommand_Response__init>

08010a20 <autoware_vehicle_msgs__srv__ControlModeCommand_Response__rosidl_typesupport_introspection_c__ControlModeCommand_Response_fini_function>:
 8010a20:	f002 b942 	b.w	8012ca8 <autoware_vehicle_msgs__srv__ControlModeCommand_Response__fini>

08010a24 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request>:
 8010a24:	b508      	push	{r3, lr}
 8010a26:	f000 fd5d 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010a2a:	4b06      	ldr	r3, [pc, #24]	@ (8010a44 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x20>)
 8010a2c:	4906      	ldr	r1, [pc, #24]	@ (8010a48 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x24>)
 8010a2e:	681a      	ldr	r2, [r3, #0]
 8010a30:	60c8      	str	r0, [r1, #12]
 8010a32:	b10a      	cbz	r2, 8010a38 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x14>
 8010a34:	4803      	ldr	r0, [pc, #12]	@ (8010a44 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x20>)
 8010a36:	bd08      	pop	{r3, pc}
 8010a38:	4a04      	ldr	r2, [pc, #16]	@ (8010a4c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x28>)
 8010a3a:	4802      	ldr	r0, [pc, #8]	@ (8010a44 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x20>)
 8010a3c:	6812      	ldr	r2, [r2, #0]
 8010a3e:	601a      	str	r2, [r3, #0]
 8010a40:	bd08      	pop	{r3, pc}
 8010a42:	bf00      	nop
 8010a44:	240005ec 	.word	0x240005ec
 8010a48:	24000574 	.word	0x24000574
 8010a4c:	24000e10 	.word	0x24000e10

08010a50 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Response>:
 8010a50:	4b04      	ldr	r3, [pc, #16]	@ (8010a64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Response+0x14>)
 8010a52:	681a      	ldr	r2, [r3, #0]
 8010a54:	b10a      	cbz	r2, 8010a5a <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Response+0xa>
 8010a56:	4803      	ldr	r0, [pc, #12]	@ (8010a64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Response+0x14>)
 8010a58:	4770      	bx	lr
 8010a5a:	4a03      	ldr	r2, [pc, #12]	@ (8010a68 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Response+0x18>)
 8010a5c:	4801      	ldr	r0, [pc, #4]	@ (8010a64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Response+0x14>)
 8010a5e:	6812      	ldr	r2, [r2, #0]
 8010a60:	601a      	str	r2, [r3, #0]
 8010a62:	4770      	bx	lr
 8010a64:	24000634 	.word	0x24000634
 8010a68:	24000e10 	.word	0x24000e10

08010a6c <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand>:
 8010a6c:	4b16      	ldr	r3, [pc, #88]	@ (8010ac8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x5c>)
 8010a6e:	681a      	ldr	r2, [r3, #0]
 8010a70:	b510      	push	{r4, lr}
 8010a72:	b132      	cbz	r2, 8010a82 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x16>
 8010a74:	685c      	ldr	r4, [r3, #4]
 8010a76:	68a3      	ldr	r3, [r4, #8]
 8010a78:	b153      	cbz	r3, 8010a90 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x24>
 8010a7a:	68e3      	ldr	r3, [r4, #12]
 8010a7c:	b1a3      	cbz	r3, 8010aa8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x3c>
 8010a7e:	4812      	ldr	r0, [pc, #72]	@ (8010ac8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x5c>)
 8010a80:	bd10      	pop	{r4, pc}
 8010a82:	4a12      	ldr	r2, [pc, #72]	@ (8010acc <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x60>)
 8010a84:	685c      	ldr	r4, [r3, #4]
 8010a86:	6812      	ldr	r2, [r2, #0]
 8010a88:	601a      	str	r2, [r3, #0]
 8010a8a:	68a3      	ldr	r3, [r4, #8]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d1f4      	bne.n	8010a7a <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0xe>
 8010a90:	f000 fd28 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010a94:	4b0e      	ldr	r3, [pc, #56]	@ (8010ad0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x64>)
 8010a96:	490f      	ldr	r1, [pc, #60]	@ (8010ad4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x68>)
 8010a98:	681a      	ldr	r2, [r3, #0]
 8010a9a:	60c8      	str	r0, [r1, #12]
 8010a9c:	b17a      	cbz	r2, 8010abe <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x52>
 8010a9e:	685b      	ldr	r3, [r3, #4]
 8010aa0:	60a3      	str	r3, [r4, #8]
 8010aa2:	68e3      	ldr	r3, [r4, #12]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d1ea      	bne.n	8010a7e <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x12>
 8010aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8010ad8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x6c>)
 8010aaa:	681a      	ldr	r2, [r3, #0]
 8010aac:	b11a      	cbz	r2, 8010ab6 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x4a>
 8010aae:	685b      	ldr	r3, [r3, #4]
 8010ab0:	4805      	ldr	r0, [pc, #20]	@ (8010ac8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x5c>)
 8010ab2:	60e3      	str	r3, [r4, #12]
 8010ab4:	bd10      	pop	{r4, pc}
 8010ab6:	4a05      	ldr	r2, [pc, #20]	@ (8010acc <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x60>)
 8010ab8:	6812      	ldr	r2, [r2, #0]
 8010aba:	601a      	str	r2, [r3, #0]
 8010abc:	e7f7      	b.n	8010aae <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x42>
 8010abe:	4a03      	ldr	r2, [pc, #12]	@ (8010acc <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x60>)
 8010ac0:	6812      	ldr	r2, [r2, #0]
 8010ac2:	601a      	str	r2, [r3, #0]
 8010ac4:	e7eb      	b.n	8010a9e <rosidl_typesupport_introspection_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x32>
 8010ac6:	bf00      	nop
 8010ac8:	24000650 	.word	0x24000650
 8010acc:	24000e10 	.word	0x24000e10
 8010ad0:	240005ec 	.word	0x240005ec
 8010ad4:	24000574 	.word	0x24000574
 8010ad8:	24000634 	.word	0x24000634

08010adc <autoware_vehicle_msgs__msg__ControlModeReport__rosidl_typesupport_introspection_c__ControlModeReport_init_function>:
 8010adc:	f002 b8e6 	b.w	8012cac <autoware_vehicle_msgs__msg__ControlModeReport__init>

08010ae0 <autoware_vehicle_msgs__msg__ControlModeReport__rosidl_typesupport_introspection_c__ControlModeReport_fini_function>:
 8010ae0:	f002 b8f6 	b.w	8012cd0 <autoware_vehicle_msgs__msg__ControlModeReport__fini>

08010ae4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport>:
 8010ae4:	b508      	push	{r3, lr}
 8010ae6:	f000 fcfd 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010aea:	4b06      	ldr	r3, [pc, #24]	@ (8010b04 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport+0x20>)
 8010aec:	4906      	ldr	r1, [pc, #24]	@ (8010b08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport+0x24>)
 8010aee:	681a      	ldr	r2, [r3, #0]
 8010af0:	60c8      	str	r0, [r1, #12]
 8010af2:	b10a      	cbz	r2, 8010af8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport+0x14>
 8010af4:	4803      	ldr	r0, [pc, #12]	@ (8010b04 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport+0x20>)
 8010af6:	bd08      	pop	{r3, pc}
 8010af8:	4a04      	ldr	r2, [pc, #16]	@ (8010b0c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport+0x28>)
 8010afa:	4802      	ldr	r0, [pc, #8]	@ (8010b04 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport+0x20>)
 8010afc:	6812      	ldr	r2, [r2, #0]
 8010afe:	601a      	str	r2, [r3, #0]
 8010b00:	bd08      	pop	{r3, pc}
 8010b02:	bf00      	nop
 8010b04:	240006d4 	.word	0x240006d4
 8010b08:	2400065c 	.word	0x2400065c
 8010b0c:	24000e10 	.word	0x24000e10

08010b10 <autoware_vehicle_msgs__msg__GearCommand__rosidl_typesupport_introspection_c__GearCommand_init_function>:
 8010b10:	f002 b8e2 	b.w	8012cd8 <autoware_vehicle_msgs__msg__GearCommand__init>

08010b14 <autoware_vehicle_msgs__msg__GearCommand__rosidl_typesupport_introspection_c__GearCommand_fini_function>:
 8010b14:	f002 b8f2 	b.w	8012cfc <autoware_vehicle_msgs__msg__GearCommand__fini>

08010b18 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand>:
 8010b18:	b508      	push	{r3, lr}
 8010b1a:	f000 fce3 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010b1e:	4b06      	ldr	r3, [pc, #24]	@ (8010b38 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand+0x20>)
 8010b20:	4906      	ldr	r1, [pc, #24]	@ (8010b3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand+0x24>)
 8010b22:	681a      	ldr	r2, [r3, #0]
 8010b24:	60c8      	str	r0, [r1, #12]
 8010b26:	b10a      	cbz	r2, 8010b2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand+0x14>
 8010b28:	4803      	ldr	r0, [pc, #12]	@ (8010b38 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand+0x20>)
 8010b2a:	bd08      	pop	{r3, pc}
 8010b2c:	4a04      	ldr	r2, [pc, #16]	@ (8010b40 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand+0x28>)
 8010b2e:	4802      	ldr	r0, [pc, #8]	@ (8010b38 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand+0x20>)
 8010b30:	6812      	ldr	r2, [r2, #0]
 8010b32:	601a      	str	r2, [r3, #0]
 8010b34:	bd08      	pop	{r3, pc}
 8010b36:	bf00      	nop
 8010b38:	24000758 	.word	0x24000758
 8010b3c:	240006e0 	.word	0x240006e0
 8010b40:	24000e10 	.word	0x24000e10

08010b44 <autoware_vehicle_msgs__msg__GearReport__rosidl_typesupport_introspection_c__GearReport_init_function>:
 8010b44:	f002 b8de 	b.w	8012d04 <autoware_vehicle_msgs__msg__GearReport__init>

08010b48 <autoware_vehicle_msgs__msg__GearReport__rosidl_typesupport_introspection_c__GearReport_fini_function>:
 8010b48:	f002 b8ee 	b.w	8012d28 <autoware_vehicle_msgs__msg__GearReport__fini>

08010b4c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport>:
 8010b4c:	b508      	push	{r3, lr}
 8010b4e:	f000 fcc9 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010b52:	4b06      	ldr	r3, [pc, #24]	@ (8010b6c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport+0x20>)
 8010b54:	4906      	ldr	r1, [pc, #24]	@ (8010b70 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport+0x24>)
 8010b56:	681a      	ldr	r2, [r3, #0]
 8010b58:	60c8      	str	r0, [r1, #12]
 8010b5a:	b10a      	cbz	r2, 8010b60 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport+0x14>
 8010b5c:	4803      	ldr	r0, [pc, #12]	@ (8010b6c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport+0x20>)
 8010b5e:	bd08      	pop	{r3, pc}
 8010b60:	4a04      	ldr	r2, [pc, #16]	@ (8010b74 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport+0x28>)
 8010b62:	4802      	ldr	r0, [pc, #8]	@ (8010b6c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport+0x20>)
 8010b64:	6812      	ldr	r2, [r2, #0]
 8010b66:	601a      	str	r2, [r3, #0]
 8010b68:	bd08      	pop	{r3, pc}
 8010b6a:	bf00      	nop
 8010b6c:	240007dc 	.word	0x240007dc
 8010b70:	24000764 	.word	0x24000764
 8010b74:	24000e10 	.word	0x24000e10

08010b78 <autoware_vehicle_msgs__msg__HazardLightsCommand__rosidl_typesupport_introspection_c__HazardLightsCommand_init_function>:
 8010b78:	f002 b8da 	b.w	8012d30 <autoware_vehicle_msgs__msg__HazardLightsCommand__init>

08010b7c <autoware_vehicle_msgs__msg__HazardLightsCommand__rosidl_typesupport_introspection_c__HazardLightsCommand_fini_function>:
 8010b7c:	f002 b8ea 	b.w	8012d54 <autoware_vehicle_msgs__msg__HazardLightsCommand__fini>

08010b80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand>:
 8010b80:	b508      	push	{r3, lr}
 8010b82:	f000 fcaf 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010b86:	4b06      	ldr	r3, [pc, #24]	@ (8010ba0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand+0x20>)
 8010b88:	4906      	ldr	r1, [pc, #24]	@ (8010ba4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand+0x24>)
 8010b8a:	681a      	ldr	r2, [r3, #0]
 8010b8c:	60c8      	str	r0, [r1, #12]
 8010b8e:	b10a      	cbz	r2, 8010b94 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand+0x14>
 8010b90:	4803      	ldr	r0, [pc, #12]	@ (8010ba0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand+0x20>)
 8010b92:	bd08      	pop	{r3, pc}
 8010b94:	4a04      	ldr	r2, [pc, #16]	@ (8010ba8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand+0x28>)
 8010b96:	4802      	ldr	r0, [pc, #8]	@ (8010ba0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand+0x20>)
 8010b98:	6812      	ldr	r2, [r2, #0]
 8010b9a:	601a      	str	r2, [r3, #0]
 8010b9c:	bd08      	pop	{r3, pc}
 8010b9e:	bf00      	nop
 8010ba0:	24000860 	.word	0x24000860
 8010ba4:	240007e8 	.word	0x240007e8
 8010ba8:	24000e10 	.word	0x24000e10

08010bac <autoware_vehicle_msgs__msg__HazardLightsReport__rosidl_typesupport_introspection_c__HazardLightsReport_init_function>:
 8010bac:	f002 b8d6 	b.w	8012d5c <autoware_vehicle_msgs__msg__HazardLightsReport__init>

08010bb0 <autoware_vehicle_msgs__msg__HazardLightsReport__rosidl_typesupport_introspection_c__HazardLightsReport_fini_function>:
 8010bb0:	f002 b8e6 	b.w	8012d80 <autoware_vehicle_msgs__msg__HazardLightsReport__fini>

08010bb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport>:
 8010bb4:	b508      	push	{r3, lr}
 8010bb6:	f000 fc95 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010bba:	4b06      	ldr	r3, [pc, #24]	@ (8010bd4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport+0x20>)
 8010bbc:	4906      	ldr	r1, [pc, #24]	@ (8010bd8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport+0x24>)
 8010bbe:	681a      	ldr	r2, [r3, #0]
 8010bc0:	60c8      	str	r0, [r1, #12]
 8010bc2:	b10a      	cbz	r2, 8010bc8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport+0x14>
 8010bc4:	4803      	ldr	r0, [pc, #12]	@ (8010bd4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport+0x20>)
 8010bc6:	bd08      	pop	{r3, pc}
 8010bc8:	4a04      	ldr	r2, [pc, #16]	@ (8010bdc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport+0x28>)
 8010bca:	4802      	ldr	r0, [pc, #8]	@ (8010bd4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport+0x20>)
 8010bcc:	6812      	ldr	r2, [r2, #0]
 8010bce:	601a      	str	r2, [r3, #0]
 8010bd0:	bd08      	pop	{r3, pc}
 8010bd2:	bf00      	nop
 8010bd4:	240008e4 	.word	0x240008e4
 8010bd8:	2400086c 	.word	0x2400086c
 8010bdc:	24000e10 	.word	0x24000e10

08010be0 <autoware_vehicle_msgs__msg__SteeringReport__rosidl_typesupport_introspection_c__SteeringReport_init_function>:
 8010be0:	f002 b8d2 	b.w	8012d88 <autoware_vehicle_msgs__msg__SteeringReport__init>

08010be4 <autoware_vehicle_msgs__msg__SteeringReport__rosidl_typesupport_introspection_c__SteeringReport_fini_function>:
 8010be4:	f002 b8e2 	b.w	8012dac <autoware_vehicle_msgs__msg__SteeringReport__fini>

08010be8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport>:
 8010be8:	b508      	push	{r3, lr}
 8010bea:	f000 fc7b 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010bee:	4b06      	ldr	r3, [pc, #24]	@ (8010c08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport+0x20>)
 8010bf0:	4906      	ldr	r1, [pc, #24]	@ (8010c0c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport+0x24>)
 8010bf2:	681a      	ldr	r2, [r3, #0]
 8010bf4:	60c8      	str	r0, [r1, #12]
 8010bf6:	b10a      	cbz	r2, 8010bfc <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport+0x14>
 8010bf8:	4803      	ldr	r0, [pc, #12]	@ (8010c08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport+0x20>)
 8010bfa:	bd08      	pop	{r3, pc}
 8010bfc:	4a04      	ldr	r2, [pc, #16]	@ (8010c10 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport+0x28>)
 8010bfe:	4802      	ldr	r0, [pc, #8]	@ (8010c08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport+0x20>)
 8010c00:	6812      	ldr	r2, [r2, #0]
 8010c02:	601a      	str	r2, [r3, #0]
 8010c04:	bd08      	pop	{r3, pc}
 8010c06:	bf00      	nop
 8010c08:	24000968 	.word	0x24000968
 8010c0c:	240008f0 	.word	0x240008f0
 8010c10:	24000e10 	.word	0x24000e10

08010c14 <autoware_vehicle_msgs__msg__TurnIndicatorsCommand__rosidl_typesupport_introspection_c__TurnIndicatorsCommand_init_function>:
 8010c14:	f002 b8ce 	b.w	8012db4 <autoware_vehicle_msgs__msg__TurnIndicatorsCommand__init>

08010c18 <autoware_vehicle_msgs__msg__TurnIndicatorsCommand__rosidl_typesupport_introspection_c__TurnIndicatorsCommand_fini_function>:
 8010c18:	f002 b8de 	b.w	8012dd8 <autoware_vehicle_msgs__msg__TurnIndicatorsCommand__fini>

08010c1c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand>:
 8010c1c:	b508      	push	{r3, lr}
 8010c1e:	f000 fc61 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010c22:	4b06      	ldr	r3, [pc, #24]	@ (8010c3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0x20>)
 8010c24:	4906      	ldr	r1, [pc, #24]	@ (8010c40 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0x24>)
 8010c26:	681a      	ldr	r2, [r3, #0]
 8010c28:	60c8      	str	r0, [r1, #12]
 8010c2a:	b10a      	cbz	r2, 8010c30 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0x14>
 8010c2c:	4803      	ldr	r0, [pc, #12]	@ (8010c3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0x20>)
 8010c2e:	bd08      	pop	{r3, pc}
 8010c30:	4a04      	ldr	r2, [pc, #16]	@ (8010c44 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0x28>)
 8010c32:	4802      	ldr	r0, [pc, #8]	@ (8010c3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0x20>)
 8010c34:	6812      	ldr	r2, [r2, #0]
 8010c36:	601a      	str	r2, [r3, #0]
 8010c38:	bd08      	pop	{r3, pc}
 8010c3a:	bf00      	nop
 8010c3c:	240009ec 	.word	0x240009ec
 8010c40:	24000974 	.word	0x24000974
 8010c44:	24000e10 	.word	0x24000e10

08010c48 <autoware_vehicle_msgs__msg__TurnIndicatorsReport__rosidl_typesupport_introspection_c__TurnIndicatorsReport_init_function>:
 8010c48:	f002 b8ca 	b.w	8012de0 <autoware_vehicle_msgs__msg__TurnIndicatorsReport__init>

08010c4c <autoware_vehicle_msgs__msg__TurnIndicatorsReport__rosidl_typesupport_introspection_c__TurnIndicatorsReport_fini_function>:
 8010c4c:	f002 b8da 	b.w	8012e04 <autoware_vehicle_msgs__msg__TurnIndicatorsReport__fini>

08010c50 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport>:
 8010c50:	b508      	push	{r3, lr}
 8010c52:	f000 fc47 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010c56:	4b06      	ldr	r3, [pc, #24]	@ (8010c70 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport+0x20>)
 8010c58:	4906      	ldr	r1, [pc, #24]	@ (8010c74 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport+0x24>)
 8010c5a:	681a      	ldr	r2, [r3, #0]
 8010c5c:	60c8      	str	r0, [r1, #12]
 8010c5e:	b10a      	cbz	r2, 8010c64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport+0x14>
 8010c60:	4803      	ldr	r0, [pc, #12]	@ (8010c70 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport+0x20>)
 8010c62:	bd08      	pop	{r3, pc}
 8010c64:	4a04      	ldr	r2, [pc, #16]	@ (8010c78 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport+0x28>)
 8010c66:	4802      	ldr	r0, [pc, #8]	@ (8010c70 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport+0x20>)
 8010c68:	6812      	ldr	r2, [r2, #0]
 8010c6a:	601a      	str	r2, [r3, #0]
 8010c6c:	bd08      	pop	{r3, pc}
 8010c6e:	bf00      	nop
 8010c70:	24000a70 	.word	0x24000a70
 8010c74:	240009f8 	.word	0x240009f8
 8010c78:	24000e10 	.word	0x24000e10

08010c7c <autoware_vehicle_msgs__msg__VelocityReport__rosidl_typesupport_introspection_c__VelocityReport_init_function>:
 8010c7c:	f002 b8c6 	b.w	8012e0c <autoware_vehicle_msgs__msg__VelocityReport__init>

08010c80 <autoware_vehicle_msgs__msg__VelocityReport__rosidl_typesupport_introspection_c__VelocityReport_fini_function>:
 8010c80:	f002 b8d6 	b.w	8012e30 <autoware_vehicle_msgs__msg__VelocityReport__fini>

08010c84 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport>:
 8010c84:	b508      	push	{r3, lr}
 8010c86:	f001 fc57 	bl	8012538 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010c8a:	4b06      	ldr	r3, [pc, #24]	@ (8010ca4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport+0x20>)
 8010c8c:	4906      	ldr	r1, [pc, #24]	@ (8010ca8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport+0x24>)
 8010c8e:	681a      	ldr	r2, [r3, #0]
 8010c90:	60c8      	str	r0, [r1, #12]
 8010c92:	b10a      	cbz	r2, 8010c98 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport+0x14>
 8010c94:	4803      	ldr	r0, [pc, #12]	@ (8010ca4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport+0x20>)
 8010c96:	bd08      	pop	{r3, pc}
 8010c98:	4a04      	ldr	r2, [pc, #16]	@ (8010cac <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport+0x28>)
 8010c9a:	4802      	ldr	r0, [pc, #8]	@ (8010ca4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport+0x20>)
 8010c9c:	6812      	ldr	r2, [r2, #0]
 8010c9e:	601a      	str	r2, [r3, #0]
 8010ca0:	bd08      	pop	{r3, pc}
 8010ca2:	bf00      	nop
 8010ca4:	24000b6c 	.word	0x24000b6c
 8010ca8:	24000a7c 	.word	0x24000a7c
 8010cac:	24000e10 	.word	0x24000e10

08010cb0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request>:
 8010cb0:	4800      	ldr	r0, [pc, #0]	@ (8010cb4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x4>)
 8010cb2:	4770      	bx	lr
 8010cb4:	24000b94 	.word	0x24000b94

08010cb8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Response>:
 8010cb8:	4800      	ldr	r0, [pc, #0]	@ (8010cbc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand_Response+0x4>)
 8010cba:	4770      	bx	lr
 8010cbc:	24000ba0 	.word	0x24000ba0

08010cc0 <_ControlModeCommand_Response__max_serialized_size>:
 8010cc0:	2101      	movs	r1, #1
 8010cc2:	2000      	movs	r0, #0
 8010cc4:	b508      	push	{r3, lr}
 8010cc6:	f001 fb41 	bl	801234c <ucdr_alignment>
 8010cca:	3001      	adds	r0, #1
 8010ccc:	bd08      	pop	{r3, pc}
 8010cce:	bf00      	nop

08010cd0 <_ControlModeCommand_Response__cdr_deserialize>:
 8010cd0:	b109      	cbz	r1, 8010cd6 <_ControlModeCommand_Response__cdr_deserialize+0x6>
 8010cd2:	f000 bc93 	b.w	80115fc <ucdr_deserialize_bool>
 8010cd6:	4608      	mov	r0, r1
 8010cd8:	4770      	bx	lr
 8010cda:	bf00      	nop

08010cdc <get_serialized_size_autoware_vehicle_msgs__srv__ControlModeCommand_Request>:
 8010cdc:	b538      	push	{r3, r4, r5, lr}
 8010cde:	b158      	cbz	r0, 8010cf8 <get_serialized_size_autoware_vehicle_msgs__srv__ControlModeCommand_Request+0x1c>
 8010ce0:	460d      	mov	r5, r1
 8010ce2:	f000 fc0d 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010ce6:	2101      	movs	r1, #1
 8010ce8:	182c      	adds	r4, r5, r0
 8010cea:	f1c5 0501 	rsb	r5, r5, #1
 8010cee:	4620      	mov	r0, r4
 8010cf0:	f001 fb2c 	bl	801234c <ucdr_alignment>
 8010cf4:	4428      	add	r0, r5
 8010cf6:	4420      	add	r0, r4
 8010cf8:	bd38      	pop	{r3, r4, r5, pc}
 8010cfa:	bf00      	nop

08010cfc <get_serialized_size_autoware_vehicle_msgs__srv__ControlModeCommand_Response>:
 8010cfc:	b138      	cbz	r0, 8010d0e <get_serialized_size_autoware_vehicle_msgs__srv__ControlModeCommand_Response+0x12>
 8010cfe:	b508      	push	{r3, lr}
 8010d00:	460b      	mov	r3, r1
 8010d02:	2101      	movs	r1, #1
 8010d04:	4618      	mov	r0, r3
 8010d06:	f001 fb21 	bl	801234c <ucdr_alignment>
 8010d0a:	3001      	adds	r0, #1
 8010d0c:	bd08      	pop	{r3, pc}
 8010d0e:	4770      	bx	lr

08010d10 <_ControlModeCommand_Request__cdr_deserialize>:
 8010d10:	b538      	push	{r3, r4, r5, lr}
 8010d12:	460c      	mov	r4, r1
 8010d14:	b179      	cbz	r1, 8010d36 <_ControlModeCommand_Request__cdr_deserialize+0x26>
 8010d16:	4605      	mov	r5, r0
 8010d18:	f000 fc56 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	4621      	mov	r1, r4
 8010d20:	4628      	mov	r0, r5
 8010d22:	685b      	ldr	r3, [r3, #4]
 8010d24:	68db      	ldr	r3, [r3, #12]
 8010d26:	4798      	blx	r3
 8010d28:	f104 0108 	add.w	r1, r4, #8
 8010d2c:	4628      	mov	r0, r5
 8010d2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d32:	f000 bc91 	b.w	8011658 <ucdr_deserialize_uint8_t>
 8010d36:	4608      	mov	r0, r1
 8010d38:	bd38      	pop	{r3, r4, r5, pc}
 8010d3a:	bf00      	nop

08010d3c <_ControlModeCommand_Request__cdr_serialize>:
 8010d3c:	b180      	cbz	r0, 8010d60 <_ControlModeCommand_Request__cdr_serialize+0x24>
 8010d3e:	b538      	push	{r3, r4, r5, lr}
 8010d40:	4604      	mov	r4, r0
 8010d42:	460d      	mov	r5, r1
 8010d44:	f000 fc40 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010d48:	4603      	mov	r3, r0
 8010d4a:	4629      	mov	r1, r5
 8010d4c:	4620      	mov	r0, r4
 8010d4e:	685b      	ldr	r3, [r3, #4]
 8010d50:	689b      	ldr	r3, [r3, #8]
 8010d52:	4798      	blx	r3
 8010d54:	7a21      	ldrb	r1, [r4, #8]
 8010d56:	4628      	mov	r0, r5
 8010d58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d5c:	f000 bc66 	b.w	801162c <ucdr_serialize_uint8_t>
 8010d60:	4770      	bx	lr
 8010d62:	bf00      	nop

08010d64 <_ControlModeCommand_Response__cdr_serialize>:
 8010d64:	460a      	mov	r2, r1
 8010d66:	b118      	cbz	r0, 8010d70 <_ControlModeCommand_Response__cdr_serialize+0xc>
 8010d68:	7801      	ldrb	r1, [r0, #0]
 8010d6a:	4610      	mov	r0, r2
 8010d6c:	f000 bc30 	b.w	80115d0 <ucdr_serialize_bool>
 8010d70:	4770      	bx	lr
 8010d72:	bf00      	nop

08010d74 <_ControlModeCommand_Response__get_serialized_size>:
 8010d74:	b130      	cbz	r0, 8010d84 <_ControlModeCommand_Response__get_serialized_size+0x10>
 8010d76:	2101      	movs	r1, #1
 8010d78:	2000      	movs	r0, #0
 8010d7a:	b508      	push	{r3, lr}
 8010d7c:	f001 fae6 	bl	801234c <ucdr_alignment>
 8010d80:	3001      	adds	r0, #1
 8010d82:	bd08      	pop	{r3, pc}
 8010d84:	4770      	bx	lr
 8010d86:	bf00      	nop

08010d88 <_ControlModeCommand_Request__get_serialized_size>:
 8010d88:	b150      	cbz	r0, 8010da0 <_ControlModeCommand_Request__get_serialized_size+0x18>
 8010d8a:	2100      	movs	r1, #0
 8010d8c:	b510      	push	{r4, lr}
 8010d8e:	f000 fbb7 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010d92:	4604      	mov	r4, r0
 8010d94:	2101      	movs	r1, #1
 8010d96:	f001 fad9 	bl	801234c <ucdr_alignment>
 8010d9a:	4420      	add	r0, r4
 8010d9c:	3001      	adds	r0, #1
 8010d9e:	bd10      	pop	{r4, pc}
 8010da0:	4770      	bx	lr
 8010da2:	bf00      	nop

08010da4 <_ControlModeCommand_Request__max_serialized_size>:
 8010da4:	b510      	push	{r4, lr}
 8010da6:	b082      	sub	sp, #8
 8010da8:	2401      	movs	r4, #1
 8010daa:	2100      	movs	r1, #0
 8010dac:	f10d 0007 	add.w	r0, sp, #7
 8010db0:	f88d 4007 	strb.w	r4, [sp, #7]
 8010db4:	f000 fbf4 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8010db8:	4621      	mov	r1, r4
 8010dba:	4604      	mov	r4, r0
 8010dbc:	f001 fac6 	bl	801234c <ucdr_alignment>
 8010dc0:	4420      	add	r0, r4
 8010dc2:	3001      	adds	r0, #1
 8010dc4:	b002      	add	sp, #8
 8010dc6:	bd10      	pop	{r4, pc}

08010dc8 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand>:
 8010dc8:	4800      	ldr	r0, [pc, #0]	@ (8010dcc <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__autoware_vehicle_msgs__srv__ControlModeCommand+0x4>)
 8010dca:	4770      	bx	lr
 8010dcc:	24000b88 	.word	0x24000b88

08010dd0 <get_serialized_size_autoware_vehicle_msgs__msg__ControlModeReport>:
 8010dd0:	b538      	push	{r3, r4, r5, lr}
 8010dd2:	b158      	cbz	r0, 8010dec <get_serialized_size_autoware_vehicle_msgs__msg__ControlModeReport+0x1c>
 8010dd4:	460d      	mov	r5, r1
 8010dd6:	f000 fb93 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010dda:	2101      	movs	r1, #1
 8010ddc:	182c      	adds	r4, r5, r0
 8010dde:	f1c5 0501 	rsb	r5, r5, #1
 8010de2:	4620      	mov	r0, r4
 8010de4:	f001 fab2 	bl	801234c <ucdr_alignment>
 8010de8:	4428      	add	r0, r5
 8010dea:	4420      	add	r0, r4
 8010dec:	bd38      	pop	{r3, r4, r5, pc}
 8010dee:	bf00      	nop

08010df0 <_ControlModeReport__cdr_deserialize>:
 8010df0:	b538      	push	{r3, r4, r5, lr}
 8010df2:	460c      	mov	r4, r1
 8010df4:	b179      	cbz	r1, 8010e16 <_ControlModeReport__cdr_deserialize+0x26>
 8010df6:	4605      	mov	r5, r0
 8010df8:	f000 fbe6 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010dfc:	4603      	mov	r3, r0
 8010dfe:	4621      	mov	r1, r4
 8010e00:	4628      	mov	r0, r5
 8010e02:	685b      	ldr	r3, [r3, #4]
 8010e04:	68db      	ldr	r3, [r3, #12]
 8010e06:	4798      	blx	r3
 8010e08:	f104 0108 	add.w	r1, r4, #8
 8010e0c:	4628      	mov	r0, r5
 8010e0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e12:	f000 bc21 	b.w	8011658 <ucdr_deserialize_uint8_t>
 8010e16:	4608      	mov	r0, r1
 8010e18:	bd38      	pop	{r3, r4, r5, pc}
 8010e1a:	bf00      	nop

08010e1c <_ControlModeReport__cdr_serialize>:
 8010e1c:	b180      	cbz	r0, 8010e40 <_ControlModeReport__cdr_serialize+0x24>
 8010e1e:	b538      	push	{r3, r4, r5, lr}
 8010e20:	4604      	mov	r4, r0
 8010e22:	460d      	mov	r5, r1
 8010e24:	f000 fbd0 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010e28:	4603      	mov	r3, r0
 8010e2a:	4629      	mov	r1, r5
 8010e2c:	4620      	mov	r0, r4
 8010e2e:	685b      	ldr	r3, [r3, #4]
 8010e30:	689b      	ldr	r3, [r3, #8]
 8010e32:	4798      	blx	r3
 8010e34:	7a21      	ldrb	r1, [r4, #8]
 8010e36:	4628      	mov	r0, r5
 8010e38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e3c:	f000 bbf6 	b.w	801162c <ucdr_serialize_uint8_t>
 8010e40:	4770      	bx	lr
 8010e42:	bf00      	nop

08010e44 <_ControlModeReport__get_serialized_size>:
 8010e44:	b150      	cbz	r0, 8010e5c <_ControlModeReport__get_serialized_size+0x18>
 8010e46:	2100      	movs	r1, #0
 8010e48:	b510      	push	{r4, lr}
 8010e4a:	f000 fb59 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010e4e:	4604      	mov	r4, r0
 8010e50:	2101      	movs	r1, #1
 8010e52:	f001 fa7b 	bl	801234c <ucdr_alignment>
 8010e56:	4420      	add	r0, r4
 8010e58:	3001      	adds	r0, #1
 8010e5a:	bd10      	pop	{r4, pc}
 8010e5c:	4770      	bx	lr
 8010e5e:	bf00      	nop

08010e60 <_ControlModeReport__max_serialized_size>:
 8010e60:	b510      	push	{r4, lr}
 8010e62:	b082      	sub	sp, #8
 8010e64:	2401      	movs	r4, #1
 8010e66:	2100      	movs	r1, #0
 8010e68:	f10d 0007 	add.w	r0, sp, #7
 8010e6c:	f88d 4007 	strb.w	r4, [sp, #7]
 8010e70:	f000 fb96 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8010e74:	4621      	mov	r1, r4
 8010e76:	4604      	mov	r4, r0
 8010e78:	f001 fa68 	bl	801234c <ucdr_alignment>
 8010e7c:	4420      	add	r0, r4
 8010e7e:	3001      	adds	r0, #1
 8010e80:	b002      	add	sp, #8
 8010e82:	bd10      	pop	{r4, pc}

08010e84 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport>:
 8010e84:	4800      	ldr	r0, [pc, #0]	@ (8010e88 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__ControlModeReport+0x4>)
 8010e86:	4770      	bx	lr
 8010e88:	24000be4 	.word	0x24000be4

08010e8c <get_serialized_size_autoware_vehicle_msgs__msg__GearCommand>:
 8010e8c:	b538      	push	{r3, r4, r5, lr}
 8010e8e:	b158      	cbz	r0, 8010ea8 <get_serialized_size_autoware_vehicle_msgs__msg__GearCommand+0x1c>
 8010e90:	460d      	mov	r5, r1
 8010e92:	f000 fb35 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010e96:	2101      	movs	r1, #1
 8010e98:	182c      	adds	r4, r5, r0
 8010e9a:	f1c5 0501 	rsb	r5, r5, #1
 8010e9e:	4620      	mov	r0, r4
 8010ea0:	f001 fa54 	bl	801234c <ucdr_alignment>
 8010ea4:	4428      	add	r0, r5
 8010ea6:	4420      	add	r0, r4
 8010ea8:	bd38      	pop	{r3, r4, r5, pc}
 8010eaa:	bf00      	nop

08010eac <_GearCommand__cdr_deserialize>:
 8010eac:	b538      	push	{r3, r4, r5, lr}
 8010eae:	460c      	mov	r4, r1
 8010eb0:	b179      	cbz	r1, 8010ed2 <_GearCommand__cdr_deserialize+0x26>
 8010eb2:	4605      	mov	r5, r0
 8010eb4:	f000 fb88 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010eb8:	4603      	mov	r3, r0
 8010eba:	4621      	mov	r1, r4
 8010ebc:	4628      	mov	r0, r5
 8010ebe:	685b      	ldr	r3, [r3, #4]
 8010ec0:	68db      	ldr	r3, [r3, #12]
 8010ec2:	4798      	blx	r3
 8010ec4:	f104 0108 	add.w	r1, r4, #8
 8010ec8:	4628      	mov	r0, r5
 8010eca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ece:	f000 bbc3 	b.w	8011658 <ucdr_deserialize_uint8_t>
 8010ed2:	4608      	mov	r0, r1
 8010ed4:	bd38      	pop	{r3, r4, r5, pc}
 8010ed6:	bf00      	nop

08010ed8 <_GearCommand__cdr_serialize>:
 8010ed8:	b180      	cbz	r0, 8010efc <_GearCommand__cdr_serialize+0x24>
 8010eda:	b538      	push	{r3, r4, r5, lr}
 8010edc:	4604      	mov	r4, r0
 8010ede:	460d      	mov	r5, r1
 8010ee0:	f000 fb72 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010ee4:	4603      	mov	r3, r0
 8010ee6:	4629      	mov	r1, r5
 8010ee8:	4620      	mov	r0, r4
 8010eea:	685b      	ldr	r3, [r3, #4]
 8010eec:	689b      	ldr	r3, [r3, #8]
 8010eee:	4798      	blx	r3
 8010ef0:	7a21      	ldrb	r1, [r4, #8]
 8010ef2:	4628      	mov	r0, r5
 8010ef4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ef8:	f000 bb98 	b.w	801162c <ucdr_serialize_uint8_t>
 8010efc:	4770      	bx	lr
 8010efe:	bf00      	nop

08010f00 <_GearCommand__get_serialized_size>:
 8010f00:	b150      	cbz	r0, 8010f18 <_GearCommand__get_serialized_size+0x18>
 8010f02:	2100      	movs	r1, #0
 8010f04:	b510      	push	{r4, lr}
 8010f06:	f000 fafb 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010f0a:	4604      	mov	r4, r0
 8010f0c:	2101      	movs	r1, #1
 8010f0e:	f001 fa1d 	bl	801234c <ucdr_alignment>
 8010f12:	4420      	add	r0, r4
 8010f14:	3001      	adds	r0, #1
 8010f16:	bd10      	pop	{r4, pc}
 8010f18:	4770      	bx	lr
 8010f1a:	bf00      	nop

08010f1c <_GearCommand__max_serialized_size>:
 8010f1c:	b510      	push	{r4, lr}
 8010f1e:	b082      	sub	sp, #8
 8010f20:	2401      	movs	r4, #1
 8010f22:	2100      	movs	r1, #0
 8010f24:	f10d 0007 	add.w	r0, sp, #7
 8010f28:	f88d 4007 	strb.w	r4, [sp, #7]
 8010f2c:	f000 fb38 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8010f30:	4621      	mov	r1, r4
 8010f32:	4604      	mov	r4, r0
 8010f34:	f001 fa0a 	bl	801234c <ucdr_alignment>
 8010f38:	4420      	add	r0, r4
 8010f3a:	3001      	adds	r0, #1
 8010f3c:	b002      	add	sp, #8
 8010f3e:	bd10      	pop	{r4, pc}

08010f40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand>:
 8010f40:	4800      	ldr	r0, [pc, #0]	@ (8010f44 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearCommand+0x4>)
 8010f42:	4770      	bx	lr
 8010f44:	24000c0c 	.word	0x24000c0c

08010f48 <get_serialized_size_autoware_vehicle_msgs__msg__GearReport>:
 8010f48:	b538      	push	{r3, r4, r5, lr}
 8010f4a:	b158      	cbz	r0, 8010f64 <get_serialized_size_autoware_vehicle_msgs__msg__GearReport+0x1c>
 8010f4c:	460d      	mov	r5, r1
 8010f4e:	f000 fad7 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010f52:	2101      	movs	r1, #1
 8010f54:	182c      	adds	r4, r5, r0
 8010f56:	f1c5 0501 	rsb	r5, r5, #1
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	f001 f9f6 	bl	801234c <ucdr_alignment>
 8010f60:	4428      	add	r0, r5
 8010f62:	4420      	add	r0, r4
 8010f64:	bd38      	pop	{r3, r4, r5, pc}
 8010f66:	bf00      	nop

08010f68 <_GearReport__cdr_deserialize>:
 8010f68:	b538      	push	{r3, r4, r5, lr}
 8010f6a:	460c      	mov	r4, r1
 8010f6c:	b179      	cbz	r1, 8010f8e <_GearReport__cdr_deserialize+0x26>
 8010f6e:	4605      	mov	r5, r0
 8010f70:	f000 fb2a 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010f74:	4603      	mov	r3, r0
 8010f76:	4621      	mov	r1, r4
 8010f78:	4628      	mov	r0, r5
 8010f7a:	685b      	ldr	r3, [r3, #4]
 8010f7c:	68db      	ldr	r3, [r3, #12]
 8010f7e:	4798      	blx	r3
 8010f80:	f104 0108 	add.w	r1, r4, #8
 8010f84:	4628      	mov	r0, r5
 8010f86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010f8a:	f000 bb65 	b.w	8011658 <ucdr_deserialize_uint8_t>
 8010f8e:	4608      	mov	r0, r1
 8010f90:	bd38      	pop	{r3, r4, r5, pc}
 8010f92:	bf00      	nop

08010f94 <_GearReport__cdr_serialize>:
 8010f94:	b180      	cbz	r0, 8010fb8 <_GearReport__cdr_serialize+0x24>
 8010f96:	b538      	push	{r3, r4, r5, lr}
 8010f98:	4604      	mov	r4, r0
 8010f9a:	460d      	mov	r5, r1
 8010f9c:	f000 fb14 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010fa0:	4603      	mov	r3, r0
 8010fa2:	4629      	mov	r1, r5
 8010fa4:	4620      	mov	r0, r4
 8010fa6:	685b      	ldr	r3, [r3, #4]
 8010fa8:	689b      	ldr	r3, [r3, #8]
 8010faa:	4798      	blx	r3
 8010fac:	7a21      	ldrb	r1, [r4, #8]
 8010fae:	4628      	mov	r0, r5
 8010fb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010fb4:	f000 bb3a 	b.w	801162c <ucdr_serialize_uint8_t>
 8010fb8:	4770      	bx	lr
 8010fba:	bf00      	nop

08010fbc <_GearReport__get_serialized_size>:
 8010fbc:	b150      	cbz	r0, 8010fd4 <_GearReport__get_serialized_size+0x18>
 8010fbe:	2100      	movs	r1, #0
 8010fc0:	b510      	push	{r4, lr}
 8010fc2:	f000 fa9d 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8010fc6:	4604      	mov	r4, r0
 8010fc8:	2101      	movs	r1, #1
 8010fca:	f001 f9bf 	bl	801234c <ucdr_alignment>
 8010fce:	4420      	add	r0, r4
 8010fd0:	3001      	adds	r0, #1
 8010fd2:	bd10      	pop	{r4, pc}
 8010fd4:	4770      	bx	lr
 8010fd6:	bf00      	nop

08010fd8 <_GearReport__max_serialized_size>:
 8010fd8:	b510      	push	{r4, lr}
 8010fda:	b082      	sub	sp, #8
 8010fdc:	2401      	movs	r4, #1
 8010fde:	2100      	movs	r1, #0
 8010fe0:	f10d 0007 	add.w	r0, sp, #7
 8010fe4:	f88d 4007 	strb.w	r4, [sp, #7]
 8010fe8:	f000 fada 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8010fec:	4621      	mov	r1, r4
 8010fee:	4604      	mov	r4, r0
 8010ff0:	f001 f9ac 	bl	801234c <ucdr_alignment>
 8010ff4:	4420      	add	r0, r4
 8010ff6:	3001      	adds	r0, #1
 8010ff8:	b002      	add	sp, #8
 8010ffa:	bd10      	pop	{r4, pc}

08010ffc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport>:
 8010ffc:	4800      	ldr	r0, [pc, #0]	@ (8011000 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__GearReport+0x4>)
 8010ffe:	4770      	bx	lr
 8011000:	24000c34 	.word	0x24000c34

08011004 <get_serialized_size_autoware_vehicle_msgs__msg__HazardLightsCommand>:
 8011004:	b538      	push	{r3, r4, r5, lr}
 8011006:	b158      	cbz	r0, 8011020 <get_serialized_size_autoware_vehicle_msgs__msg__HazardLightsCommand+0x1c>
 8011008:	460d      	mov	r5, r1
 801100a:	f000 fa79 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 801100e:	2101      	movs	r1, #1
 8011010:	182c      	adds	r4, r5, r0
 8011012:	f1c5 0501 	rsb	r5, r5, #1
 8011016:	4620      	mov	r0, r4
 8011018:	f001 f998 	bl	801234c <ucdr_alignment>
 801101c:	4428      	add	r0, r5
 801101e:	4420      	add	r0, r4
 8011020:	bd38      	pop	{r3, r4, r5, pc}
 8011022:	bf00      	nop

08011024 <_HazardLightsCommand__cdr_deserialize>:
 8011024:	b538      	push	{r3, r4, r5, lr}
 8011026:	460c      	mov	r4, r1
 8011028:	b179      	cbz	r1, 801104a <_HazardLightsCommand__cdr_deserialize+0x26>
 801102a:	4605      	mov	r5, r0
 801102c:	f000 facc 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011030:	4603      	mov	r3, r0
 8011032:	4621      	mov	r1, r4
 8011034:	4628      	mov	r0, r5
 8011036:	685b      	ldr	r3, [r3, #4]
 8011038:	68db      	ldr	r3, [r3, #12]
 801103a:	4798      	blx	r3
 801103c:	f104 0108 	add.w	r1, r4, #8
 8011040:	4628      	mov	r0, r5
 8011042:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011046:	f000 bb07 	b.w	8011658 <ucdr_deserialize_uint8_t>
 801104a:	4608      	mov	r0, r1
 801104c:	bd38      	pop	{r3, r4, r5, pc}
 801104e:	bf00      	nop

08011050 <_HazardLightsCommand__cdr_serialize>:
 8011050:	b180      	cbz	r0, 8011074 <_HazardLightsCommand__cdr_serialize+0x24>
 8011052:	b538      	push	{r3, r4, r5, lr}
 8011054:	4604      	mov	r4, r0
 8011056:	460d      	mov	r5, r1
 8011058:	f000 fab6 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801105c:	4603      	mov	r3, r0
 801105e:	4629      	mov	r1, r5
 8011060:	4620      	mov	r0, r4
 8011062:	685b      	ldr	r3, [r3, #4]
 8011064:	689b      	ldr	r3, [r3, #8]
 8011066:	4798      	blx	r3
 8011068:	7a21      	ldrb	r1, [r4, #8]
 801106a:	4628      	mov	r0, r5
 801106c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011070:	f000 badc 	b.w	801162c <ucdr_serialize_uint8_t>
 8011074:	4770      	bx	lr
 8011076:	bf00      	nop

08011078 <_HazardLightsCommand__get_serialized_size>:
 8011078:	b150      	cbz	r0, 8011090 <_HazardLightsCommand__get_serialized_size+0x18>
 801107a:	2100      	movs	r1, #0
 801107c:	b510      	push	{r4, lr}
 801107e:	f000 fa3f 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8011082:	4604      	mov	r4, r0
 8011084:	2101      	movs	r1, #1
 8011086:	f001 f961 	bl	801234c <ucdr_alignment>
 801108a:	4420      	add	r0, r4
 801108c:	3001      	adds	r0, #1
 801108e:	bd10      	pop	{r4, pc}
 8011090:	4770      	bx	lr
 8011092:	bf00      	nop

08011094 <_HazardLightsCommand__max_serialized_size>:
 8011094:	b510      	push	{r4, lr}
 8011096:	b082      	sub	sp, #8
 8011098:	2401      	movs	r4, #1
 801109a:	2100      	movs	r1, #0
 801109c:	f10d 0007 	add.w	r0, sp, #7
 80110a0:	f88d 4007 	strb.w	r4, [sp, #7]
 80110a4:	f000 fa7c 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 80110a8:	4621      	mov	r1, r4
 80110aa:	4604      	mov	r4, r0
 80110ac:	f001 f94e 	bl	801234c <ucdr_alignment>
 80110b0:	4420      	add	r0, r4
 80110b2:	3001      	adds	r0, #1
 80110b4:	b002      	add	sp, #8
 80110b6:	bd10      	pop	{r4, pc}

080110b8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand>:
 80110b8:	4800      	ldr	r0, [pc, #0]	@ (80110bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsCommand+0x4>)
 80110ba:	4770      	bx	lr
 80110bc:	24000c5c 	.word	0x24000c5c

080110c0 <get_serialized_size_autoware_vehicle_msgs__msg__HazardLightsReport>:
 80110c0:	b538      	push	{r3, r4, r5, lr}
 80110c2:	b158      	cbz	r0, 80110dc <get_serialized_size_autoware_vehicle_msgs__msg__HazardLightsReport+0x1c>
 80110c4:	460d      	mov	r5, r1
 80110c6:	f000 fa1b 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80110ca:	2101      	movs	r1, #1
 80110cc:	182c      	adds	r4, r5, r0
 80110ce:	f1c5 0501 	rsb	r5, r5, #1
 80110d2:	4620      	mov	r0, r4
 80110d4:	f001 f93a 	bl	801234c <ucdr_alignment>
 80110d8:	4428      	add	r0, r5
 80110da:	4420      	add	r0, r4
 80110dc:	bd38      	pop	{r3, r4, r5, pc}
 80110de:	bf00      	nop

080110e0 <_HazardLightsReport__cdr_deserialize>:
 80110e0:	b538      	push	{r3, r4, r5, lr}
 80110e2:	460c      	mov	r4, r1
 80110e4:	b179      	cbz	r1, 8011106 <_HazardLightsReport__cdr_deserialize+0x26>
 80110e6:	4605      	mov	r5, r0
 80110e8:	f000 fa6e 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80110ec:	4603      	mov	r3, r0
 80110ee:	4621      	mov	r1, r4
 80110f0:	4628      	mov	r0, r5
 80110f2:	685b      	ldr	r3, [r3, #4]
 80110f4:	68db      	ldr	r3, [r3, #12]
 80110f6:	4798      	blx	r3
 80110f8:	f104 0108 	add.w	r1, r4, #8
 80110fc:	4628      	mov	r0, r5
 80110fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011102:	f000 baa9 	b.w	8011658 <ucdr_deserialize_uint8_t>
 8011106:	4608      	mov	r0, r1
 8011108:	bd38      	pop	{r3, r4, r5, pc}
 801110a:	bf00      	nop

0801110c <_HazardLightsReport__cdr_serialize>:
 801110c:	b180      	cbz	r0, 8011130 <_HazardLightsReport__cdr_serialize+0x24>
 801110e:	b538      	push	{r3, r4, r5, lr}
 8011110:	4604      	mov	r4, r0
 8011112:	460d      	mov	r5, r1
 8011114:	f000 fa58 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011118:	4603      	mov	r3, r0
 801111a:	4629      	mov	r1, r5
 801111c:	4620      	mov	r0, r4
 801111e:	685b      	ldr	r3, [r3, #4]
 8011120:	689b      	ldr	r3, [r3, #8]
 8011122:	4798      	blx	r3
 8011124:	7a21      	ldrb	r1, [r4, #8]
 8011126:	4628      	mov	r0, r5
 8011128:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801112c:	f000 ba7e 	b.w	801162c <ucdr_serialize_uint8_t>
 8011130:	4770      	bx	lr
 8011132:	bf00      	nop

08011134 <_HazardLightsReport__get_serialized_size>:
 8011134:	b150      	cbz	r0, 801114c <_HazardLightsReport__get_serialized_size+0x18>
 8011136:	2100      	movs	r1, #0
 8011138:	b510      	push	{r4, lr}
 801113a:	f000 f9e1 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 801113e:	4604      	mov	r4, r0
 8011140:	2101      	movs	r1, #1
 8011142:	f001 f903 	bl	801234c <ucdr_alignment>
 8011146:	4420      	add	r0, r4
 8011148:	3001      	adds	r0, #1
 801114a:	bd10      	pop	{r4, pc}
 801114c:	4770      	bx	lr
 801114e:	bf00      	nop

08011150 <_HazardLightsReport__max_serialized_size>:
 8011150:	b510      	push	{r4, lr}
 8011152:	b082      	sub	sp, #8
 8011154:	2401      	movs	r4, #1
 8011156:	2100      	movs	r1, #0
 8011158:	f10d 0007 	add.w	r0, sp, #7
 801115c:	f88d 4007 	strb.w	r4, [sp, #7]
 8011160:	f000 fa1e 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8011164:	4621      	mov	r1, r4
 8011166:	4604      	mov	r4, r0
 8011168:	f001 f8f0 	bl	801234c <ucdr_alignment>
 801116c:	4420      	add	r0, r4
 801116e:	3001      	adds	r0, #1
 8011170:	b002      	add	sp, #8
 8011172:	bd10      	pop	{r4, pc}

08011174 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport>:
 8011174:	4800      	ldr	r0, [pc, #0]	@ (8011178 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__HazardLightsReport+0x4>)
 8011176:	4770      	bx	lr
 8011178:	24000c84 	.word	0x24000c84

0801117c <get_serialized_size_autoware_vehicle_msgs__msg__SteeringReport>:
 801117c:	b538      	push	{r3, r4, r5, lr}
 801117e:	b158      	cbz	r0, 8011198 <get_serialized_size_autoware_vehicle_msgs__msg__SteeringReport+0x1c>
 8011180:	460d      	mov	r5, r1
 8011182:	f000 f9bd 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8011186:	2104      	movs	r1, #4
 8011188:	182c      	adds	r4, r5, r0
 801118a:	f1c5 0504 	rsb	r5, r5, #4
 801118e:	4620      	mov	r0, r4
 8011190:	f001 f8dc 	bl	801234c <ucdr_alignment>
 8011194:	4428      	add	r0, r5
 8011196:	4420      	add	r0, r4
 8011198:	bd38      	pop	{r3, r4, r5, pc}
 801119a:	bf00      	nop

0801119c <_SteeringReport__cdr_deserialize>:
 801119c:	b538      	push	{r3, r4, r5, lr}
 801119e:	460c      	mov	r4, r1
 80111a0:	b179      	cbz	r1, 80111c2 <_SteeringReport__cdr_deserialize+0x26>
 80111a2:	4605      	mov	r5, r0
 80111a4:	f000 fa10 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80111a8:	4603      	mov	r3, r0
 80111aa:	4621      	mov	r1, r4
 80111ac:	4628      	mov	r0, r5
 80111ae:	685b      	ldr	r3, [r3, #4]
 80111b0:	68db      	ldr	r3, [r3, #12]
 80111b2:	4798      	blx	r3
 80111b4:	f104 0108 	add.w	r1, r4, #8
 80111b8:	4628      	mov	r0, r5
 80111ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111be:	f000 be77 	b.w	8011eb0 <ucdr_deserialize_float>
 80111c2:	4608      	mov	r0, r1
 80111c4:	bd38      	pop	{r3, r4, r5, pc}
 80111c6:	bf00      	nop

080111c8 <_SteeringReport__cdr_serialize>:
 80111c8:	b188      	cbz	r0, 80111ee <_SteeringReport__cdr_serialize+0x26>
 80111ca:	b538      	push	{r3, r4, r5, lr}
 80111cc:	4604      	mov	r4, r0
 80111ce:	460d      	mov	r5, r1
 80111d0:	f000 f9fa 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80111d4:	4603      	mov	r3, r0
 80111d6:	4629      	mov	r1, r5
 80111d8:	4620      	mov	r0, r4
 80111da:	685b      	ldr	r3, [r3, #4]
 80111dc:	689b      	ldr	r3, [r3, #8]
 80111de:	4798      	blx	r3
 80111e0:	ed94 0a02 	vldr	s0, [r4, #8]
 80111e4:	4628      	mov	r0, r5
 80111e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111ea:	f000 bdc9 	b.w	8011d80 <ucdr_serialize_float>
 80111ee:	4770      	bx	lr

080111f0 <_SteeringReport__get_serialized_size>:
 80111f0:	b150      	cbz	r0, 8011208 <_SteeringReport__get_serialized_size+0x18>
 80111f2:	2100      	movs	r1, #0
 80111f4:	b510      	push	{r4, lr}
 80111f6:	f000 f983 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80111fa:	4604      	mov	r4, r0
 80111fc:	2104      	movs	r1, #4
 80111fe:	f001 f8a5 	bl	801234c <ucdr_alignment>
 8011202:	4420      	add	r0, r4
 8011204:	3004      	adds	r0, #4
 8011206:	bd10      	pop	{r4, pc}
 8011208:	4770      	bx	lr
 801120a:	bf00      	nop

0801120c <_SteeringReport__max_serialized_size>:
 801120c:	b510      	push	{r4, lr}
 801120e:	b082      	sub	sp, #8
 8011210:	2301      	movs	r3, #1
 8011212:	2100      	movs	r1, #0
 8011214:	f10d 0007 	add.w	r0, sp, #7
 8011218:	f88d 3007 	strb.w	r3, [sp, #7]
 801121c:	f000 f9c0 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8011220:	4604      	mov	r4, r0
 8011222:	2104      	movs	r1, #4
 8011224:	f001 f892 	bl	801234c <ucdr_alignment>
 8011228:	4420      	add	r0, r4
 801122a:	3004      	adds	r0, #4
 801122c:	b002      	add	sp, #8
 801122e:	bd10      	pop	{r4, pc}

08011230 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport>:
 8011230:	4800      	ldr	r0, [pc, #0]	@ (8011234 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__SteeringReport+0x4>)
 8011232:	4770      	bx	lr
 8011234:	24000cac 	.word	0x24000cac

08011238 <get_serialized_size_autoware_vehicle_msgs__msg__TurnIndicatorsCommand>:
 8011238:	b538      	push	{r3, r4, r5, lr}
 801123a:	b158      	cbz	r0, 8011254 <get_serialized_size_autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0x1c>
 801123c:	460d      	mov	r5, r1
 801123e:	f000 f95f 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8011242:	2101      	movs	r1, #1
 8011244:	182c      	adds	r4, r5, r0
 8011246:	f1c5 0501 	rsb	r5, r5, #1
 801124a:	4620      	mov	r0, r4
 801124c:	f001 f87e 	bl	801234c <ucdr_alignment>
 8011250:	4428      	add	r0, r5
 8011252:	4420      	add	r0, r4
 8011254:	bd38      	pop	{r3, r4, r5, pc}
 8011256:	bf00      	nop

08011258 <_TurnIndicatorsCommand__cdr_deserialize>:
 8011258:	b538      	push	{r3, r4, r5, lr}
 801125a:	460c      	mov	r4, r1
 801125c:	b179      	cbz	r1, 801127e <_TurnIndicatorsCommand__cdr_deserialize+0x26>
 801125e:	4605      	mov	r5, r0
 8011260:	f000 f9b2 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011264:	4603      	mov	r3, r0
 8011266:	4621      	mov	r1, r4
 8011268:	4628      	mov	r0, r5
 801126a:	685b      	ldr	r3, [r3, #4]
 801126c:	68db      	ldr	r3, [r3, #12]
 801126e:	4798      	blx	r3
 8011270:	f104 0108 	add.w	r1, r4, #8
 8011274:	4628      	mov	r0, r5
 8011276:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801127a:	f000 b9ed 	b.w	8011658 <ucdr_deserialize_uint8_t>
 801127e:	4608      	mov	r0, r1
 8011280:	bd38      	pop	{r3, r4, r5, pc}
 8011282:	bf00      	nop

08011284 <_TurnIndicatorsCommand__cdr_serialize>:
 8011284:	b180      	cbz	r0, 80112a8 <_TurnIndicatorsCommand__cdr_serialize+0x24>
 8011286:	b538      	push	{r3, r4, r5, lr}
 8011288:	4604      	mov	r4, r0
 801128a:	460d      	mov	r5, r1
 801128c:	f000 f99c 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011290:	4603      	mov	r3, r0
 8011292:	4629      	mov	r1, r5
 8011294:	4620      	mov	r0, r4
 8011296:	685b      	ldr	r3, [r3, #4]
 8011298:	689b      	ldr	r3, [r3, #8]
 801129a:	4798      	blx	r3
 801129c:	7a21      	ldrb	r1, [r4, #8]
 801129e:	4628      	mov	r0, r5
 80112a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80112a4:	f000 b9c2 	b.w	801162c <ucdr_serialize_uint8_t>
 80112a8:	4770      	bx	lr
 80112aa:	bf00      	nop

080112ac <_TurnIndicatorsCommand__get_serialized_size>:
 80112ac:	b150      	cbz	r0, 80112c4 <_TurnIndicatorsCommand__get_serialized_size+0x18>
 80112ae:	2100      	movs	r1, #0
 80112b0:	b510      	push	{r4, lr}
 80112b2:	f000 f925 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80112b6:	4604      	mov	r4, r0
 80112b8:	2101      	movs	r1, #1
 80112ba:	f001 f847 	bl	801234c <ucdr_alignment>
 80112be:	4420      	add	r0, r4
 80112c0:	3001      	adds	r0, #1
 80112c2:	bd10      	pop	{r4, pc}
 80112c4:	4770      	bx	lr
 80112c6:	bf00      	nop

080112c8 <_TurnIndicatorsCommand__max_serialized_size>:
 80112c8:	b510      	push	{r4, lr}
 80112ca:	b082      	sub	sp, #8
 80112cc:	2401      	movs	r4, #1
 80112ce:	2100      	movs	r1, #0
 80112d0:	f10d 0007 	add.w	r0, sp, #7
 80112d4:	f88d 4007 	strb.w	r4, [sp, #7]
 80112d8:	f000 f962 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 80112dc:	4621      	mov	r1, r4
 80112de:	4604      	mov	r4, r0
 80112e0:	f001 f834 	bl	801234c <ucdr_alignment>
 80112e4:	4420      	add	r0, r4
 80112e6:	3001      	adds	r0, #1
 80112e8:	b002      	add	sp, #8
 80112ea:	bd10      	pop	{r4, pc}

080112ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand>:
 80112ec:	4800      	ldr	r0, [pc, #0]	@ (80112f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsCommand+0x4>)
 80112ee:	4770      	bx	lr
 80112f0:	24000cd4 	.word	0x24000cd4

080112f4 <get_serialized_size_autoware_vehicle_msgs__msg__TurnIndicatorsReport>:
 80112f4:	b538      	push	{r3, r4, r5, lr}
 80112f6:	b158      	cbz	r0, 8011310 <get_serialized_size_autoware_vehicle_msgs__msg__TurnIndicatorsReport+0x1c>
 80112f8:	460d      	mov	r5, r1
 80112fa:	f000 f901 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80112fe:	2101      	movs	r1, #1
 8011300:	182c      	adds	r4, r5, r0
 8011302:	f1c5 0501 	rsb	r5, r5, #1
 8011306:	4620      	mov	r0, r4
 8011308:	f001 f820 	bl	801234c <ucdr_alignment>
 801130c:	4428      	add	r0, r5
 801130e:	4420      	add	r0, r4
 8011310:	bd38      	pop	{r3, r4, r5, pc}
 8011312:	bf00      	nop

08011314 <_TurnIndicatorsReport__cdr_deserialize>:
 8011314:	b538      	push	{r3, r4, r5, lr}
 8011316:	460c      	mov	r4, r1
 8011318:	b179      	cbz	r1, 801133a <_TurnIndicatorsReport__cdr_deserialize+0x26>
 801131a:	4605      	mov	r5, r0
 801131c:	f000 f954 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011320:	4603      	mov	r3, r0
 8011322:	4621      	mov	r1, r4
 8011324:	4628      	mov	r0, r5
 8011326:	685b      	ldr	r3, [r3, #4]
 8011328:	68db      	ldr	r3, [r3, #12]
 801132a:	4798      	blx	r3
 801132c:	f104 0108 	add.w	r1, r4, #8
 8011330:	4628      	mov	r0, r5
 8011332:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011336:	f000 b98f 	b.w	8011658 <ucdr_deserialize_uint8_t>
 801133a:	4608      	mov	r0, r1
 801133c:	bd38      	pop	{r3, r4, r5, pc}
 801133e:	bf00      	nop

08011340 <_TurnIndicatorsReport__cdr_serialize>:
 8011340:	b180      	cbz	r0, 8011364 <_TurnIndicatorsReport__cdr_serialize+0x24>
 8011342:	b538      	push	{r3, r4, r5, lr}
 8011344:	4604      	mov	r4, r0
 8011346:	460d      	mov	r5, r1
 8011348:	f000 f93e 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801134c:	4603      	mov	r3, r0
 801134e:	4629      	mov	r1, r5
 8011350:	4620      	mov	r0, r4
 8011352:	685b      	ldr	r3, [r3, #4]
 8011354:	689b      	ldr	r3, [r3, #8]
 8011356:	4798      	blx	r3
 8011358:	7a21      	ldrb	r1, [r4, #8]
 801135a:	4628      	mov	r0, r5
 801135c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011360:	f000 b964 	b.w	801162c <ucdr_serialize_uint8_t>
 8011364:	4770      	bx	lr
 8011366:	bf00      	nop

08011368 <_TurnIndicatorsReport__get_serialized_size>:
 8011368:	b150      	cbz	r0, 8011380 <_TurnIndicatorsReport__get_serialized_size+0x18>
 801136a:	2100      	movs	r1, #0
 801136c:	b510      	push	{r4, lr}
 801136e:	f000 f8c7 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8011372:	4604      	mov	r4, r0
 8011374:	2101      	movs	r1, #1
 8011376:	f000 ffe9 	bl	801234c <ucdr_alignment>
 801137a:	4420      	add	r0, r4
 801137c:	3001      	adds	r0, #1
 801137e:	bd10      	pop	{r4, pc}
 8011380:	4770      	bx	lr
 8011382:	bf00      	nop

08011384 <_TurnIndicatorsReport__max_serialized_size>:
 8011384:	b510      	push	{r4, lr}
 8011386:	b082      	sub	sp, #8
 8011388:	2401      	movs	r4, #1
 801138a:	2100      	movs	r1, #0
 801138c:	f10d 0007 	add.w	r0, sp, #7
 8011390:	f88d 4007 	strb.w	r4, [sp, #7]
 8011394:	f000 f904 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8011398:	4621      	mov	r1, r4
 801139a:	4604      	mov	r4, r0
 801139c:	f000 ffd6 	bl	801234c <ucdr_alignment>
 80113a0:	4420      	add	r0, r4
 80113a2:	3001      	adds	r0, #1
 80113a4:	b002      	add	sp, #8
 80113a6:	bd10      	pop	{r4, pc}

080113a8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport>:
 80113a8:	4800      	ldr	r0, [pc, #0]	@ (80113ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__TurnIndicatorsReport+0x4>)
 80113aa:	4770      	bx	lr
 80113ac:	24000cfc 	.word	0x24000cfc

080113b0 <get_serialized_size_autoware_vehicle_msgs__msg__VelocityReport>:
 80113b0:	b1c8      	cbz	r0, 80113e6 <get_serialized_size_autoware_vehicle_msgs__msg__VelocityReport+0x36>
 80113b2:	b570      	push	{r4, r5, r6, lr}
 80113b4:	460d      	mov	r5, r1
 80113b6:	f001 f8e3 	bl	8012580 <get_serialized_size_std_msgs__msg__Header>
 80113ba:	2104      	movs	r1, #4
 80113bc:	182e      	adds	r6, r5, r0
 80113be:	f1c5 0504 	rsb	r5, r5, #4
 80113c2:	4630      	mov	r0, r6
 80113c4:	f000 ffc2 	bl	801234c <ucdr_alignment>
 80113c8:	2104      	movs	r1, #4
 80113ca:	1844      	adds	r4, r0, r1
 80113cc:	4434      	add	r4, r6
 80113ce:	4620      	mov	r0, r4
 80113d0:	f000 ffbc 	bl	801234c <ucdr_alignment>
 80113d4:	2104      	movs	r1, #4
 80113d6:	4408      	add	r0, r1
 80113d8:	4404      	add	r4, r0
 80113da:	4620      	mov	r0, r4
 80113dc:	f000 ffb6 	bl	801234c <ucdr_alignment>
 80113e0:	4428      	add	r0, r5
 80113e2:	4420      	add	r0, r4
 80113e4:	bd70      	pop	{r4, r5, r6, pc}
 80113e6:	4770      	bx	lr

080113e8 <_VelocityReport__cdr_deserialize>:
 80113e8:	b538      	push	{r3, r4, r5, lr}
 80113ea:	460c      	mov	r4, r1
 80113ec:	b1c9      	cbz	r1, 8011422 <_VelocityReport__cdr_deserialize+0x3a>
 80113ee:	4605      	mov	r5, r0
 80113f0:	f001 f94a 	bl	8012688 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80113f4:	4603      	mov	r3, r0
 80113f6:	4621      	mov	r1, r4
 80113f8:	4628      	mov	r0, r5
 80113fa:	685b      	ldr	r3, [r3, #4]
 80113fc:	68db      	ldr	r3, [r3, #12]
 80113fe:	4798      	blx	r3
 8011400:	f104 0114 	add.w	r1, r4, #20
 8011404:	4628      	mov	r0, r5
 8011406:	f000 fd53 	bl	8011eb0 <ucdr_deserialize_float>
 801140a:	f104 0118 	add.w	r1, r4, #24
 801140e:	4628      	mov	r0, r5
 8011410:	f000 fd4e 	bl	8011eb0 <ucdr_deserialize_float>
 8011414:	f104 011c 	add.w	r1, r4, #28
 8011418:	4628      	mov	r0, r5
 801141a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801141e:	f000 bd47 	b.w	8011eb0 <ucdr_deserialize_float>
 8011422:	4608      	mov	r0, r1
 8011424:	bd38      	pop	{r3, r4, r5, pc}
 8011426:	bf00      	nop

08011428 <_VelocityReport__cdr_serialize>:
 8011428:	b1d8      	cbz	r0, 8011462 <_VelocityReport__cdr_serialize+0x3a>
 801142a:	b538      	push	{r3, r4, r5, lr}
 801142c:	4604      	mov	r4, r0
 801142e:	460d      	mov	r5, r1
 8011430:	f001 f92a 	bl	8012688 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8011434:	4603      	mov	r3, r0
 8011436:	4629      	mov	r1, r5
 8011438:	4620      	mov	r0, r4
 801143a:	685b      	ldr	r3, [r3, #4]
 801143c:	689b      	ldr	r3, [r3, #8]
 801143e:	4798      	blx	r3
 8011440:	ed94 0a05 	vldr	s0, [r4, #20]
 8011444:	4628      	mov	r0, r5
 8011446:	f000 fc9b 	bl	8011d80 <ucdr_serialize_float>
 801144a:	ed94 0a06 	vldr	s0, [r4, #24]
 801144e:	4628      	mov	r0, r5
 8011450:	f000 fc96 	bl	8011d80 <ucdr_serialize_float>
 8011454:	ed94 0a07 	vldr	s0, [r4, #28]
 8011458:	4628      	mov	r0, r5
 801145a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801145e:	f000 bc8f 	b.w	8011d80 <ucdr_serialize_float>
 8011462:	4770      	bx	lr

08011464 <_VelocityReport__get_serialized_size>:
 8011464:	b1b0      	cbz	r0, 8011494 <_VelocityReport__get_serialized_size+0x30>
 8011466:	2100      	movs	r1, #0
 8011468:	b510      	push	{r4, lr}
 801146a:	f001 f889 	bl	8012580 <get_serialized_size_std_msgs__msg__Header>
 801146e:	4604      	mov	r4, r0
 8011470:	2104      	movs	r1, #4
 8011472:	f000 ff6b 	bl	801234c <ucdr_alignment>
 8011476:	2104      	movs	r1, #4
 8011478:	4420      	add	r0, r4
 801147a:	1844      	adds	r4, r0, r1
 801147c:	4620      	mov	r0, r4
 801147e:	f000 ff65 	bl	801234c <ucdr_alignment>
 8011482:	2104      	movs	r1, #4
 8011484:	4408      	add	r0, r1
 8011486:	4404      	add	r4, r0
 8011488:	4620      	mov	r0, r4
 801148a:	f000 ff5f 	bl	801234c <ucdr_alignment>
 801148e:	3004      	adds	r0, #4
 8011490:	4420      	add	r0, r4
 8011492:	bd10      	pop	{r4, pc}
 8011494:	4770      	bx	lr
 8011496:	bf00      	nop

08011498 <_VelocityReport__max_serialized_size>:
 8011498:	b510      	push	{r4, lr}
 801149a:	b082      	sub	sp, #8
 801149c:	2301      	movs	r3, #1
 801149e:	2100      	movs	r1, #0
 80114a0:	f10d 0007 	add.w	r0, sp, #7
 80114a4:	f88d 3007 	strb.w	r3, [sp, #7]
 80114a8:	f001 f8e4 	bl	8012674 <max_serialized_size_std_msgs__msg__Header>
 80114ac:	4604      	mov	r4, r0
 80114ae:	2104      	movs	r1, #4
 80114b0:	f000 ff4c 	bl	801234c <ucdr_alignment>
 80114b4:	2104      	movs	r1, #4
 80114b6:	4420      	add	r0, r4
 80114b8:	1844      	adds	r4, r0, r1
 80114ba:	4620      	mov	r0, r4
 80114bc:	f000 ff46 	bl	801234c <ucdr_alignment>
 80114c0:	2104      	movs	r1, #4
 80114c2:	4408      	add	r0, r1
 80114c4:	4404      	add	r4, r0
 80114c6:	4620      	mov	r0, r4
 80114c8:	f000 ff40 	bl	801234c <ucdr_alignment>
 80114cc:	3004      	adds	r0, #4
 80114ce:	4420      	add	r0, r4
 80114d0:	b002      	add	sp, #8
 80114d2:	bd10      	pop	{r4, pc}

080114d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport>:
 80114d4:	4800      	ldr	r0, [pc, #0]	@ (80114d8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__autoware_vehicle_msgs__msg__VelocityReport+0x4>)
 80114d6:	4770      	bx	lr
 80114d8:	24000d24 	.word	0x24000d24

080114dc <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 80114dc:	f001 bcac 	b.w	8012e38 <builtin_interfaces__msg__Time__init>

080114e0 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 80114e0:	f001 bcae 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>

080114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80114e4:	4b04      	ldr	r3, [pc, #16]	@ (80114f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80114e6:	681a      	ldr	r2, [r3, #0]
 80114e8:	b10a      	cbz	r2, 80114ee <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 80114ea:	4803      	ldr	r0, [pc, #12]	@ (80114f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80114ec:	4770      	bx	lr
 80114ee:	4a03      	ldr	r2, [pc, #12]	@ (80114fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 80114f0:	4801      	ldr	r0, [pc, #4]	@ (80114f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80114f2:	6812      	ldr	r2, [r2, #0]
 80114f4:	601a      	str	r2, [r3, #0]
 80114f6:	4770      	bx	lr
 80114f8:	24000dc4 	.word	0x24000dc4
 80114fc:	24000e10 	.word	0x24000e10

08011500 <get_serialized_size_builtin_interfaces__msg__Time>:
 8011500:	b180      	cbz	r0, 8011524 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8011502:	b538      	push	{r3, r4, r5, lr}
 8011504:	460d      	mov	r5, r1
 8011506:	2104      	movs	r1, #4
 8011508:	4628      	mov	r0, r5
 801150a:	f000 ff1f 	bl	801234c <ucdr_alignment>
 801150e:	1d2b      	adds	r3, r5, #4
 8011510:	f1c5 0504 	rsb	r5, r5, #4
 8011514:	2104      	movs	r1, #4
 8011516:	181c      	adds	r4, r3, r0
 8011518:	4620      	mov	r0, r4
 801151a:	f000 ff17 	bl	801234c <ucdr_alignment>
 801151e:	4428      	add	r0, r5
 8011520:	4420      	add	r0, r4
 8011522:	bd38      	pop	{r3, r4, r5, pc}
 8011524:	4770      	bx	lr
 8011526:	bf00      	nop

08011528 <_Time__cdr_deserialize>:
 8011528:	b538      	push	{r3, r4, r5, lr}
 801152a:	460c      	mov	r4, r1
 801152c:	b141      	cbz	r1, 8011540 <_Time__cdr_deserialize+0x18>
 801152e:	4605      	mov	r5, r0
 8011530:	f000 fb96 	bl	8011c60 <ucdr_deserialize_int32_t>
 8011534:	1d21      	adds	r1, r4, #4
 8011536:	4628      	mov	r0, r5
 8011538:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801153c:	f000 b9d2 	b.w	80118e4 <ucdr_deserialize_uint32_t>
 8011540:	4608      	mov	r0, r1
 8011542:	bd38      	pop	{r3, r4, r5, pc}

08011544 <_Time__cdr_serialize>:
 8011544:	b160      	cbz	r0, 8011560 <_Time__cdr_serialize+0x1c>
 8011546:	b538      	push	{r3, r4, r5, lr}
 8011548:	460d      	mov	r5, r1
 801154a:	4604      	mov	r4, r0
 801154c:	6801      	ldr	r1, [r0, #0]
 801154e:	4628      	mov	r0, r5
 8011550:	f000 faee 	bl	8011b30 <ucdr_serialize_int32_t>
 8011554:	6861      	ldr	r1, [r4, #4]
 8011556:	4628      	mov	r0, r5
 8011558:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801155c:	f000 b892 	b.w	8011684 <ucdr_serialize_uint32_t>
 8011560:	4770      	bx	lr
 8011562:	bf00      	nop

08011564 <_Time__get_serialized_size>:
 8011564:	b160      	cbz	r0, 8011580 <_Time__get_serialized_size+0x1c>
 8011566:	2104      	movs	r1, #4
 8011568:	2000      	movs	r0, #0
 801156a:	b510      	push	{r4, lr}
 801156c:	f000 feee 	bl	801234c <ucdr_alignment>
 8011570:	2104      	movs	r1, #4
 8011572:	1844      	adds	r4, r0, r1
 8011574:	4620      	mov	r0, r4
 8011576:	f000 fee9 	bl	801234c <ucdr_alignment>
 801157a:	3004      	adds	r0, #4
 801157c:	4420      	add	r0, r4
 801157e:	bd10      	pop	{r4, pc}
 8011580:	4770      	bx	lr
 8011582:	bf00      	nop

08011584 <_Time__max_serialized_size>:
 8011584:	b510      	push	{r4, lr}
 8011586:	2104      	movs	r1, #4
 8011588:	2000      	movs	r0, #0
 801158a:	f000 fedf 	bl	801234c <ucdr_alignment>
 801158e:	2104      	movs	r1, #4
 8011590:	1844      	adds	r4, r0, r1
 8011592:	4620      	mov	r0, r4
 8011594:	f000 feda 	bl	801234c <ucdr_alignment>
 8011598:	3004      	adds	r0, #4
 801159a:	4420      	add	r0, r4
 801159c:	bd10      	pop	{r4, pc}
 801159e:	bf00      	nop

080115a0 <max_serialized_size_builtin_interfaces__msg__Time>:
 80115a0:	b538      	push	{r3, r4, r5, lr}
 80115a2:	460c      	mov	r4, r1
 80115a4:	2301      	movs	r3, #1
 80115a6:	2104      	movs	r1, #4
 80115a8:	1d25      	adds	r5, r4, #4
 80115aa:	7003      	strb	r3, [r0, #0]
 80115ac:	4620      	mov	r0, r4
 80115ae:	f1c4 0404 	rsb	r4, r4, #4
 80115b2:	f000 fecb 	bl	801234c <ucdr_alignment>
 80115b6:	4405      	add	r5, r0
 80115b8:	2104      	movs	r1, #4
 80115ba:	4628      	mov	r0, r5
 80115bc:	f000 fec6 	bl	801234c <ucdr_alignment>
 80115c0:	4420      	add	r0, r4
 80115c2:	4428      	add	r0, r5
 80115c4:	bd38      	pop	{r3, r4, r5, pc}
 80115c6:	bf00      	nop

080115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80115c8:	4800      	ldr	r0, [pc, #0]	@ (80115cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 80115ca:	4770      	bx	lr
 80115cc:	24000dd0 	.word	0x24000dd0

080115d0 <ucdr_serialize_bool>:
 80115d0:	b538      	push	{r3, r4, r5, lr}
 80115d2:	460d      	mov	r5, r1
 80115d4:	2101      	movs	r1, #1
 80115d6:	4604      	mov	r4, r0
 80115d8:	f000 fe9c 	bl	8012314 <ucdr_check_final_buffer_behavior>
 80115dc:	b148      	cbz	r0, 80115f2 <ucdr_serialize_bool+0x22>
 80115de:	68a3      	ldr	r3, [r4, #8]
 80115e0:	2101      	movs	r1, #1
 80115e2:	701d      	strb	r5, [r3, #0]
 80115e4:	68a2      	ldr	r2, [r4, #8]
 80115e6:	6923      	ldr	r3, [r4, #16]
 80115e8:	440a      	add	r2, r1
 80115ea:	7561      	strb	r1, [r4, #21]
 80115ec:	440b      	add	r3, r1
 80115ee:	60a2      	str	r2, [r4, #8]
 80115f0:	6123      	str	r3, [r4, #16]
 80115f2:	7da0      	ldrb	r0, [r4, #22]
 80115f4:	f080 0001 	eor.w	r0, r0, #1
 80115f8:	bd38      	pop	{r3, r4, r5, pc}
 80115fa:	bf00      	nop

080115fc <ucdr_deserialize_bool>:
 80115fc:	b538      	push	{r3, r4, r5, lr}
 80115fe:	460d      	mov	r5, r1
 8011600:	2101      	movs	r1, #1
 8011602:	4604      	mov	r4, r0
 8011604:	f000 fe86 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011608:	b160      	cbz	r0, 8011624 <ucdr_deserialize_bool+0x28>
 801160a:	68a2      	ldr	r2, [r4, #8]
 801160c:	2101      	movs	r1, #1
 801160e:	6923      	ldr	r3, [r4, #16]
 8011610:	f812 0b01 	ldrb.w	r0, [r2], #1
 8011614:	440b      	add	r3, r1
 8011616:	3800      	subs	r0, #0
 8011618:	bf18      	it	ne
 801161a:	2001      	movne	r0, #1
 801161c:	7028      	strb	r0, [r5, #0]
 801161e:	60a2      	str	r2, [r4, #8]
 8011620:	6123      	str	r3, [r4, #16]
 8011622:	7561      	strb	r1, [r4, #21]
 8011624:	7da0      	ldrb	r0, [r4, #22]
 8011626:	f080 0001 	eor.w	r0, r0, #1
 801162a:	bd38      	pop	{r3, r4, r5, pc}

0801162c <ucdr_serialize_uint8_t>:
 801162c:	b538      	push	{r3, r4, r5, lr}
 801162e:	460d      	mov	r5, r1
 8011630:	2101      	movs	r1, #1
 8011632:	4604      	mov	r4, r0
 8011634:	f000 fe6e 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011638:	b148      	cbz	r0, 801164e <ucdr_serialize_uint8_t+0x22>
 801163a:	68a3      	ldr	r3, [r4, #8]
 801163c:	2101      	movs	r1, #1
 801163e:	701d      	strb	r5, [r3, #0]
 8011640:	68a2      	ldr	r2, [r4, #8]
 8011642:	6923      	ldr	r3, [r4, #16]
 8011644:	440a      	add	r2, r1
 8011646:	7561      	strb	r1, [r4, #21]
 8011648:	440b      	add	r3, r1
 801164a:	60a2      	str	r2, [r4, #8]
 801164c:	6123      	str	r3, [r4, #16]
 801164e:	7da0      	ldrb	r0, [r4, #22]
 8011650:	f080 0001 	eor.w	r0, r0, #1
 8011654:	bd38      	pop	{r3, r4, r5, pc}
 8011656:	bf00      	nop

08011658 <ucdr_deserialize_uint8_t>:
 8011658:	b538      	push	{r3, r4, r5, lr}
 801165a:	460d      	mov	r5, r1
 801165c:	2101      	movs	r1, #1
 801165e:	4604      	mov	r4, r0
 8011660:	f000 fe58 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011664:	b150      	cbz	r0, 801167c <ucdr_deserialize_uint8_t+0x24>
 8011666:	68a3      	ldr	r3, [r4, #8]
 8011668:	2101      	movs	r1, #1
 801166a:	781b      	ldrb	r3, [r3, #0]
 801166c:	702b      	strb	r3, [r5, #0]
 801166e:	68a2      	ldr	r2, [r4, #8]
 8011670:	6923      	ldr	r3, [r4, #16]
 8011672:	440a      	add	r2, r1
 8011674:	7561      	strb	r1, [r4, #21]
 8011676:	440b      	add	r3, r1
 8011678:	60a2      	str	r2, [r4, #8]
 801167a:	6123      	str	r3, [r4, #16]
 801167c:	7da0      	ldrb	r0, [r4, #22]
 801167e:	f080 0001 	eor.w	r0, r0, #1
 8011682:	bd38      	pop	{r3, r4, r5, pc}

08011684 <ucdr_serialize_uint32_t>:
 8011684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011688:	b082      	sub	sp, #8
 801168a:	4604      	mov	r4, r0
 801168c:	9101      	str	r1, [sp, #4]
 801168e:	2104      	movs	r1, #4
 8011690:	f000 fe64 	bl	801235c <ucdr_buffer_alignment>
 8011694:	4601      	mov	r1, r0
 8011696:	4620      	mov	r0, r4
 8011698:	7d67      	ldrb	r7, [r4, #21]
 801169a:	f000 fea3 	bl	80123e4 <ucdr_advance_buffer>
 801169e:	2104      	movs	r1, #4
 80116a0:	4620      	mov	r0, r4
 80116a2:	f000 fe2b 	bl	80122fc <ucdr_check_buffer_available_for>
 80116a6:	2800      	cmp	r0, #0
 80116a8:	d139      	bne.n	801171e <ucdr_serialize_uint32_t+0x9a>
 80116aa:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80116ae:	42ab      	cmp	r3, r5
 80116b0:	d930      	bls.n	8011714 <ucdr_serialize_uint32_t+0x90>
 80116b2:	1b5e      	subs	r6, r3, r5
 80116b4:	60a3      	str	r3, [r4, #8]
 80116b6:	6923      	ldr	r3, [r4, #16]
 80116b8:	4620      	mov	r0, r4
 80116ba:	f1c6 0804 	rsb	r8, r6, #4
 80116be:	4433      	add	r3, r6
 80116c0:	4641      	mov	r1, r8
 80116c2:	6123      	str	r3, [r4, #16]
 80116c4:	f000 fe26 	bl	8012314 <ucdr_check_final_buffer_behavior>
 80116c8:	2800      	cmp	r0, #0
 80116ca:	d04c      	beq.n	8011766 <ucdr_serialize_uint32_t+0xe2>
 80116cc:	7d23      	ldrb	r3, [r4, #20]
 80116ce:	2b01      	cmp	r3, #1
 80116d0:	d063      	beq.n	801179a <ucdr_serialize_uint32_t+0x116>
 80116d2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80116d6:	702b      	strb	r3, [r5, #0]
 80116d8:	2e00      	cmp	r6, #0
 80116da:	d051      	beq.n	8011780 <ucdr_serialize_uint32_t+0xfc>
 80116dc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80116e0:	2e01      	cmp	r6, #1
 80116e2:	706b      	strb	r3, [r5, #1]
 80116e4:	d050      	beq.n	8011788 <ucdr_serialize_uint32_t+0x104>
 80116e6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80116ea:	2e02      	cmp	r6, #2
 80116ec:	70ab      	strb	r3, [r5, #2]
 80116ee:	d04f      	beq.n	8011790 <ucdr_serialize_uint32_t+0x10c>
 80116f0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80116f4:	70eb      	strb	r3, [r5, #3]
 80116f6:	6923      	ldr	r3, [r4, #16]
 80116f8:	2104      	movs	r1, #4
 80116fa:	68a2      	ldr	r2, [r4, #8]
 80116fc:	3304      	adds	r3, #4
 80116fe:	7da0      	ldrb	r0, [r4, #22]
 8011700:	4442      	add	r2, r8
 8011702:	7561      	strb	r1, [r4, #21]
 8011704:	1b9e      	subs	r6, r3, r6
 8011706:	f080 0001 	eor.w	r0, r0, #1
 801170a:	60a2      	str	r2, [r4, #8]
 801170c:	6126      	str	r6, [r4, #16]
 801170e:	b002      	add	sp, #8
 8011710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011714:	2104      	movs	r1, #4
 8011716:	4620      	mov	r0, r4
 8011718:	f000 fdfc 	bl	8012314 <ucdr_check_final_buffer_behavior>
 801171c:	b1d0      	cbz	r0, 8011754 <ucdr_serialize_uint32_t+0xd0>
 801171e:	7d23      	ldrb	r3, [r4, #20]
 8011720:	2b01      	cmp	r3, #1
 8011722:	68a3      	ldr	r3, [r4, #8]
 8011724:	d01c      	beq.n	8011760 <ucdr_serialize_uint32_t+0xdc>
 8011726:	f89d 0007 	ldrb.w	r0, [sp, #7]
 801172a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801172e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8011732:	7018      	strb	r0, [r3, #0]
 8011734:	68a3      	ldr	r3, [r4, #8]
 8011736:	705a      	strb	r2, [r3, #1]
 8011738:	68a3      	ldr	r3, [r4, #8]
 801173a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801173e:	7099      	strb	r1, [r3, #2]
 8011740:	68a3      	ldr	r3, [r4, #8]
 8011742:	70da      	strb	r2, [r3, #3]
 8011744:	2104      	movs	r1, #4
 8011746:	68a2      	ldr	r2, [r4, #8]
 8011748:	6923      	ldr	r3, [r4, #16]
 801174a:	440a      	add	r2, r1
 801174c:	7561      	strb	r1, [r4, #21]
 801174e:	440b      	add	r3, r1
 8011750:	60a2      	str	r2, [r4, #8]
 8011752:	6123      	str	r3, [r4, #16]
 8011754:	7da0      	ldrb	r0, [r4, #22]
 8011756:	f080 0001 	eor.w	r0, r0, #1
 801175a:	b002      	add	sp, #8
 801175c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011760:	9a01      	ldr	r2, [sp, #4]
 8011762:	601a      	str	r2, [r3, #0]
 8011764:	e7ee      	b.n	8011744 <ucdr_serialize_uint32_t+0xc0>
 8011766:	68a2      	ldr	r2, [r4, #8]
 8011768:	6923      	ldr	r3, [r4, #16]
 801176a:	7da0      	ldrb	r0, [r4, #22]
 801176c:	1b92      	subs	r2, r2, r6
 801176e:	1b9b      	subs	r3, r3, r6
 8011770:	7567      	strb	r7, [r4, #21]
 8011772:	f080 0001 	eor.w	r0, r0, #1
 8011776:	60a2      	str	r2, [r4, #8]
 8011778:	6123      	str	r3, [r4, #16]
 801177a:	b002      	add	sp, #8
 801177c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011780:	68a3      	ldr	r3, [r4, #8]
 8011782:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011786:	701a      	strb	r2, [r3, #0]
 8011788:	68a3      	ldr	r3, [r4, #8]
 801178a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 801178e:	701a      	strb	r2, [r3, #0]
 8011790:	68a3      	ldr	r3, [r4, #8]
 8011792:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011796:	701a      	strb	r2, [r3, #0]
 8011798:	e7ad      	b.n	80116f6 <ucdr_serialize_uint32_t+0x72>
 801179a:	4628      	mov	r0, r5
 801179c:	ad01      	add	r5, sp, #4
 801179e:	4632      	mov	r2, r6
 80117a0:	4629      	mov	r1, r5
 80117a2:	f002 fa3a 	bl	8013c1a <memcpy>
 80117a6:	4642      	mov	r2, r8
 80117a8:	19a9      	adds	r1, r5, r6
 80117aa:	68a0      	ldr	r0, [r4, #8]
 80117ac:	f002 fa35 	bl	8013c1a <memcpy>
 80117b0:	e7a1      	b.n	80116f6 <ucdr_serialize_uint32_t+0x72>
 80117b2:	bf00      	nop

080117b4 <ucdr_serialize_endian_uint32_t>:
 80117b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80117b8:	4604      	mov	r4, r0
 80117ba:	b083      	sub	sp, #12
 80117bc:	460d      	mov	r5, r1
 80117be:	2104      	movs	r1, #4
 80117c0:	9201      	str	r2, [sp, #4]
 80117c2:	f000 fdcb 	bl	801235c <ucdr_buffer_alignment>
 80117c6:	4601      	mov	r1, r0
 80117c8:	4620      	mov	r0, r4
 80117ca:	f894 8015 	ldrb.w	r8, [r4, #21]
 80117ce:	f000 fe09 	bl	80123e4 <ucdr_advance_buffer>
 80117d2:	2104      	movs	r1, #4
 80117d4:	4620      	mov	r0, r4
 80117d6:	f000 fd91 	bl	80122fc <ucdr_check_buffer_available_for>
 80117da:	2800      	cmp	r0, #0
 80117dc:	d138      	bne.n	8011850 <ucdr_serialize_endian_uint32_t+0x9c>
 80117de:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80117e2:	42b7      	cmp	r7, r6
 80117e4:	d92f      	bls.n	8011846 <ucdr_serialize_endian_uint32_t+0x92>
 80117e6:	6923      	ldr	r3, [r4, #16]
 80117e8:	4620      	mov	r0, r4
 80117ea:	60a7      	str	r7, [r4, #8]
 80117ec:	1bbf      	subs	r7, r7, r6
 80117ee:	443b      	add	r3, r7
 80117f0:	f1c7 0904 	rsb	r9, r7, #4
 80117f4:	6123      	str	r3, [r4, #16]
 80117f6:	4649      	mov	r1, r9
 80117f8:	f000 fd8c 	bl	8012314 <ucdr_check_final_buffer_behavior>
 80117fc:	2800      	cmp	r0, #0
 80117fe:	d04a      	beq.n	8011896 <ucdr_serialize_endian_uint32_t+0xe2>
 8011800:	2d01      	cmp	r5, #1
 8011802:	d063      	beq.n	80118cc <ucdr_serialize_endian_uint32_t+0x118>
 8011804:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011808:	7033      	strb	r3, [r6, #0]
 801180a:	2f00      	cmp	r7, #0
 801180c:	d051      	beq.n	80118b2 <ucdr_serialize_endian_uint32_t+0xfe>
 801180e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011812:	2f01      	cmp	r7, #1
 8011814:	7073      	strb	r3, [r6, #1]
 8011816:	d050      	beq.n	80118ba <ucdr_serialize_endian_uint32_t+0x106>
 8011818:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801181c:	2f02      	cmp	r7, #2
 801181e:	70b3      	strb	r3, [r6, #2]
 8011820:	d04f      	beq.n	80118c2 <ucdr_serialize_endian_uint32_t+0x10e>
 8011822:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011826:	70f3      	strb	r3, [r6, #3]
 8011828:	6923      	ldr	r3, [r4, #16]
 801182a:	2104      	movs	r1, #4
 801182c:	68a2      	ldr	r2, [r4, #8]
 801182e:	7da0      	ldrb	r0, [r4, #22]
 8011830:	3304      	adds	r3, #4
 8011832:	444a      	add	r2, r9
 8011834:	7561      	strb	r1, [r4, #21]
 8011836:	1bdb      	subs	r3, r3, r7
 8011838:	f080 0001 	eor.w	r0, r0, #1
 801183c:	60a2      	str	r2, [r4, #8]
 801183e:	6123      	str	r3, [r4, #16]
 8011840:	b003      	add	sp, #12
 8011842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011846:	2104      	movs	r1, #4
 8011848:	4620      	mov	r0, r4
 801184a:	f000 fd63 	bl	8012314 <ucdr_check_final_buffer_behavior>
 801184e:	b1c8      	cbz	r0, 8011884 <ucdr_serialize_endian_uint32_t+0xd0>
 8011850:	2d01      	cmp	r5, #1
 8011852:	68a3      	ldr	r3, [r4, #8]
 8011854:	d01c      	beq.n	8011890 <ucdr_serialize_endian_uint32_t+0xdc>
 8011856:	f89d 0007 	ldrb.w	r0, [sp, #7]
 801185a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801185e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8011862:	7018      	strb	r0, [r3, #0]
 8011864:	68a3      	ldr	r3, [r4, #8]
 8011866:	705a      	strb	r2, [r3, #1]
 8011868:	68a3      	ldr	r3, [r4, #8]
 801186a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801186e:	7099      	strb	r1, [r3, #2]
 8011870:	68a3      	ldr	r3, [r4, #8]
 8011872:	70da      	strb	r2, [r3, #3]
 8011874:	2104      	movs	r1, #4
 8011876:	68a2      	ldr	r2, [r4, #8]
 8011878:	6923      	ldr	r3, [r4, #16]
 801187a:	440a      	add	r2, r1
 801187c:	7561      	strb	r1, [r4, #21]
 801187e:	440b      	add	r3, r1
 8011880:	60a2      	str	r2, [r4, #8]
 8011882:	6123      	str	r3, [r4, #16]
 8011884:	7da0      	ldrb	r0, [r4, #22]
 8011886:	f080 0001 	eor.w	r0, r0, #1
 801188a:	b003      	add	sp, #12
 801188c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011890:	9a01      	ldr	r2, [sp, #4]
 8011892:	601a      	str	r2, [r3, #0]
 8011894:	e7ee      	b.n	8011874 <ucdr_serialize_endian_uint32_t+0xc0>
 8011896:	68a2      	ldr	r2, [r4, #8]
 8011898:	6923      	ldr	r3, [r4, #16]
 801189a:	7da0      	ldrb	r0, [r4, #22]
 801189c:	1bd2      	subs	r2, r2, r7
 801189e:	1bdb      	subs	r3, r3, r7
 80118a0:	f884 8015 	strb.w	r8, [r4, #21]
 80118a4:	f080 0001 	eor.w	r0, r0, #1
 80118a8:	60a2      	str	r2, [r4, #8]
 80118aa:	6123      	str	r3, [r4, #16]
 80118ac:	b003      	add	sp, #12
 80118ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118b2:	68a3      	ldr	r3, [r4, #8]
 80118b4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80118b8:	701a      	strb	r2, [r3, #0]
 80118ba:	68a3      	ldr	r3, [r4, #8]
 80118bc:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80118c0:	701a      	strb	r2, [r3, #0]
 80118c2:	68a3      	ldr	r3, [r4, #8]
 80118c4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80118c8:	701a      	strb	r2, [r3, #0]
 80118ca:	e7ad      	b.n	8011828 <ucdr_serialize_endian_uint32_t+0x74>
 80118cc:	ad01      	add	r5, sp, #4
 80118ce:	463a      	mov	r2, r7
 80118d0:	4630      	mov	r0, r6
 80118d2:	4629      	mov	r1, r5
 80118d4:	f002 f9a1 	bl	8013c1a <memcpy>
 80118d8:	464a      	mov	r2, r9
 80118da:	19e9      	adds	r1, r5, r7
 80118dc:	68a0      	ldr	r0, [r4, #8]
 80118de:	f002 f99c 	bl	8013c1a <memcpy>
 80118e2:	e7a1      	b.n	8011828 <ucdr_serialize_endian_uint32_t+0x74>

080118e4 <ucdr_deserialize_uint32_t>:
 80118e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80118e8:	4604      	mov	r4, r0
 80118ea:	460d      	mov	r5, r1
 80118ec:	2104      	movs	r1, #4
 80118ee:	f000 fd35 	bl	801235c <ucdr_buffer_alignment>
 80118f2:	4601      	mov	r1, r0
 80118f4:	4620      	mov	r0, r4
 80118f6:	f894 8015 	ldrb.w	r8, [r4, #21]
 80118fa:	f000 fd73 	bl	80123e4 <ucdr_advance_buffer>
 80118fe:	2104      	movs	r1, #4
 8011900:	4620      	mov	r0, r4
 8011902:	f000 fcfb 	bl	80122fc <ucdr_check_buffer_available_for>
 8011906:	2800      	cmp	r0, #0
 8011908:	d138      	bne.n	801197c <ucdr_deserialize_uint32_t+0x98>
 801190a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 801190e:	42b7      	cmp	r7, r6
 8011910:	d92f      	bls.n	8011972 <ucdr_deserialize_uint32_t+0x8e>
 8011912:	6923      	ldr	r3, [r4, #16]
 8011914:	4620      	mov	r0, r4
 8011916:	60a7      	str	r7, [r4, #8]
 8011918:	1bbf      	subs	r7, r7, r6
 801191a:	443b      	add	r3, r7
 801191c:	f1c7 0904 	rsb	r9, r7, #4
 8011920:	6123      	str	r3, [r4, #16]
 8011922:	4649      	mov	r1, r9
 8011924:	f000 fcf6 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011928:	2800      	cmp	r0, #0
 801192a:	d046      	beq.n	80119ba <ucdr_deserialize_uint32_t+0xd6>
 801192c:	7d23      	ldrb	r3, [r4, #20]
 801192e:	2b01      	cmp	r3, #1
 8011930:	d05c      	beq.n	80119ec <ucdr_deserialize_uint32_t+0x108>
 8011932:	78f3      	ldrb	r3, [r6, #3]
 8011934:	702b      	strb	r3, [r5, #0]
 8011936:	2f00      	cmp	r7, #0
 8011938:	d04c      	beq.n	80119d4 <ucdr_deserialize_uint32_t+0xf0>
 801193a:	78b3      	ldrb	r3, [r6, #2]
 801193c:	2f01      	cmp	r7, #1
 801193e:	706b      	strb	r3, [r5, #1]
 8011940:	f105 0302 	add.w	r3, r5, #2
 8011944:	d04a      	beq.n	80119dc <ucdr_deserialize_uint32_t+0xf8>
 8011946:	7873      	ldrb	r3, [r6, #1]
 8011948:	2f02      	cmp	r7, #2
 801194a:	70ab      	strb	r3, [r5, #2]
 801194c:	f105 0303 	add.w	r3, r5, #3
 8011950:	d048      	beq.n	80119e4 <ucdr_deserialize_uint32_t+0x100>
 8011952:	7833      	ldrb	r3, [r6, #0]
 8011954:	70eb      	strb	r3, [r5, #3]
 8011956:	6923      	ldr	r3, [r4, #16]
 8011958:	2104      	movs	r1, #4
 801195a:	68a2      	ldr	r2, [r4, #8]
 801195c:	3304      	adds	r3, #4
 801195e:	7da0      	ldrb	r0, [r4, #22]
 8011960:	444a      	add	r2, r9
 8011962:	7561      	strb	r1, [r4, #21]
 8011964:	1bdb      	subs	r3, r3, r7
 8011966:	f080 0001 	eor.w	r0, r0, #1
 801196a:	60a2      	str	r2, [r4, #8]
 801196c:	6123      	str	r3, [r4, #16]
 801196e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011972:	2104      	movs	r1, #4
 8011974:	4620      	mov	r0, r4
 8011976:	f000 fccd 	bl	8012314 <ucdr_check_final_buffer_behavior>
 801197a:	b1b0      	cbz	r0, 80119aa <ucdr_deserialize_uint32_t+0xc6>
 801197c:	7d23      	ldrb	r3, [r4, #20]
 801197e:	2b01      	cmp	r3, #1
 8011980:	68a3      	ldr	r3, [r4, #8]
 8011982:	d017      	beq.n	80119b4 <ucdr_deserialize_uint32_t+0xd0>
 8011984:	78db      	ldrb	r3, [r3, #3]
 8011986:	702b      	strb	r3, [r5, #0]
 8011988:	68a3      	ldr	r3, [r4, #8]
 801198a:	789b      	ldrb	r3, [r3, #2]
 801198c:	706b      	strb	r3, [r5, #1]
 801198e:	68a3      	ldr	r3, [r4, #8]
 8011990:	785b      	ldrb	r3, [r3, #1]
 8011992:	70ab      	strb	r3, [r5, #2]
 8011994:	68a3      	ldr	r3, [r4, #8]
 8011996:	781b      	ldrb	r3, [r3, #0]
 8011998:	70eb      	strb	r3, [r5, #3]
 801199a:	2104      	movs	r1, #4
 801199c:	68a2      	ldr	r2, [r4, #8]
 801199e:	6923      	ldr	r3, [r4, #16]
 80119a0:	440a      	add	r2, r1
 80119a2:	7561      	strb	r1, [r4, #21]
 80119a4:	440b      	add	r3, r1
 80119a6:	60a2      	str	r2, [r4, #8]
 80119a8:	6123      	str	r3, [r4, #16]
 80119aa:	7da0      	ldrb	r0, [r4, #22]
 80119ac:	f080 0001 	eor.w	r0, r0, #1
 80119b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	602b      	str	r3, [r5, #0]
 80119b8:	e7ef      	b.n	801199a <ucdr_deserialize_uint32_t+0xb6>
 80119ba:	68a2      	ldr	r2, [r4, #8]
 80119bc:	6923      	ldr	r3, [r4, #16]
 80119be:	1bd2      	subs	r2, r2, r7
 80119c0:	7da0      	ldrb	r0, [r4, #22]
 80119c2:	1bdb      	subs	r3, r3, r7
 80119c4:	f884 8015 	strb.w	r8, [r4, #21]
 80119c8:	f080 0001 	eor.w	r0, r0, #1
 80119cc:	60a2      	str	r2, [r4, #8]
 80119ce:	6123      	str	r3, [r4, #16]
 80119d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80119d4:	68a3      	ldr	r3, [r4, #8]
 80119d6:	789b      	ldrb	r3, [r3, #2]
 80119d8:	706b      	strb	r3, [r5, #1]
 80119da:	1cab      	adds	r3, r5, #2
 80119dc:	68a2      	ldr	r2, [r4, #8]
 80119de:	7852      	ldrb	r2, [r2, #1]
 80119e0:	f803 2b01 	strb.w	r2, [r3], #1
 80119e4:	68a2      	ldr	r2, [r4, #8]
 80119e6:	7812      	ldrb	r2, [r2, #0]
 80119e8:	701a      	strb	r2, [r3, #0]
 80119ea:	e7b4      	b.n	8011956 <ucdr_deserialize_uint32_t+0x72>
 80119ec:	4631      	mov	r1, r6
 80119ee:	463a      	mov	r2, r7
 80119f0:	4628      	mov	r0, r5
 80119f2:	f002 f912 	bl	8013c1a <memcpy>
 80119f6:	464a      	mov	r2, r9
 80119f8:	19e8      	adds	r0, r5, r7
 80119fa:	68a1      	ldr	r1, [r4, #8]
 80119fc:	f002 f90d 	bl	8013c1a <memcpy>
 8011a00:	e7a9      	b.n	8011956 <ucdr_deserialize_uint32_t+0x72>
 8011a02:	bf00      	nop

08011a04 <ucdr_deserialize_endian_uint32_t>:
 8011a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a08:	4604      	mov	r4, r0
 8011a0a:	460e      	mov	r6, r1
 8011a0c:	2104      	movs	r1, #4
 8011a0e:	4615      	mov	r5, r2
 8011a10:	f000 fca4 	bl	801235c <ucdr_buffer_alignment>
 8011a14:	4601      	mov	r1, r0
 8011a16:	4620      	mov	r0, r4
 8011a18:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011a1c:	f000 fce2 	bl	80123e4 <ucdr_advance_buffer>
 8011a20:	2104      	movs	r1, #4
 8011a22:	4620      	mov	r0, r4
 8011a24:	f000 fc6a 	bl	80122fc <ucdr_check_buffer_available_for>
 8011a28:	2800      	cmp	r0, #0
 8011a2a:	d13c      	bne.n	8011aa6 <ucdr_deserialize_endian_uint32_t+0xa2>
 8011a2c:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 8011a30:	42bb      	cmp	r3, r7
 8011a32:	d933      	bls.n	8011a9c <ucdr_deserialize_endian_uint32_t+0x98>
 8011a34:	eba3 0907 	sub.w	r9, r3, r7
 8011a38:	60a3      	str	r3, [r4, #8]
 8011a3a:	6923      	ldr	r3, [r4, #16]
 8011a3c:	4620      	mov	r0, r4
 8011a3e:	f1c9 0a04 	rsb	sl, r9, #4
 8011a42:	444b      	add	r3, r9
 8011a44:	4651      	mov	r1, sl
 8011a46:	6123      	str	r3, [r4, #16]
 8011a48:	f000 fc64 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011a4c:	2800      	cmp	r0, #0
 8011a4e:	d048      	beq.n	8011ae2 <ucdr_deserialize_endian_uint32_t+0xde>
 8011a50:	2e01      	cmp	r6, #1
 8011a52:	d061      	beq.n	8011b18 <ucdr_deserialize_endian_uint32_t+0x114>
 8011a54:	78fb      	ldrb	r3, [r7, #3]
 8011a56:	702b      	strb	r3, [r5, #0]
 8011a58:	f1b9 0f00 	cmp.w	r9, #0
 8011a5c:	d050      	beq.n	8011b00 <ucdr_deserialize_endian_uint32_t+0xfc>
 8011a5e:	78bb      	ldrb	r3, [r7, #2]
 8011a60:	f1b9 0f01 	cmp.w	r9, #1
 8011a64:	706b      	strb	r3, [r5, #1]
 8011a66:	f105 0302 	add.w	r3, r5, #2
 8011a6a:	d04d      	beq.n	8011b08 <ucdr_deserialize_endian_uint32_t+0x104>
 8011a6c:	787b      	ldrb	r3, [r7, #1]
 8011a6e:	f1b9 0f02 	cmp.w	r9, #2
 8011a72:	70ab      	strb	r3, [r5, #2]
 8011a74:	f105 0303 	add.w	r3, r5, #3
 8011a78:	d04a      	beq.n	8011b10 <ucdr_deserialize_endian_uint32_t+0x10c>
 8011a7a:	783b      	ldrb	r3, [r7, #0]
 8011a7c:	70eb      	strb	r3, [r5, #3]
 8011a7e:	6923      	ldr	r3, [r4, #16]
 8011a80:	2104      	movs	r1, #4
 8011a82:	68a2      	ldr	r2, [r4, #8]
 8011a84:	3304      	adds	r3, #4
 8011a86:	7da0      	ldrb	r0, [r4, #22]
 8011a88:	4452      	add	r2, sl
 8011a8a:	7561      	strb	r1, [r4, #21]
 8011a8c:	eba3 0309 	sub.w	r3, r3, r9
 8011a90:	f080 0001 	eor.w	r0, r0, #1
 8011a94:	60a2      	str	r2, [r4, #8]
 8011a96:	6123      	str	r3, [r4, #16]
 8011a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a9c:	2104      	movs	r1, #4
 8011a9e:	4620      	mov	r0, r4
 8011aa0:	f000 fc38 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011aa4:	b1a8      	cbz	r0, 8011ad2 <ucdr_deserialize_endian_uint32_t+0xce>
 8011aa6:	2e01      	cmp	r6, #1
 8011aa8:	68a3      	ldr	r3, [r4, #8]
 8011aaa:	d017      	beq.n	8011adc <ucdr_deserialize_endian_uint32_t+0xd8>
 8011aac:	78db      	ldrb	r3, [r3, #3]
 8011aae:	702b      	strb	r3, [r5, #0]
 8011ab0:	68a3      	ldr	r3, [r4, #8]
 8011ab2:	789b      	ldrb	r3, [r3, #2]
 8011ab4:	706b      	strb	r3, [r5, #1]
 8011ab6:	68a3      	ldr	r3, [r4, #8]
 8011ab8:	785b      	ldrb	r3, [r3, #1]
 8011aba:	70ab      	strb	r3, [r5, #2]
 8011abc:	68a3      	ldr	r3, [r4, #8]
 8011abe:	781b      	ldrb	r3, [r3, #0]
 8011ac0:	70eb      	strb	r3, [r5, #3]
 8011ac2:	2104      	movs	r1, #4
 8011ac4:	68a2      	ldr	r2, [r4, #8]
 8011ac6:	6923      	ldr	r3, [r4, #16]
 8011ac8:	440a      	add	r2, r1
 8011aca:	7561      	strb	r1, [r4, #21]
 8011acc:	440b      	add	r3, r1
 8011ace:	60a2      	str	r2, [r4, #8]
 8011ad0:	6123      	str	r3, [r4, #16]
 8011ad2:	7da0      	ldrb	r0, [r4, #22]
 8011ad4:	f080 0001 	eor.w	r0, r0, #1
 8011ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	602b      	str	r3, [r5, #0]
 8011ae0:	e7ef      	b.n	8011ac2 <ucdr_deserialize_endian_uint32_t+0xbe>
 8011ae2:	68a2      	ldr	r2, [r4, #8]
 8011ae4:	6923      	ldr	r3, [r4, #16]
 8011ae6:	eba2 0209 	sub.w	r2, r2, r9
 8011aea:	7da0      	ldrb	r0, [r4, #22]
 8011aec:	eba3 0309 	sub.w	r3, r3, r9
 8011af0:	f884 8015 	strb.w	r8, [r4, #21]
 8011af4:	f080 0001 	eor.w	r0, r0, #1
 8011af8:	60a2      	str	r2, [r4, #8]
 8011afa:	6123      	str	r3, [r4, #16]
 8011afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b00:	68a3      	ldr	r3, [r4, #8]
 8011b02:	789b      	ldrb	r3, [r3, #2]
 8011b04:	706b      	strb	r3, [r5, #1]
 8011b06:	1cab      	adds	r3, r5, #2
 8011b08:	68a2      	ldr	r2, [r4, #8]
 8011b0a:	7852      	ldrb	r2, [r2, #1]
 8011b0c:	f803 2b01 	strb.w	r2, [r3], #1
 8011b10:	68a2      	ldr	r2, [r4, #8]
 8011b12:	7812      	ldrb	r2, [r2, #0]
 8011b14:	701a      	strb	r2, [r3, #0]
 8011b16:	e7b2      	b.n	8011a7e <ucdr_deserialize_endian_uint32_t+0x7a>
 8011b18:	4639      	mov	r1, r7
 8011b1a:	464a      	mov	r2, r9
 8011b1c:	4628      	mov	r0, r5
 8011b1e:	f002 f87c 	bl	8013c1a <memcpy>
 8011b22:	4652      	mov	r2, sl
 8011b24:	eb05 0009 	add.w	r0, r5, r9
 8011b28:	68a1      	ldr	r1, [r4, #8]
 8011b2a:	f002 f876 	bl	8013c1a <memcpy>
 8011b2e:	e7a6      	b.n	8011a7e <ucdr_deserialize_endian_uint32_t+0x7a>

08011b30 <ucdr_serialize_int32_t>:
 8011b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b34:	b082      	sub	sp, #8
 8011b36:	4604      	mov	r4, r0
 8011b38:	9101      	str	r1, [sp, #4]
 8011b3a:	2104      	movs	r1, #4
 8011b3c:	f000 fc0e 	bl	801235c <ucdr_buffer_alignment>
 8011b40:	4601      	mov	r1, r0
 8011b42:	4620      	mov	r0, r4
 8011b44:	7d67      	ldrb	r7, [r4, #21]
 8011b46:	f000 fc4d 	bl	80123e4 <ucdr_advance_buffer>
 8011b4a:	2104      	movs	r1, #4
 8011b4c:	4620      	mov	r0, r4
 8011b4e:	f000 fbd5 	bl	80122fc <ucdr_check_buffer_available_for>
 8011b52:	2800      	cmp	r0, #0
 8011b54:	d139      	bne.n	8011bca <ucdr_serialize_int32_t+0x9a>
 8011b56:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8011b5a:	42ab      	cmp	r3, r5
 8011b5c:	d930      	bls.n	8011bc0 <ucdr_serialize_int32_t+0x90>
 8011b5e:	1b5e      	subs	r6, r3, r5
 8011b60:	60a3      	str	r3, [r4, #8]
 8011b62:	6923      	ldr	r3, [r4, #16]
 8011b64:	4620      	mov	r0, r4
 8011b66:	f1c6 0804 	rsb	r8, r6, #4
 8011b6a:	4433      	add	r3, r6
 8011b6c:	4641      	mov	r1, r8
 8011b6e:	6123      	str	r3, [r4, #16]
 8011b70:	f000 fbd0 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011b74:	2800      	cmp	r0, #0
 8011b76:	d04c      	beq.n	8011c12 <ucdr_serialize_int32_t+0xe2>
 8011b78:	7d23      	ldrb	r3, [r4, #20]
 8011b7a:	2b01      	cmp	r3, #1
 8011b7c:	d063      	beq.n	8011c46 <ucdr_serialize_int32_t+0x116>
 8011b7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011b82:	702b      	strb	r3, [r5, #0]
 8011b84:	2e00      	cmp	r6, #0
 8011b86:	d051      	beq.n	8011c2c <ucdr_serialize_int32_t+0xfc>
 8011b88:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011b8c:	2e01      	cmp	r6, #1
 8011b8e:	706b      	strb	r3, [r5, #1]
 8011b90:	d050      	beq.n	8011c34 <ucdr_serialize_int32_t+0x104>
 8011b92:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8011b96:	2e02      	cmp	r6, #2
 8011b98:	70ab      	strb	r3, [r5, #2]
 8011b9a:	d04f      	beq.n	8011c3c <ucdr_serialize_int32_t+0x10c>
 8011b9c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011ba0:	70eb      	strb	r3, [r5, #3]
 8011ba2:	6923      	ldr	r3, [r4, #16]
 8011ba4:	2104      	movs	r1, #4
 8011ba6:	68a2      	ldr	r2, [r4, #8]
 8011ba8:	3304      	adds	r3, #4
 8011baa:	7da0      	ldrb	r0, [r4, #22]
 8011bac:	4442      	add	r2, r8
 8011bae:	7561      	strb	r1, [r4, #21]
 8011bb0:	1b9e      	subs	r6, r3, r6
 8011bb2:	f080 0001 	eor.w	r0, r0, #1
 8011bb6:	60a2      	str	r2, [r4, #8]
 8011bb8:	6126      	str	r6, [r4, #16]
 8011bba:	b002      	add	sp, #8
 8011bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bc0:	2104      	movs	r1, #4
 8011bc2:	4620      	mov	r0, r4
 8011bc4:	f000 fba6 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011bc8:	b1d0      	cbz	r0, 8011c00 <ucdr_serialize_int32_t+0xd0>
 8011bca:	7d23      	ldrb	r3, [r4, #20]
 8011bcc:	2b01      	cmp	r3, #1
 8011bce:	68a3      	ldr	r3, [r4, #8]
 8011bd0:	d01c      	beq.n	8011c0c <ucdr_serialize_int32_t+0xdc>
 8011bd2:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8011bd6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011bda:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8011bde:	7018      	strb	r0, [r3, #0]
 8011be0:	68a3      	ldr	r3, [r4, #8]
 8011be2:	705a      	strb	r2, [r3, #1]
 8011be4:	68a3      	ldr	r3, [r4, #8]
 8011be6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011bea:	7099      	strb	r1, [r3, #2]
 8011bec:	68a3      	ldr	r3, [r4, #8]
 8011bee:	70da      	strb	r2, [r3, #3]
 8011bf0:	2104      	movs	r1, #4
 8011bf2:	68a2      	ldr	r2, [r4, #8]
 8011bf4:	6923      	ldr	r3, [r4, #16]
 8011bf6:	440a      	add	r2, r1
 8011bf8:	7561      	strb	r1, [r4, #21]
 8011bfa:	440b      	add	r3, r1
 8011bfc:	60a2      	str	r2, [r4, #8]
 8011bfe:	6123      	str	r3, [r4, #16]
 8011c00:	7da0      	ldrb	r0, [r4, #22]
 8011c02:	f080 0001 	eor.w	r0, r0, #1
 8011c06:	b002      	add	sp, #8
 8011c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c0c:	9a01      	ldr	r2, [sp, #4]
 8011c0e:	601a      	str	r2, [r3, #0]
 8011c10:	e7ee      	b.n	8011bf0 <ucdr_serialize_int32_t+0xc0>
 8011c12:	68a2      	ldr	r2, [r4, #8]
 8011c14:	6923      	ldr	r3, [r4, #16]
 8011c16:	7da0      	ldrb	r0, [r4, #22]
 8011c18:	1b92      	subs	r2, r2, r6
 8011c1a:	1b9b      	subs	r3, r3, r6
 8011c1c:	7567      	strb	r7, [r4, #21]
 8011c1e:	f080 0001 	eor.w	r0, r0, #1
 8011c22:	60a2      	str	r2, [r4, #8]
 8011c24:	6123      	str	r3, [r4, #16]
 8011c26:	b002      	add	sp, #8
 8011c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c2c:	68a3      	ldr	r3, [r4, #8]
 8011c2e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011c32:	701a      	strb	r2, [r3, #0]
 8011c34:	68a3      	ldr	r3, [r4, #8]
 8011c36:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011c3a:	701a      	strb	r2, [r3, #0]
 8011c3c:	68a3      	ldr	r3, [r4, #8]
 8011c3e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011c42:	701a      	strb	r2, [r3, #0]
 8011c44:	e7ad      	b.n	8011ba2 <ucdr_serialize_int32_t+0x72>
 8011c46:	4628      	mov	r0, r5
 8011c48:	ad01      	add	r5, sp, #4
 8011c4a:	4632      	mov	r2, r6
 8011c4c:	4629      	mov	r1, r5
 8011c4e:	f001 ffe4 	bl	8013c1a <memcpy>
 8011c52:	4642      	mov	r2, r8
 8011c54:	19a9      	adds	r1, r5, r6
 8011c56:	68a0      	ldr	r0, [r4, #8]
 8011c58:	f001 ffdf 	bl	8013c1a <memcpy>
 8011c5c:	e7a1      	b.n	8011ba2 <ucdr_serialize_int32_t+0x72>
 8011c5e:	bf00      	nop

08011c60 <ucdr_deserialize_int32_t>:
 8011c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c64:	4604      	mov	r4, r0
 8011c66:	460d      	mov	r5, r1
 8011c68:	2104      	movs	r1, #4
 8011c6a:	f000 fb77 	bl	801235c <ucdr_buffer_alignment>
 8011c6e:	4601      	mov	r1, r0
 8011c70:	4620      	mov	r0, r4
 8011c72:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011c76:	f000 fbb5 	bl	80123e4 <ucdr_advance_buffer>
 8011c7a:	2104      	movs	r1, #4
 8011c7c:	4620      	mov	r0, r4
 8011c7e:	f000 fb3d 	bl	80122fc <ucdr_check_buffer_available_for>
 8011c82:	2800      	cmp	r0, #0
 8011c84:	d138      	bne.n	8011cf8 <ucdr_deserialize_int32_t+0x98>
 8011c86:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8011c8a:	42b7      	cmp	r7, r6
 8011c8c:	d92f      	bls.n	8011cee <ucdr_deserialize_int32_t+0x8e>
 8011c8e:	6923      	ldr	r3, [r4, #16]
 8011c90:	4620      	mov	r0, r4
 8011c92:	60a7      	str	r7, [r4, #8]
 8011c94:	1bbf      	subs	r7, r7, r6
 8011c96:	443b      	add	r3, r7
 8011c98:	f1c7 0904 	rsb	r9, r7, #4
 8011c9c:	6123      	str	r3, [r4, #16]
 8011c9e:	4649      	mov	r1, r9
 8011ca0:	f000 fb38 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011ca4:	2800      	cmp	r0, #0
 8011ca6:	d046      	beq.n	8011d36 <ucdr_deserialize_int32_t+0xd6>
 8011ca8:	7d23      	ldrb	r3, [r4, #20]
 8011caa:	2b01      	cmp	r3, #1
 8011cac:	d05c      	beq.n	8011d68 <ucdr_deserialize_int32_t+0x108>
 8011cae:	78f3      	ldrb	r3, [r6, #3]
 8011cb0:	702b      	strb	r3, [r5, #0]
 8011cb2:	2f00      	cmp	r7, #0
 8011cb4:	d04c      	beq.n	8011d50 <ucdr_deserialize_int32_t+0xf0>
 8011cb6:	78b3      	ldrb	r3, [r6, #2]
 8011cb8:	2f01      	cmp	r7, #1
 8011cba:	706b      	strb	r3, [r5, #1]
 8011cbc:	f105 0302 	add.w	r3, r5, #2
 8011cc0:	d04a      	beq.n	8011d58 <ucdr_deserialize_int32_t+0xf8>
 8011cc2:	7873      	ldrb	r3, [r6, #1]
 8011cc4:	2f02      	cmp	r7, #2
 8011cc6:	70ab      	strb	r3, [r5, #2]
 8011cc8:	f105 0303 	add.w	r3, r5, #3
 8011ccc:	d048      	beq.n	8011d60 <ucdr_deserialize_int32_t+0x100>
 8011cce:	7833      	ldrb	r3, [r6, #0]
 8011cd0:	70eb      	strb	r3, [r5, #3]
 8011cd2:	6923      	ldr	r3, [r4, #16]
 8011cd4:	2104      	movs	r1, #4
 8011cd6:	68a2      	ldr	r2, [r4, #8]
 8011cd8:	3304      	adds	r3, #4
 8011cda:	7da0      	ldrb	r0, [r4, #22]
 8011cdc:	444a      	add	r2, r9
 8011cde:	7561      	strb	r1, [r4, #21]
 8011ce0:	1bdb      	subs	r3, r3, r7
 8011ce2:	f080 0001 	eor.w	r0, r0, #1
 8011ce6:	60a2      	str	r2, [r4, #8]
 8011ce8:	6123      	str	r3, [r4, #16]
 8011cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cee:	2104      	movs	r1, #4
 8011cf0:	4620      	mov	r0, r4
 8011cf2:	f000 fb0f 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011cf6:	b1b0      	cbz	r0, 8011d26 <ucdr_deserialize_int32_t+0xc6>
 8011cf8:	7d23      	ldrb	r3, [r4, #20]
 8011cfa:	2b01      	cmp	r3, #1
 8011cfc:	68a3      	ldr	r3, [r4, #8]
 8011cfe:	d017      	beq.n	8011d30 <ucdr_deserialize_int32_t+0xd0>
 8011d00:	78db      	ldrb	r3, [r3, #3]
 8011d02:	702b      	strb	r3, [r5, #0]
 8011d04:	68a3      	ldr	r3, [r4, #8]
 8011d06:	789b      	ldrb	r3, [r3, #2]
 8011d08:	706b      	strb	r3, [r5, #1]
 8011d0a:	68a3      	ldr	r3, [r4, #8]
 8011d0c:	785b      	ldrb	r3, [r3, #1]
 8011d0e:	70ab      	strb	r3, [r5, #2]
 8011d10:	68a3      	ldr	r3, [r4, #8]
 8011d12:	781b      	ldrb	r3, [r3, #0]
 8011d14:	70eb      	strb	r3, [r5, #3]
 8011d16:	2104      	movs	r1, #4
 8011d18:	68a2      	ldr	r2, [r4, #8]
 8011d1a:	6923      	ldr	r3, [r4, #16]
 8011d1c:	440a      	add	r2, r1
 8011d1e:	7561      	strb	r1, [r4, #21]
 8011d20:	440b      	add	r3, r1
 8011d22:	60a2      	str	r2, [r4, #8]
 8011d24:	6123      	str	r3, [r4, #16]
 8011d26:	7da0      	ldrb	r0, [r4, #22]
 8011d28:	f080 0001 	eor.w	r0, r0, #1
 8011d2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d30:	681b      	ldr	r3, [r3, #0]
 8011d32:	602b      	str	r3, [r5, #0]
 8011d34:	e7ef      	b.n	8011d16 <ucdr_deserialize_int32_t+0xb6>
 8011d36:	68a2      	ldr	r2, [r4, #8]
 8011d38:	6923      	ldr	r3, [r4, #16]
 8011d3a:	1bd2      	subs	r2, r2, r7
 8011d3c:	7da0      	ldrb	r0, [r4, #22]
 8011d3e:	1bdb      	subs	r3, r3, r7
 8011d40:	f884 8015 	strb.w	r8, [r4, #21]
 8011d44:	f080 0001 	eor.w	r0, r0, #1
 8011d48:	60a2      	str	r2, [r4, #8]
 8011d4a:	6123      	str	r3, [r4, #16]
 8011d4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d50:	68a3      	ldr	r3, [r4, #8]
 8011d52:	789b      	ldrb	r3, [r3, #2]
 8011d54:	706b      	strb	r3, [r5, #1]
 8011d56:	1cab      	adds	r3, r5, #2
 8011d58:	68a2      	ldr	r2, [r4, #8]
 8011d5a:	7852      	ldrb	r2, [r2, #1]
 8011d5c:	f803 2b01 	strb.w	r2, [r3], #1
 8011d60:	68a2      	ldr	r2, [r4, #8]
 8011d62:	7812      	ldrb	r2, [r2, #0]
 8011d64:	701a      	strb	r2, [r3, #0]
 8011d66:	e7b4      	b.n	8011cd2 <ucdr_deserialize_int32_t+0x72>
 8011d68:	4631      	mov	r1, r6
 8011d6a:	463a      	mov	r2, r7
 8011d6c:	4628      	mov	r0, r5
 8011d6e:	f001 ff54 	bl	8013c1a <memcpy>
 8011d72:	464a      	mov	r2, r9
 8011d74:	19e8      	adds	r0, r5, r7
 8011d76:	68a1      	ldr	r1, [r4, #8]
 8011d78:	f001 ff4f 	bl	8013c1a <memcpy>
 8011d7c:	e7a9      	b.n	8011cd2 <ucdr_deserialize_int32_t+0x72>
 8011d7e:	bf00      	nop

08011d80 <ucdr_serialize_float>:
 8011d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d84:	4604      	mov	r4, r0
 8011d86:	b082      	sub	sp, #8
 8011d88:	2104      	movs	r1, #4
 8011d8a:	ed8d 0a01 	vstr	s0, [sp, #4]
 8011d8e:	f000 fae5 	bl	801235c <ucdr_buffer_alignment>
 8011d92:	4601      	mov	r1, r0
 8011d94:	4620      	mov	r0, r4
 8011d96:	7d67      	ldrb	r7, [r4, #21]
 8011d98:	f000 fb24 	bl	80123e4 <ucdr_advance_buffer>
 8011d9c:	2104      	movs	r1, #4
 8011d9e:	4620      	mov	r0, r4
 8011da0:	f000 faac 	bl	80122fc <ucdr_check_buffer_available_for>
 8011da4:	2800      	cmp	r0, #0
 8011da6:	d139      	bne.n	8011e1c <ucdr_serialize_float+0x9c>
 8011da8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8011dac:	42ab      	cmp	r3, r5
 8011dae:	d930      	bls.n	8011e12 <ucdr_serialize_float+0x92>
 8011db0:	1b5e      	subs	r6, r3, r5
 8011db2:	60a3      	str	r3, [r4, #8]
 8011db4:	6923      	ldr	r3, [r4, #16]
 8011db6:	4620      	mov	r0, r4
 8011db8:	f1c6 0804 	rsb	r8, r6, #4
 8011dbc:	4433      	add	r3, r6
 8011dbe:	4641      	mov	r1, r8
 8011dc0:	6123      	str	r3, [r4, #16]
 8011dc2:	f000 faa7 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011dc6:	2800      	cmp	r0, #0
 8011dc8:	d04c      	beq.n	8011e64 <ucdr_serialize_float+0xe4>
 8011dca:	7d23      	ldrb	r3, [r4, #20]
 8011dcc:	2b01      	cmp	r3, #1
 8011dce:	d063      	beq.n	8011e98 <ucdr_serialize_float+0x118>
 8011dd0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011dd4:	702b      	strb	r3, [r5, #0]
 8011dd6:	2e00      	cmp	r6, #0
 8011dd8:	d051      	beq.n	8011e7e <ucdr_serialize_float+0xfe>
 8011dda:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011dde:	2e01      	cmp	r6, #1
 8011de0:	706b      	strb	r3, [r5, #1]
 8011de2:	d050      	beq.n	8011e86 <ucdr_serialize_float+0x106>
 8011de4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8011de8:	2e02      	cmp	r6, #2
 8011dea:	70ab      	strb	r3, [r5, #2]
 8011dec:	d04f      	beq.n	8011e8e <ucdr_serialize_float+0x10e>
 8011dee:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011df2:	70eb      	strb	r3, [r5, #3]
 8011df4:	6923      	ldr	r3, [r4, #16]
 8011df6:	2104      	movs	r1, #4
 8011df8:	68a2      	ldr	r2, [r4, #8]
 8011dfa:	3304      	adds	r3, #4
 8011dfc:	7da0      	ldrb	r0, [r4, #22]
 8011dfe:	4442      	add	r2, r8
 8011e00:	7561      	strb	r1, [r4, #21]
 8011e02:	1b9e      	subs	r6, r3, r6
 8011e04:	f080 0001 	eor.w	r0, r0, #1
 8011e08:	60a2      	str	r2, [r4, #8]
 8011e0a:	6126      	str	r6, [r4, #16]
 8011e0c:	b002      	add	sp, #8
 8011e0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e12:	2104      	movs	r1, #4
 8011e14:	4620      	mov	r0, r4
 8011e16:	f000 fa7d 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011e1a:	b1d0      	cbz	r0, 8011e52 <ucdr_serialize_float+0xd2>
 8011e1c:	7d23      	ldrb	r3, [r4, #20]
 8011e1e:	2b01      	cmp	r3, #1
 8011e20:	68a3      	ldr	r3, [r4, #8]
 8011e22:	d01c      	beq.n	8011e5e <ucdr_serialize_float+0xde>
 8011e24:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8011e28:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011e2c:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8011e30:	7018      	strb	r0, [r3, #0]
 8011e32:	68a3      	ldr	r3, [r4, #8]
 8011e34:	705a      	strb	r2, [r3, #1]
 8011e36:	68a3      	ldr	r3, [r4, #8]
 8011e38:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011e3c:	7099      	strb	r1, [r3, #2]
 8011e3e:	68a3      	ldr	r3, [r4, #8]
 8011e40:	70da      	strb	r2, [r3, #3]
 8011e42:	2104      	movs	r1, #4
 8011e44:	68a2      	ldr	r2, [r4, #8]
 8011e46:	6923      	ldr	r3, [r4, #16]
 8011e48:	440a      	add	r2, r1
 8011e4a:	7561      	strb	r1, [r4, #21]
 8011e4c:	440b      	add	r3, r1
 8011e4e:	60a2      	str	r2, [r4, #8]
 8011e50:	6123      	str	r3, [r4, #16]
 8011e52:	7da0      	ldrb	r0, [r4, #22]
 8011e54:	f080 0001 	eor.w	r0, r0, #1
 8011e58:	b002      	add	sp, #8
 8011e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e5e:	9a01      	ldr	r2, [sp, #4]
 8011e60:	601a      	str	r2, [r3, #0]
 8011e62:	e7ee      	b.n	8011e42 <ucdr_serialize_float+0xc2>
 8011e64:	68a2      	ldr	r2, [r4, #8]
 8011e66:	6923      	ldr	r3, [r4, #16]
 8011e68:	7da0      	ldrb	r0, [r4, #22]
 8011e6a:	1b92      	subs	r2, r2, r6
 8011e6c:	1b9b      	subs	r3, r3, r6
 8011e6e:	7567      	strb	r7, [r4, #21]
 8011e70:	f080 0001 	eor.w	r0, r0, #1
 8011e74:	60a2      	str	r2, [r4, #8]
 8011e76:	6123      	str	r3, [r4, #16]
 8011e78:	b002      	add	sp, #8
 8011e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e7e:	68a3      	ldr	r3, [r4, #8]
 8011e80:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011e84:	701a      	strb	r2, [r3, #0]
 8011e86:	68a3      	ldr	r3, [r4, #8]
 8011e88:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011e8c:	701a      	strb	r2, [r3, #0]
 8011e8e:	68a3      	ldr	r3, [r4, #8]
 8011e90:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011e94:	701a      	strb	r2, [r3, #0]
 8011e96:	e7ad      	b.n	8011df4 <ucdr_serialize_float+0x74>
 8011e98:	4628      	mov	r0, r5
 8011e9a:	ad01      	add	r5, sp, #4
 8011e9c:	4632      	mov	r2, r6
 8011e9e:	4629      	mov	r1, r5
 8011ea0:	f001 febb 	bl	8013c1a <memcpy>
 8011ea4:	4642      	mov	r2, r8
 8011ea6:	19a9      	adds	r1, r5, r6
 8011ea8:	68a0      	ldr	r0, [r4, #8]
 8011eaa:	f001 feb6 	bl	8013c1a <memcpy>
 8011eae:	e7a1      	b.n	8011df4 <ucdr_serialize_float+0x74>

08011eb0 <ucdr_deserialize_float>:
 8011eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011eb4:	4604      	mov	r4, r0
 8011eb6:	460d      	mov	r5, r1
 8011eb8:	2104      	movs	r1, #4
 8011eba:	f000 fa4f 	bl	801235c <ucdr_buffer_alignment>
 8011ebe:	4601      	mov	r1, r0
 8011ec0:	4620      	mov	r0, r4
 8011ec2:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011ec6:	f000 fa8d 	bl	80123e4 <ucdr_advance_buffer>
 8011eca:	2104      	movs	r1, #4
 8011ecc:	4620      	mov	r0, r4
 8011ece:	f000 fa15 	bl	80122fc <ucdr_check_buffer_available_for>
 8011ed2:	2800      	cmp	r0, #0
 8011ed4:	d138      	bne.n	8011f48 <ucdr_deserialize_float+0x98>
 8011ed6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8011eda:	42b7      	cmp	r7, r6
 8011edc:	d92f      	bls.n	8011f3e <ucdr_deserialize_float+0x8e>
 8011ede:	6923      	ldr	r3, [r4, #16]
 8011ee0:	4620      	mov	r0, r4
 8011ee2:	60a7      	str	r7, [r4, #8]
 8011ee4:	1bbf      	subs	r7, r7, r6
 8011ee6:	443b      	add	r3, r7
 8011ee8:	f1c7 0904 	rsb	r9, r7, #4
 8011eec:	6123      	str	r3, [r4, #16]
 8011eee:	4649      	mov	r1, r9
 8011ef0:	f000 fa10 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011ef4:	2800      	cmp	r0, #0
 8011ef6:	d046      	beq.n	8011f86 <ucdr_deserialize_float+0xd6>
 8011ef8:	7d23      	ldrb	r3, [r4, #20]
 8011efa:	2b01      	cmp	r3, #1
 8011efc:	d05c      	beq.n	8011fb8 <ucdr_deserialize_float+0x108>
 8011efe:	78f3      	ldrb	r3, [r6, #3]
 8011f00:	702b      	strb	r3, [r5, #0]
 8011f02:	2f00      	cmp	r7, #0
 8011f04:	d04c      	beq.n	8011fa0 <ucdr_deserialize_float+0xf0>
 8011f06:	78b3      	ldrb	r3, [r6, #2]
 8011f08:	2f01      	cmp	r7, #1
 8011f0a:	706b      	strb	r3, [r5, #1]
 8011f0c:	f105 0302 	add.w	r3, r5, #2
 8011f10:	d04a      	beq.n	8011fa8 <ucdr_deserialize_float+0xf8>
 8011f12:	7873      	ldrb	r3, [r6, #1]
 8011f14:	2f02      	cmp	r7, #2
 8011f16:	70ab      	strb	r3, [r5, #2]
 8011f18:	f105 0303 	add.w	r3, r5, #3
 8011f1c:	d048      	beq.n	8011fb0 <ucdr_deserialize_float+0x100>
 8011f1e:	7833      	ldrb	r3, [r6, #0]
 8011f20:	70eb      	strb	r3, [r5, #3]
 8011f22:	6923      	ldr	r3, [r4, #16]
 8011f24:	2104      	movs	r1, #4
 8011f26:	68a2      	ldr	r2, [r4, #8]
 8011f28:	3304      	adds	r3, #4
 8011f2a:	7da0      	ldrb	r0, [r4, #22]
 8011f2c:	444a      	add	r2, r9
 8011f2e:	7561      	strb	r1, [r4, #21]
 8011f30:	1bdb      	subs	r3, r3, r7
 8011f32:	f080 0001 	eor.w	r0, r0, #1
 8011f36:	60a2      	str	r2, [r4, #8]
 8011f38:	6123      	str	r3, [r4, #16]
 8011f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f3e:	2104      	movs	r1, #4
 8011f40:	4620      	mov	r0, r4
 8011f42:	f000 f9e7 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8011f46:	b1b0      	cbz	r0, 8011f76 <ucdr_deserialize_float+0xc6>
 8011f48:	7d23      	ldrb	r3, [r4, #20]
 8011f4a:	2b01      	cmp	r3, #1
 8011f4c:	68a3      	ldr	r3, [r4, #8]
 8011f4e:	d017      	beq.n	8011f80 <ucdr_deserialize_float+0xd0>
 8011f50:	78db      	ldrb	r3, [r3, #3]
 8011f52:	702b      	strb	r3, [r5, #0]
 8011f54:	68a3      	ldr	r3, [r4, #8]
 8011f56:	789b      	ldrb	r3, [r3, #2]
 8011f58:	706b      	strb	r3, [r5, #1]
 8011f5a:	68a3      	ldr	r3, [r4, #8]
 8011f5c:	785b      	ldrb	r3, [r3, #1]
 8011f5e:	70ab      	strb	r3, [r5, #2]
 8011f60:	68a3      	ldr	r3, [r4, #8]
 8011f62:	781b      	ldrb	r3, [r3, #0]
 8011f64:	70eb      	strb	r3, [r5, #3]
 8011f66:	2104      	movs	r1, #4
 8011f68:	68a2      	ldr	r2, [r4, #8]
 8011f6a:	6923      	ldr	r3, [r4, #16]
 8011f6c:	440a      	add	r2, r1
 8011f6e:	7561      	strb	r1, [r4, #21]
 8011f70:	440b      	add	r3, r1
 8011f72:	60a2      	str	r2, [r4, #8]
 8011f74:	6123      	str	r3, [r4, #16]
 8011f76:	7da0      	ldrb	r0, [r4, #22]
 8011f78:	f080 0001 	eor.w	r0, r0, #1
 8011f7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	602b      	str	r3, [r5, #0]
 8011f84:	e7ef      	b.n	8011f66 <ucdr_deserialize_float+0xb6>
 8011f86:	68a2      	ldr	r2, [r4, #8]
 8011f88:	6923      	ldr	r3, [r4, #16]
 8011f8a:	1bd2      	subs	r2, r2, r7
 8011f8c:	7da0      	ldrb	r0, [r4, #22]
 8011f8e:	1bdb      	subs	r3, r3, r7
 8011f90:	f884 8015 	strb.w	r8, [r4, #21]
 8011f94:	f080 0001 	eor.w	r0, r0, #1
 8011f98:	60a2      	str	r2, [r4, #8]
 8011f9a:	6123      	str	r3, [r4, #16]
 8011f9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fa0:	68a3      	ldr	r3, [r4, #8]
 8011fa2:	789b      	ldrb	r3, [r3, #2]
 8011fa4:	706b      	strb	r3, [r5, #1]
 8011fa6:	1cab      	adds	r3, r5, #2
 8011fa8:	68a2      	ldr	r2, [r4, #8]
 8011faa:	7852      	ldrb	r2, [r2, #1]
 8011fac:	f803 2b01 	strb.w	r2, [r3], #1
 8011fb0:	68a2      	ldr	r2, [r4, #8]
 8011fb2:	7812      	ldrb	r2, [r2, #0]
 8011fb4:	701a      	strb	r2, [r3, #0]
 8011fb6:	e7b4      	b.n	8011f22 <ucdr_deserialize_float+0x72>
 8011fb8:	4631      	mov	r1, r6
 8011fba:	463a      	mov	r2, r7
 8011fbc:	4628      	mov	r0, r5
 8011fbe:	f001 fe2c 	bl	8013c1a <memcpy>
 8011fc2:	464a      	mov	r2, r9
 8011fc4:	19e8      	adds	r0, r5, r7
 8011fc6:	68a1      	ldr	r1, [r4, #8]
 8011fc8:	f001 fe27 	bl	8013c1a <memcpy>
 8011fcc:	e7a9      	b.n	8011f22 <ucdr_deserialize_float+0x72>
 8011fce:	bf00      	nop

08011fd0 <ucdr_serialize_double>:
 8011fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fd4:	4604      	mov	r4, r0
 8011fd6:	b082      	sub	sp, #8
 8011fd8:	2108      	movs	r1, #8
 8011fda:	ed8d 0b00 	vstr	d0, [sp]
 8011fde:	f000 f9bd 	bl	801235c <ucdr_buffer_alignment>
 8011fe2:	4601      	mov	r1, r0
 8011fe4:	4620      	mov	r0, r4
 8011fe6:	7d67      	ldrb	r7, [r4, #21]
 8011fe8:	f000 f9fc 	bl	80123e4 <ucdr_advance_buffer>
 8011fec:	2108      	movs	r1, #8
 8011fee:	4620      	mov	r0, r4
 8011ff0:	f000 f984 	bl	80122fc <ucdr_check_buffer_available_for>
 8011ff4:	2800      	cmp	r0, #0
 8011ff6:	d14e      	bne.n	8012096 <ucdr_serialize_double+0xc6>
 8011ff8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8011ffc:	42ab      	cmp	r3, r5
 8011ffe:	d945      	bls.n	801208c <ucdr_serialize_double+0xbc>
 8012000:	1b5e      	subs	r6, r3, r5
 8012002:	60a3      	str	r3, [r4, #8]
 8012004:	6923      	ldr	r3, [r4, #16]
 8012006:	4620      	mov	r0, r4
 8012008:	f1c6 0808 	rsb	r8, r6, #8
 801200c:	4433      	add	r3, r6
 801200e:	4641      	mov	r1, r8
 8012010:	6123      	str	r3, [r4, #16]
 8012012:	f000 f97f 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8012016:	2800      	cmp	r0, #0
 8012018:	d074      	beq.n	8012104 <ucdr_serialize_double+0x134>
 801201a:	7d23      	ldrb	r3, [r4, #20]
 801201c:	2b01      	cmp	r3, #1
 801201e:	f000 809b 	beq.w	8012158 <ucdr_serialize_double+0x188>
 8012022:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012026:	702b      	strb	r3, [r5, #0]
 8012028:	2e00      	cmp	r6, #0
 801202a:	d078      	beq.n	801211e <ucdr_serialize_double+0x14e>
 801202c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012030:	2e01      	cmp	r6, #1
 8012032:	706b      	strb	r3, [r5, #1]
 8012034:	d077      	beq.n	8012126 <ucdr_serialize_double+0x156>
 8012036:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801203a:	2e02      	cmp	r6, #2
 801203c:	70ab      	strb	r3, [r5, #2]
 801203e:	d076      	beq.n	801212e <ucdr_serialize_double+0x15e>
 8012040:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012044:	2e03      	cmp	r6, #3
 8012046:	70eb      	strb	r3, [r5, #3]
 8012048:	d075      	beq.n	8012136 <ucdr_serialize_double+0x166>
 801204a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 801204e:	2e04      	cmp	r6, #4
 8012050:	712b      	strb	r3, [r5, #4]
 8012052:	d074      	beq.n	801213e <ucdr_serialize_double+0x16e>
 8012054:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8012058:	2e05      	cmp	r6, #5
 801205a:	716b      	strb	r3, [r5, #5]
 801205c:	d073      	beq.n	8012146 <ucdr_serialize_double+0x176>
 801205e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8012062:	2e06      	cmp	r6, #6
 8012064:	71ab      	strb	r3, [r5, #6]
 8012066:	d072      	beq.n	801214e <ucdr_serialize_double+0x17e>
 8012068:	f89d 3000 	ldrb.w	r3, [sp]
 801206c:	71eb      	strb	r3, [r5, #7]
 801206e:	6923      	ldr	r3, [r4, #16]
 8012070:	2108      	movs	r1, #8
 8012072:	68a2      	ldr	r2, [r4, #8]
 8012074:	3308      	adds	r3, #8
 8012076:	7da0      	ldrb	r0, [r4, #22]
 8012078:	4442      	add	r2, r8
 801207a:	7561      	strb	r1, [r4, #21]
 801207c:	1b9e      	subs	r6, r3, r6
 801207e:	f080 0001 	eor.w	r0, r0, #1
 8012082:	60a2      	str	r2, [r4, #8]
 8012084:	6126      	str	r6, [r4, #16]
 8012086:	b002      	add	sp, #8
 8012088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801208c:	2108      	movs	r1, #8
 801208e:	4620      	mov	r0, r4
 8012090:	f000 f940 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8012094:	b350      	cbz	r0, 80120ec <ucdr_serialize_double+0x11c>
 8012096:	7d23      	ldrb	r3, [r4, #20]
 8012098:	2b01      	cmp	r3, #1
 801209a:	d02d      	beq.n	80120f8 <ucdr_serialize_double+0x128>
 801209c:	68a3      	ldr	r3, [r4, #8]
 801209e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80120a2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80120a6:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80120aa:	7018      	strb	r0, [r3, #0]
 80120ac:	68a3      	ldr	r3, [r4, #8]
 80120ae:	705a      	strb	r2, [r3, #1]
 80120b0:	68a3      	ldr	r3, [r4, #8]
 80120b2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80120b6:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80120ba:	7099      	strb	r1, [r3, #2]
 80120bc:	68a3      	ldr	r3, [r4, #8]
 80120be:	70da      	strb	r2, [r3, #3]
 80120c0:	68a3      	ldr	r3, [r4, #8]
 80120c2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80120c6:	f89d 1001 	ldrb.w	r1, [sp, #1]
 80120ca:	7118      	strb	r0, [r3, #4]
 80120cc:	68a3      	ldr	r3, [r4, #8]
 80120ce:	715a      	strb	r2, [r3, #5]
 80120d0:	68a3      	ldr	r3, [r4, #8]
 80120d2:	f89d 2000 	ldrb.w	r2, [sp]
 80120d6:	7199      	strb	r1, [r3, #6]
 80120d8:	68a3      	ldr	r3, [r4, #8]
 80120da:	71da      	strb	r2, [r3, #7]
 80120dc:	2108      	movs	r1, #8
 80120de:	68a2      	ldr	r2, [r4, #8]
 80120e0:	6923      	ldr	r3, [r4, #16]
 80120e2:	440a      	add	r2, r1
 80120e4:	7561      	strb	r1, [r4, #21]
 80120e6:	440b      	add	r3, r1
 80120e8:	60a2      	str	r2, [r4, #8]
 80120ea:	6123      	str	r3, [r4, #16]
 80120ec:	7da0      	ldrb	r0, [r4, #22]
 80120ee:	f080 0001 	eor.w	r0, r0, #1
 80120f2:	b002      	add	sp, #8
 80120f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120f8:	466b      	mov	r3, sp
 80120fa:	68a2      	ldr	r2, [r4, #8]
 80120fc:	cb03      	ldmia	r3!, {r0, r1}
 80120fe:	6010      	str	r0, [r2, #0]
 8012100:	6051      	str	r1, [r2, #4]
 8012102:	e7eb      	b.n	80120dc <ucdr_serialize_double+0x10c>
 8012104:	68a2      	ldr	r2, [r4, #8]
 8012106:	6923      	ldr	r3, [r4, #16]
 8012108:	7da0      	ldrb	r0, [r4, #22]
 801210a:	1b92      	subs	r2, r2, r6
 801210c:	1b9b      	subs	r3, r3, r6
 801210e:	7567      	strb	r7, [r4, #21]
 8012110:	f080 0001 	eor.w	r0, r0, #1
 8012114:	60a2      	str	r2, [r4, #8]
 8012116:	6123      	str	r3, [r4, #16]
 8012118:	b002      	add	sp, #8
 801211a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801211e:	68a3      	ldr	r3, [r4, #8]
 8012120:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012124:	701a      	strb	r2, [r3, #0]
 8012126:	68a3      	ldr	r3, [r4, #8]
 8012128:	f89d 2005 	ldrb.w	r2, [sp, #5]
 801212c:	701a      	strb	r2, [r3, #0]
 801212e:	68a3      	ldr	r3, [r4, #8]
 8012130:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012134:	701a      	strb	r2, [r3, #0]
 8012136:	68a3      	ldr	r3, [r4, #8]
 8012138:	f89d 2003 	ldrb.w	r2, [sp, #3]
 801213c:	701a      	strb	r2, [r3, #0]
 801213e:	68a3      	ldr	r3, [r4, #8]
 8012140:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012144:	701a      	strb	r2, [r3, #0]
 8012146:	68a3      	ldr	r3, [r4, #8]
 8012148:	f89d 2001 	ldrb.w	r2, [sp, #1]
 801214c:	701a      	strb	r2, [r3, #0]
 801214e:	68a3      	ldr	r3, [r4, #8]
 8012150:	f89d 2000 	ldrb.w	r2, [sp]
 8012154:	701a      	strb	r2, [r3, #0]
 8012156:	e78a      	b.n	801206e <ucdr_serialize_double+0x9e>
 8012158:	4628      	mov	r0, r5
 801215a:	466d      	mov	r5, sp
 801215c:	4632      	mov	r2, r6
 801215e:	4629      	mov	r1, r5
 8012160:	f001 fd5b 	bl	8013c1a <memcpy>
 8012164:	4642      	mov	r2, r8
 8012166:	19a9      	adds	r1, r5, r6
 8012168:	68a0      	ldr	r0, [r4, #8]
 801216a:	f001 fd56 	bl	8013c1a <memcpy>
 801216e:	e77e      	b.n	801206e <ucdr_serialize_double+0x9e>

08012170 <ucdr_deserialize_double>:
 8012170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012174:	4604      	mov	r4, r0
 8012176:	460d      	mov	r5, r1
 8012178:	2108      	movs	r1, #8
 801217a:	f000 f8ef 	bl	801235c <ucdr_buffer_alignment>
 801217e:	4601      	mov	r1, r0
 8012180:	4620      	mov	r0, r4
 8012182:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012186:	f000 f92d 	bl	80123e4 <ucdr_advance_buffer>
 801218a:	2108      	movs	r1, #8
 801218c:	4620      	mov	r0, r4
 801218e:	f000 f8b5 	bl	80122fc <ucdr_check_buffer_available_for>
 8012192:	2800      	cmp	r0, #0
 8012194:	d151      	bne.n	801223a <ucdr_deserialize_double+0xca>
 8012196:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 801219a:	42be      	cmp	r6, r7
 801219c:	d948      	bls.n	8012230 <ucdr_deserialize_double+0xc0>
 801219e:	6923      	ldr	r3, [r4, #16]
 80121a0:	4620      	mov	r0, r4
 80121a2:	60a6      	str	r6, [r4, #8]
 80121a4:	1bf6      	subs	r6, r6, r7
 80121a6:	4433      	add	r3, r6
 80121a8:	f1c6 0908 	rsb	r9, r6, #8
 80121ac:	6123      	str	r3, [r4, #16]
 80121ae:	4649      	mov	r1, r9
 80121b0:	f000 f8b0 	bl	8012314 <ucdr_check_final_buffer_behavior>
 80121b4:	2800      	cmp	r0, #0
 80121b6:	d06d      	beq.n	8012294 <ucdr_deserialize_double+0x124>
 80121b8:	7d23      	ldrb	r3, [r4, #20]
 80121ba:	2b01      	cmp	r3, #1
 80121bc:	f000 8093 	beq.w	80122e6 <ucdr_deserialize_double+0x176>
 80121c0:	79fb      	ldrb	r3, [r7, #7]
 80121c2:	702b      	strb	r3, [r5, #0]
 80121c4:	2e00      	cmp	r6, #0
 80121c6:	d072      	beq.n	80122ae <ucdr_deserialize_double+0x13e>
 80121c8:	79bb      	ldrb	r3, [r7, #6]
 80121ca:	2e01      	cmp	r6, #1
 80121cc:	706b      	strb	r3, [r5, #1]
 80121ce:	f105 0302 	add.w	r3, r5, #2
 80121d2:	d070      	beq.n	80122b6 <ucdr_deserialize_double+0x146>
 80121d4:	797b      	ldrb	r3, [r7, #5]
 80121d6:	2e02      	cmp	r6, #2
 80121d8:	70ab      	strb	r3, [r5, #2]
 80121da:	f105 0303 	add.w	r3, r5, #3
 80121de:	d06e      	beq.n	80122be <ucdr_deserialize_double+0x14e>
 80121e0:	793b      	ldrb	r3, [r7, #4]
 80121e2:	2e03      	cmp	r6, #3
 80121e4:	70eb      	strb	r3, [r5, #3]
 80121e6:	f105 0304 	add.w	r3, r5, #4
 80121ea:	d06c      	beq.n	80122c6 <ucdr_deserialize_double+0x156>
 80121ec:	78fb      	ldrb	r3, [r7, #3]
 80121ee:	2e04      	cmp	r6, #4
 80121f0:	712b      	strb	r3, [r5, #4]
 80121f2:	f105 0305 	add.w	r3, r5, #5
 80121f6:	d06a      	beq.n	80122ce <ucdr_deserialize_double+0x15e>
 80121f8:	78bb      	ldrb	r3, [r7, #2]
 80121fa:	2e05      	cmp	r6, #5
 80121fc:	716b      	strb	r3, [r5, #5]
 80121fe:	f105 0306 	add.w	r3, r5, #6
 8012202:	d068      	beq.n	80122d6 <ucdr_deserialize_double+0x166>
 8012204:	787b      	ldrb	r3, [r7, #1]
 8012206:	2e06      	cmp	r6, #6
 8012208:	71ab      	strb	r3, [r5, #6]
 801220a:	f105 0307 	add.w	r3, r5, #7
 801220e:	d066      	beq.n	80122de <ucdr_deserialize_double+0x16e>
 8012210:	783b      	ldrb	r3, [r7, #0]
 8012212:	71eb      	strb	r3, [r5, #7]
 8012214:	6923      	ldr	r3, [r4, #16]
 8012216:	2108      	movs	r1, #8
 8012218:	68a2      	ldr	r2, [r4, #8]
 801221a:	3308      	adds	r3, #8
 801221c:	7da0      	ldrb	r0, [r4, #22]
 801221e:	444a      	add	r2, r9
 8012220:	7561      	strb	r1, [r4, #21]
 8012222:	1b9e      	subs	r6, r3, r6
 8012224:	f080 0001 	eor.w	r0, r0, #1
 8012228:	60a2      	str	r2, [r4, #8]
 801222a:	6126      	str	r6, [r4, #16]
 801222c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012230:	2108      	movs	r1, #8
 8012232:	4620      	mov	r0, r4
 8012234:	f000 f86e 	bl	8012314 <ucdr_check_final_buffer_behavior>
 8012238:	b310      	cbz	r0, 8012280 <ucdr_deserialize_double+0x110>
 801223a:	7d23      	ldrb	r3, [r4, #20]
 801223c:	2b01      	cmp	r3, #1
 801223e:	68a3      	ldr	r3, [r4, #8]
 8012240:	d023      	beq.n	801228a <ucdr_deserialize_double+0x11a>
 8012242:	79db      	ldrb	r3, [r3, #7]
 8012244:	702b      	strb	r3, [r5, #0]
 8012246:	68a3      	ldr	r3, [r4, #8]
 8012248:	799b      	ldrb	r3, [r3, #6]
 801224a:	706b      	strb	r3, [r5, #1]
 801224c:	68a3      	ldr	r3, [r4, #8]
 801224e:	795b      	ldrb	r3, [r3, #5]
 8012250:	70ab      	strb	r3, [r5, #2]
 8012252:	68a3      	ldr	r3, [r4, #8]
 8012254:	791b      	ldrb	r3, [r3, #4]
 8012256:	70eb      	strb	r3, [r5, #3]
 8012258:	68a3      	ldr	r3, [r4, #8]
 801225a:	78db      	ldrb	r3, [r3, #3]
 801225c:	712b      	strb	r3, [r5, #4]
 801225e:	68a3      	ldr	r3, [r4, #8]
 8012260:	789b      	ldrb	r3, [r3, #2]
 8012262:	716b      	strb	r3, [r5, #5]
 8012264:	68a3      	ldr	r3, [r4, #8]
 8012266:	785b      	ldrb	r3, [r3, #1]
 8012268:	71ab      	strb	r3, [r5, #6]
 801226a:	68a3      	ldr	r3, [r4, #8]
 801226c:	781b      	ldrb	r3, [r3, #0]
 801226e:	71eb      	strb	r3, [r5, #7]
 8012270:	2108      	movs	r1, #8
 8012272:	68a2      	ldr	r2, [r4, #8]
 8012274:	6923      	ldr	r3, [r4, #16]
 8012276:	440a      	add	r2, r1
 8012278:	7561      	strb	r1, [r4, #21]
 801227a:	440b      	add	r3, r1
 801227c:	60a2      	str	r2, [r4, #8]
 801227e:	6123      	str	r3, [r4, #16]
 8012280:	7da0      	ldrb	r0, [r4, #22]
 8012282:	f080 0001 	eor.w	r0, r0, #1
 8012286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801228a:	681a      	ldr	r2, [r3, #0]
 801228c:	685b      	ldr	r3, [r3, #4]
 801228e:	602a      	str	r2, [r5, #0]
 8012290:	606b      	str	r3, [r5, #4]
 8012292:	e7ed      	b.n	8012270 <ucdr_deserialize_double+0x100>
 8012294:	68a2      	ldr	r2, [r4, #8]
 8012296:	6923      	ldr	r3, [r4, #16]
 8012298:	1b92      	subs	r2, r2, r6
 801229a:	7da0      	ldrb	r0, [r4, #22]
 801229c:	1b9b      	subs	r3, r3, r6
 801229e:	f884 8015 	strb.w	r8, [r4, #21]
 80122a2:	f080 0001 	eor.w	r0, r0, #1
 80122a6:	60a2      	str	r2, [r4, #8]
 80122a8:	6123      	str	r3, [r4, #16]
 80122aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122ae:	68a3      	ldr	r3, [r4, #8]
 80122b0:	799b      	ldrb	r3, [r3, #6]
 80122b2:	706b      	strb	r3, [r5, #1]
 80122b4:	1cab      	adds	r3, r5, #2
 80122b6:	68a2      	ldr	r2, [r4, #8]
 80122b8:	7952      	ldrb	r2, [r2, #5]
 80122ba:	f803 2b01 	strb.w	r2, [r3], #1
 80122be:	68a2      	ldr	r2, [r4, #8]
 80122c0:	7912      	ldrb	r2, [r2, #4]
 80122c2:	f803 2b01 	strb.w	r2, [r3], #1
 80122c6:	68a2      	ldr	r2, [r4, #8]
 80122c8:	78d2      	ldrb	r2, [r2, #3]
 80122ca:	f803 2b01 	strb.w	r2, [r3], #1
 80122ce:	68a2      	ldr	r2, [r4, #8]
 80122d0:	7892      	ldrb	r2, [r2, #2]
 80122d2:	f803 2b01 	strb.w	r2, [r3], #1
 80122d6:	68a2      	ldr	r2, [r4, #8]
 80122d8:	7852      	ldrb	r2, [r2, #1]
 80122da:	f803 2b01 	strb.w	r2, [r3], #1
 80122de:	68a2      	ldr	r2, [r4, #8]
 80122e0:	7812      	ldrb	r2, [r2, #0]
 80122e2:	701a      	strb	r2, [r3, #0]
 80122e4:	e796      	b.n	8012214 <ucdr_deserialize_double+0xa4>
 80122e6:	4639      	mov	r1, r7
 80122e8:	4632      	mov	r2, r6
 80122ea:	4628      	mov	r0, r5
 80122ec:	f001 fc95 	bl	8013c1a <memcpy>
 80122f0:	464a      	mov	r2, r9
 80122f2:	19a8      	adds	r0, r5, r6
 80122f4:	68a1      	ldr	r1, [r4, #8]
 80122f6:	f001 fc90 	bl	8013c1a <memcpy>
 80122fa:	e78b      	b.n	8012214 <ucdr_deserialize_double+0xa4>

080122fc <ucdr_check_buffer_available_for>:
 80122fc:	7d83      	ldrb	r3, [r0, #22]
 80122fe:	b93b      	cbnz	r3, 8012310 <ucdr_check_buffer_available_for+0x14>
 8012300:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8012304:	4419      	add	r1, r3
 8012306:	4288      	cmp	r0, r1
 8012308:	bf34      	ite	cc
 801230a:	2000      	movcc	r0, #0
 801230c:	2001      	movcs	r0, #1
 801230e:	4770      	bx	lr
 8012310:	2000      	movs	r0, #0
 8012312:	4770      	bx	lr

08012314 <ucdr_check_final_buffer_behavior>:
 8012314:	7d83      	ldrb	r3, [r0, #22]
 8012316:	b943      	cbnz	r3, 801232a <ucdr_check_final_buffer_behavior+0x16>
 8012318:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 801231c:	b510      	push	{r4, lr}
 801231e:	4291      	cmp	r1, r2
 8012320:	4604      	mov	r4, r0
 8012322:	d205      	bcs.n	8012330 <ucdr_check_final_buffer_behavior+0x1c>
 8012324:	2301      	movs	r3, #1
 8012326:	4618      	mov	r0, r3
 8012328:	bd10      	pop	{r4, pc}
 801232a:	2300      	movs	r3, #0
 801232c:	4618      	mov	r0, r3
 801232e:	4770      	bx	lr
 8012330:	6982      	ldr	r2, [r0, #24]
 8012332:	b13a      	cbz	r2, 8012344 <ucdr_check_final_buffer_behavior+0x30>
 8012334:	69c1      	ldr	r1, [r0, #28]
 8012336:	4790      	blx	r2
 8012338:	f080 0301 	eor.w	r3, r0, #1
 801233c:	75a0      	strb	r0, [r4, #22]
 801233e:	b2db      	uxtb	r3, r3
 8012340:	4618      	mov	r0, r3
 8012342:	bd10      	pop	{r4, pc}
 8012344:	2001      	movs	r0, #1
 8012346:	75a0      	strb	r0, [r4, #22]
 8012348:	e7fa      	b.n	8012340 <ucdr_check_final_buffer_behavior+0x2c>
 801234a:	bf00      	nop

0801234c <ucdr_alignment>:
 801234c:	fbb0 f2f1 	udiv	r2, r0, r1
 8012350:	fb02 0011 	mls	r0, r2, r1, r0
 8012354:	1e4b      	subs	r3, r1, #1
 8012356:	1a08      	subs	r0, r1, r0
 8012358:	4018      	ands	r0, r3
 801235a:	4770      	bx	lr

0801235c <ucdr_buffer_alignment>:
 801235c:	7d43      	ldrb	r3, [r0, #21]
 801235e:	428b      	cmp	r3, r1
 8012360:	d209      	bcs.n	8012376 <ucdr_buffer_alignment+0x1a>
 8012362:	6903      	ldr	r3, [r0, #16]
 8012364:	1e4a      	subs	r2, r1, #1
 8012366:	fbb3 f0f1 	udiv	r0, r3, r1
 801236a:	fb01 3010 	mls	r0, r1, r0, r3
 801236e:	1a09      	subs	r1, r1, r0
 8012370:	ea01 0002 	and.w	r0, r1, r2
 8012374:	4770      	bx	lr
 8012376:	2000      	movs	r0, #0
 8012378:	4770      	bx	lr
 801237a:	bf00      	nop

0801237c <ucdr_align_to>:
 801237c:	b538      	push	{r3, r4, r5, lr}
 801237e:	4604      	mov	r4, r0
 8012380:	460d      	mov	r5, r1
 8012382:	f7ff ffeb 	bl	801235c <ucdr_buffer_alignment>
 8012386:	68a3      	ldr	r3, [r4, #8]
 8012388:	7565      	strb	r5, [r4, #21]
 801238a:	181a      	adds	r2, r3, r0
 801238c:	6923      	ldr	r3, [r4, #16]
 801238e:	4418      	add	r0, r3
 8012390:	6863      	ldr	r3, [r4, #4]
 8012392:	4293      	cmp	r3, r2
 8012394:	6120      	str	r0, [r4, #16]
 8012396:	bf28      	it	cs
 8012398:	4613      	movcs	r3, r2
 801239a:	60a3      	str	r3, [r4, #8]
 801239c:	bd38      	pop	{r3, r4, r5, pc}
 801239e:	bf00      	nop

080123a0 <ucdr_buffer_remaining>:
 80123a0:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 80123a4:	1a10      	subs	r0, r2, r0
 80123a6:	4770      	bx	lr

080123a8 <ucdr_check_final_buffer_behavior_array>:
 80123a8:	b538      	push	{r3, r4, r5, lr}
 80123aa:	7d83      	ldrb	r3, [r0, #22]
 80123ac:	b9a3      	cbnz	r3, 80123d8 <ucdr_check_final_buffer_behavior_array+0x30>
 80123ae:	4604      	mov	r4, r0
 80123b0:	460d      	mov	r5, r1
 80123b2:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 80123b6:	429a      	cmp	r2, r3
 80123b8:	d300      	bcc.n	80123bc <ucdr_check_final_buffer_behavior_array+0x14>
 80123ba:	b931      	cbnz	r1, 80123ca <ucdr_check_final_buffer_behavior_array+0x22>
 80123bc:	4620      	mov	r0, r4
 80123be:	f7ff ffef 	bl	80123a0 <ucdr_buffer_remaining>
 80123c2:	42a8      	cmp	r0, r5
 80123c4:	bf28      	it	cs
 80123c6:	4628      	movcs	r0, r5
 80123c8:	bd38      	pop	{r3, r4, r5, pc}
 80123ca:	6983      	ldr	r3, [r0, #24]
 80123cc:	b133      	cbz	r3, 80123dc <ucdr_check_final_buffer_behavior_array+0x34>
 80123ce:	69c1      	ldr	r1, [r0, #28]
 80123d0:	4798      	blx	r3
 80123d2:	75a0      	strb	r0, [r4, #22]
 80123d4:	2800      	cmp	r0, #0
 80123d6:	d0f1      	beq.n	80123bc <ucdr_check_final_buffer_behavior_array+0x14>
 80123d8:	2000      	movs	r0, #0
 80123da:	bd38      	pop	{r3, r4, r5, pc}
 80123dc:	2301      	movs	r3, #1
 80123de:	7583      	strb	r3, [r0, #22]
 80123e0:	e7fa      	b.n	80123d8 <ucdr_check_final_buffer_behavior_array+0x30>
 80123e2:	bf00      	nop

080123e4 <ucdr_advance_buffer>:
 80123e4:	b538      	push	{r3, r4, r5, lr}
 80123e6:	4604      	mov	r4, r0
 80123e8:	460d      	mov	r5, r1
 80123ea:	f7ff ff87 	bl	80122fc <ucdr_check_buffer_available_for>
 80123ee:	b178      	cbz	r0, 8012410 <ucdr_advance_buffer+0x2c>
 80123f0:	6923      	ldr	r3, [r4, #16]
 80123f2:	68a2      	ldr	r2, [r4, #8]
 80123f4:	442b      	add	r3, r5
 80123f6:	442a      	add	r2, r5
 80123f8:	6123      	str	r3, [r4, #16]
 80123fa:	2301      	movs	r3, #1
 80123fc:	60a2      	str	r2, [r4, #8]
 80123fe:	7563      	strb	r3, [r4, #21]
 8012400:	bd38      	pop	{r3, r4, r5, pc}
 8012402:	68a2      	ldr	r2, [r4, #8]
 8012404:	1a2d      	subs	r5, r5, r0
 8012406:	6923      	ldr	r3, [r4, #16]
 8012408:	4402      	add	r2, r0
 801240a:	4418      	add	r0, r3
 801240c:	60a2      	str	r2, [r4, #8]
 801240e:	6120      	str	r0, [r4, #16]
 8012410:	4629      	mov	r1, r5
 8012412:	2201      	movs	r2, #1
 8012414:	4620      	mov	r0, r4
 8012416:	f7ff ffc7 	bl	80123a8 <ucdr_check_final_buffer_behavior_array>
 801241a:	2800      	cmp	r0, #0
 801241c:	d1f1      	bne.n	8012402 <ucdr_advance_buffer+0x1e>
 801241e:	2301      	movs	r3, #1
 8012420:	7563      	strb	r3, [r4, #21]
 8012422:	bd38      	pop	{r3, r4, r5, pc}

08012424 <__default_zero_allocate>:
 8012424:	f001 b802 	b.w	801342c <calloc>

08012428 <__default_reallocate>:
 8012428:	f001 b8ec 	b.w	8013604 <realloc>

0801242c <__default_deallocate>:
 801242c:	f001 b834 	b.w	8013498 <free>

08012430 <__default_allocate>:
 8012430:	f001 b82a 	b.w	8013488 <malloc>

08012434 <rcutils_get_default_allocator>:
 8012434:	b510      	push	{r4, lr}
 8012436:	4c05      	ldr	r4, [pc, #20]	@ (801244c <rcutils_get_default_allocator+0x18>)
 8012438:	4686      	mov	lr, r0
 801243a:	4684      	mov	ip, r0
 801243c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801243e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012442:	6823      	ldr	r3, [r4, #0]
 8012444:	4670      	mov	r0, lr
 8012446:	f8cc 3000 	str.w	r3, [ip]
 801244a:	bd10      	pop	{r4, pc}
 801244c:	24000df8 	.word	0x24000df8

08012450 <get_message_typesupport_handle_function>:
 8012450:	b510      	push	{r4, lr}
 8012452:	4604      	mov	r4, r0
 8012454:	6800      	ldr	r0, [r0, #0]
 8012456:	f7ed ff43 	bl	80002e0 <strcmp>
 801245a:	2800      	cmp	r0, #0
 801245c:	bf0c      	ite	eq
 801245e:	4620      	moveq	r0, r4
 8012460:	2000      	movne	r0, #0
 8012462:	bd10      	pop	{r4, pc}

08012464 <get_service_typesupport_handle_function>:
 8012464:	b510      	push	{r4, lr}
 8012466:	4604      	mov	r4, r0
 8012468:	6800      	ldr	r0, [r0, #0]
 801246a:	f7ed ff39 	bl	80002e0 <strcmp>
 801246e:	2800      	cmp	r0, #0
 8012470:	bf0c      	ite	eq
 8012472:	4620      	moveq	r0, r4
 8012474:	2000      	movne	r0, #0
 8012476:	bd10      	pop	{r4, pc}

08012478 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8012478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801247c:	6805      	ldr	r5, [r0, #0]
 801247e:	4604      	mov	r4, r0
 8012480:	460e      	mov	r6, r1
 8012482:	4628      	mov	r0, r5
 8012484:	f7ed ff2c 	bl	80002e0 <strcmp>
 8012488:	b1c8      	cbz	r0, 80124be <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 801248a:	4b11      	ldr	r3, [pc, #68]	@ (80124d0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	429d      	cmp	r5, r3
 8012490:	d112      	bne.n	80124b8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8012492:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8012496:	f8d8 4000 	ldr.w	r4, [r8]
 801249a:	b16c      	cbz	r4, 80124b8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 801249c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80124a0:	2700      	movs	r7, #0
 80124a2:	3d04      	subs	r5, #4
 80124a4:	4631      	mov	r1, r6
 80124a6:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80124aa:	f7ed ff19 	bl	80002e0 <strcmp>
 80124ae:	00bb      	lsls	r3, r7, #2
 80124b0:	b140      	cbz	r0, 80124c4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 80124b2:	3701      	adds	r7, #1
 80124b4:	42bc      	cmp	r4, r7
 80124b6:	d1f5      	bne.n	80124a4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 80124b8:	2000      	movs	r0, #0
 80124ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124be:	4620      	mov	r0, r4
 80124c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124c4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80124c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80124cc:	58d3      	ldr	r3, [r2, r3]
 80124ce:	4718      	bx	r3
 80124d0:	24000e0c 	.word	0x24000e0c

080124d4 <rosidl_typesupport_c__get_service_typesupport_handle_function>:
 80124d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124d8:	6805      	ldr	r5, [r0, #0]
 80124da:	4604      	mov	r4, r0
 80124dc:	460e      	mov	r6, r1
 80124de:	4628      	mov	r0, r5
 80124e0:	f7ed fefe 	bl	80002e0 <strcmp>
 80124e4:	b1c8      	cbz	r0, 801251a <rosidl_typesupport_c__get_service_typesupport_handle_function+0x46>
 80124e6:	4b11      	ldr	r3, [pc, #68]	@ (801252c <rosidl_typesupport_c__get_service_typesupport_handle_function+0x58>)
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	429d      	cmp	r5, r3
 80124ec:	d112      	bne.n	8012514 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 80124ee:	f8d4 8004 	ldr.w	r8, [r4, #4]
 80124f2:	f8d8 4000 	ldr.w	r4, [r8]
 80124f6:	b16c      	cbz	r4, 8012514 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 80124f8:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80124fc:	2700      	movs	r7, #0
 80124fe:	3d04      	subs	r5, #4
 8012500:	4631      	mov	r1, r6
 8012502:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8012506:	f7ed feeb 	bl	80002e0 <strcmp>
 801250a:	00bb      	lsls	r3, r7, #2
 801250c:	b140      	cbz	r0, 8012520 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x4c>
 801250e:	3701      	adds	r7, #1
 8012510:	42bc      	cmp	r4, r7
 8012512:	d1f5      	bne.n	8012500 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x2c>
 8012514:	2000      	movs	r0, #0
 8012516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801251a:	4620      	mov	r0, r4
 801251c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012520:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012524:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012528:	58d3      	ldr	r3, [r2, r3]
 801252a:	4718      	bx	r3
 801252c:	24000e0c 	.word	0x24000e0c

08012530 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 8012530:	f000 bcb4 	b.w	8012e9c <std_msgs__msg__Header__init>

08012534 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 8012534:	f000 bcd6 	b.w	8012ee4 <std_msgs__msg__Header__fini>

08012538 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8012538:	b508      	push	{r3, lr}
 801253a:	f7fe ffd3 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801253e:	4b06      	ldr	r3, [pc, #24]	@ (8012558 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8012540:	4906      	ldr	r1, [pc, #24]	@ (801255c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 8012542:	681a      	ldr	r2, [r3, #0]
 8012544:	60c8      	str	r0, [r1, #12]
 8012546:	b10a      	cbz	r2, 801254c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 8012548:	4803      	ldr	r0, [pc, #12]	@ (8012558 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 801254a:	bd08      	pop	{r3, pc}
 801254c:	4a04      	ldr	r2, [pc, #16]	@ (8012560 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 801254e:	4802      	ldr	r0, [pc, #8]	@ (8012558 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8012550:	6812      	ldr	r2, [r2, #0]
 8012552:	601a      	str	r2, [r3, #0]
 8012554:	bd08      	pop	{r3, pc}
 8012556:	bf00      	nop
 8012558:	24000e8c 	.word	0x24000e8c
 801255c:	24000e14 	.word	0x24000e14
 8012560:	24000e10 	.word	0x24000e10

08012564 <_Header__max_serialized_size>:
 8012564:	b500      	push	{lr}
 8012566:	b083      	sub	sp, #12
 8012568:	2301      	movs	r3, #1
 801256a:	2100      	movs	r1, #0
 801256c:	f10d 0007 	add.w	r0, sp, #7
 8012570:	f88d 3007 	strb.w	r3, [sp, #7]
 8012574:	f7ff f814 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8012578:	b003      	add	sp, #12
 801257a:	f85d fb04 	ldr.w	pc, [sp], #4
 801257e:	bf00      	nop

08012580 <get_serialized_size_std_msgs__msg__Header>:
 8012580:	b570      	push	{r4, r5, r6, lr}
 8012582:	4605      	mov	r5, r0
 8012584:	b168      	cbz	r0, 80125a2 <get_serialized_size_std_msgs__msg__Header+0x22>
 8012586:	460c      	mov	r4, r1
 8012588:	f7fe ffba 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 801258c:	2104      	movs	r1, #4
 801258e:	1826      	adds	r6, r4, r0
 8012590:	f1c4 0405 	rsb	r4, r4, #5
 8012594:	4630      	mov	r0, r6
 8012596:	f7ff fed9 	bl	801234c <ucdr_alignment>
 801259a:	68e9      	ldr	r1, [r5, #12]
 801259c:	440c      	add	r4, r1
 801259e:	4404      	add	r4, r0
 80125a0:	19a0      	adds	r0, r4, r6
 80125a2:	bd70      	pop	{r4, r5, r6, pc}

080125a4 <_Header__cdr_deserialize>:
 80125a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80125a6:	460c      	mov	r4, r1
 80125a8:	b083      	sub	sp, #12
 80125aa:	b1e9      	cbz	r1, 80125e8 <_Header__cdr_deserialize+0x44>
 80125ac:	4606      	mov	r6, r0
 80125ae:	f7ff f80b 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80125b2:	4603      	mov	r3, r0
 80125b4:	4621      	mov	r1, r4
 80125b6:	4630      	mov	r0, r6
 80125b8:	685b      	ldr	r3, [r3, #4]
 80125ba:	68db      	ldr	r3, [r3, #12]
 80125bc:	4798      	blx	r3
 80125be:	6927      	ldr	r7, [r4, #16]
 80125c0:	ab01      	add	r3, sp, #4
 80125c2:	68a1      	ldr	r1, [r4, #8]
 80125c4:	463a      	mov	r2, r7
 80125c6:	4630      	mov	r0, r6
 80125c8:	f000 fc4e 	bl	8012e68 <ucdr_deserialize_sequence_char>
 80125cc:	9b01      	ldr	r3, [sp, #4]
 80125ce:	4605      	mov	r5, r0
 80125d0:	b920      	cbnz	r0, 80125dc <_Header__cdr_deserialize+0x38>
 80125d2:	429f      	cmp	r7, r3
 80125d4:	d30c      	bcc.n	80125f0 <_Header__cdr_deserialize+0x4c>
 80125d6:	4628      	mov	r0, r5
 80125d8:	b003      	add	sp, #12
 80125da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80125dc:	b103      	cbz	r3, 80125e0 <_Header__cdr_deserialize+0x3c>
 80125de:	3b01      	subs	r3, #1
 80125e0:	4628      	mov	r0, r5
 80125e2:	60e3      	str	r3, [r4, #12]
 80125e4:	b003      	add	sp, #12
 80125e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80125e8:	460d      	mov	r5, r1
 80125ea:	4628      	mov	r0, r5
 80125ec:	b003      	add	sp, #12
 80125ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80125f0:	2101      	movs	r1, #1
 80125f2:	4630      	mov	r0, r6
 80125f4:	75b5      	strb	r5, [r6, #22]
 80125f6:	7571      	strb	r1, [r6, #21]
 80125f8:	60e5      	str	r5, [r4, #12]
 80125fa:	f7ff febf 	bl	801237c <ucdr_align_to>
 80125fe:	4630      	mov	r0, r6
 8012600:	9901      	ldr	r1, [sp, #4]
 8012602:	f7ff feef 	bl	80123e4 <ucdr_advance_buffer>
 8012606:	4628      	mov	r0, r5
 8012608:	b003      	add	sp, #12
 801260a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801260c <_Header__cdr_serialize>:
 801260c:	b308      	cbz	r0, 8012652 <_Header__cdr_serialize+0x46>
 801260e:	b570      	push	{r4, r5, r6, lr}
 8012610:	4604      	mov	r4, r0
 8012612:	460d      	mov	r5, r1
 8012614:	f7fe ffd8 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012618:	4603      	mov	r3, r0
 801261a:	4629      	mov	r1, r5
 801261c:	4620      	mov	r0, r4
 801261e:	685b      	ldr	r3, [r3, #4]
 8012620:	689b      	ldr	r3, [r3, #8]
 8012622:	4798      	blx	r3
 8012624:	68a6      	ldr	r6, [r4, #8]
 8012626:	b15e      	cbz	r6, 8012640 <_Header__cdr_serialize+0x34>
 8012628:	4630      	mov	r0, r6
 801262a:	f7ed fe63 	bl	80002f4 <strlen>
 801262e:	4603      	mov	r3, r0
 8012630:	1c42      	adds	r2, r0, #1
 8012632:	4631      	mov	r1, r6
 8012634:	4628      	mov	r0, r5
 8012636:	60e3      	str	r3, [r4, #12]
 8012638:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801263c:	f000 bc02 	b.w	8012e44 <ucdr_serialize_sequence_char>
 8012640:	4633      	mov	r3, r6
 8012642:	4632      	mov	r2, r6
 8012644:	4631      	mov	r1, r6
 8012646:	4628      	mov	r0, r5
 8012648:	60e3      	str	r3, [r4, #12]
 801264a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801264e:	f000 bbf9 	b.w	8012e44 <ucdr_serialize_sequence_char>
 8012652:	4770      	bx	lr

08012654 <_Header__get_serialized_size>:
 8012654:	b538      	push	{r3, r4, r5, lr}
 8012656:	4604      	mov	r4, r0
 8012658:	b150      	cbz	r0, 8012670 <_Header__get_serialized_size+0x1c>
 801265a:	2100      	movs	r1, #0
 801265c:	f7fe ff50 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8012660:	2104      	movs	r1, #4
 8012662:	4605      	mov	r5, r0
 8012664:	f7ff fe72 	bl	801234c <ucdr_alignment>
 8012668:	68e2      	ldr	r2, [r4, #12]
 801266a:	3205      	adds	r2, #5
 801266c:	1953      	adds	r3, r2, r5
 801266e:	4418      	add	r0, r3
 8012670:	bd38      	pop	{r3, r4, r5, pc}
 8012672:	bf00      	nop

08012674 <max_serialized_size_std_msgs__msg__Header>:
 8012674:	2301      	movs	r3, #1
 8012676:	b510      	push	{r4, lr}
 8012678:	7003      	strb	r3, [r0, #0]
 801267a:	4604      	mov	r4, r0
 801267c:	f7fe ff90 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8012680:	2300      	movs	r3, #0
 8012682:	7023      	strb	r3, [r4, #0]
 8012684:	bd10      	pop	{r4, pc}
 8012686:	bf00      	nop

08012688 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8012688:	4800      	ldr	r0, [pc, #0]	@ (801268c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 801268a:	4770      	bx	lr
 801268c:	24000e98 	.word	0x24000e98

08012690 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped>:
 8012690:	4a02      	ldr	r2, [pc, #8]	@ (801269c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0xc>)
 8012692:	4b03      	ldr	r3, [pc, #12]	@ (80126a0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x10>)
 8012694:	6812      	ldr	r2, [r2, #0]
 8012696:	601a      	str	r2, [r3, #0]
 8012698:	4770      	bx	lr
 801269a:	bf00      	nop
 801269c:	24000e0c 	.word	0x24000e0c
 80126a0:	24000ec8 	.word	0x24000ec8

080126a4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped>:
 80126a4:	4a02      	ldr	r2, [pc, #8]	@ (80126b0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0xc>)
 80126a6:	4b03      	ldr	r3, [pc, #12]	@ (80126b4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x10>)
 80126a8:	6812      	ldr	r2, [r2, #0]
 80126aa:	601a      	str	r2, [r3, #0]
 80126ac:	4770      	bx	lr
 80126ae:	bf00      	nop
 80126b0:	24000e0c 	.word	0x24000e0c
 80126b4:	24000edc 	.word	0x24000edc

080126b8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>:
 80126b8:	4a02      	ldr	r2, [pc, #8]	@ (80126c4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0xc>)
 80126ba:	4b03      	ldr	r3, [pc, #12]	@ (80126c8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x10>)
 80126bc:	6812      	ldr	r2, [r2, #0]
 80126be:	601a      	str	r2, [r3, #0]
 80126c0:	4770      	bx	lr
 80126c2:	bf00      	nop
 80126c4:	24000e0c 	.word	0x24000e0c
 80126c8:	24000ef0 	.word	0x24000ef0

080126cc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped>:
 80126cc:	4a02      	ldr	r2, [pc, #8]	@ (80126d8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0xc>)
 80126ce:	4b03      	ldr	r3, [pc, #12]	@ (80126dc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x10>)
 80126d0:	6812      	ldr	r2, [r2, #0]
 80126d2:	601a      	str	r2, [r3, #0]
 80126d4:	4770      	bx	lr
 80126d6:	bf00      	nop
 80126d8:	24000e0c 	.word	0x24000e0c
 80126dc:	24000f04 	.word	0x24000f04

080126e0 <tier4_vehicle_msgs__msg__ActuationCommandStamped__rosidl_typesupport_introspection_c__ActuationCommandStamped_init_function>:
 80126e0:	f000 bc0c 	b.w	8012efc <tier4_vehicle_msgs__msg__ActuationCommandStamped__init>

080126e4 <tier4_vehicle_msgs__msg__ActuationCommandStamped__rosidl_typesupport_introspection_c__ActuationCommandStamped_fini_function>:
 80126e4:	f000 bc2e 	b.w	8012f44 <tier4_vehicle_msgs__msg__ActuationCommandStamped__fini>

080126e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped>:
 80126e8:	b510      	push	{r4, lr}
 80126ea:	4c08      	ldr	r4, [pc, #32]	@ (801270c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x24>)
 80126ec:	f7ff ff24 	bl	8012538 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 80126f0:	60e0      	str	r0, [r4, #12]
 80126f2:	f000 fc93 	bl	801301c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>
 80126f6:	4b06      	ldr	r3, [pc, #24]	@ (8012710 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x28>)
 80126f8:	64a0      	str	r0, [r4, #72]	@ 0x48
 80126fa:	681a      	ldr	r2, [r3, #0]
 80126fc:	b10a      	cbz	r2, 8012702 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x1a>
 80126fe:	4804      	ldr	r0, [pc, #16]	@ (8012710 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x28>)
 8012700:	bd10      	pop	{r4, pc}
 8012702:	4a04      	ldr	r2, [pc, #16]	@ (8012714 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x2c>)
 8012704:	4802      	ldr	r0, [pc, #8]	@ (8012710 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x28>)
 8012706:	6812      	ldr	r2, [r2, #0]
 8012708:	601a      	str	r2, [r3, #0]
 801270a:	bd10      	pop	{r4, pc}
 801270c:	24000f10 	.word	0x24000f10
 8012710:	24000f88 	.word	0x24000f88
 8012714:	24000e10 	.word	0x24000e10

08012718 <tier4_vehicle_msgs__msg__ActuationStatusStamped__rosidl_typesupport_introspection_c__ActuationStatusStamped_init_function>:
 8012718:	f000 bc20 	b.w	8012f5c <tier4_vehicle_msgs__msg__ActuationStatusStamped__init>

0801271c <tier4_vehicle_msgs__msg__ActuationStatusStamped__rosidl_typesupport_introspection_c__ActuationStatusStamped_fini_function>:
 801271c:	f000 bc42 	b.w	8012fa4 <tier4_vehicle_msgs__msg__ActuationStatusStamped__fini>

08012720 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped>:
 8012720:	b510      	push	{r4, lr}
 8012722:	4c08      	ldr	r4, [pc, #32]	@ (8012744 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x24>)
 8012724:	f7ff ff08 	bl	8012538 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 8012728:	60e0      	str	r0, [r4, #12]
 801272a:	f000 fc89 	bl	8013040 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>
 801272e:	4b06      	ldr	r3, [pc, #24]	@ (8012748 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x28>)
 8012730:	64a0      	str	r0, [r4, #72]	@ 0x48
 8012732:	681a      	ldr	r2, [r3, #0]
 8012734:	b10a      	cbz	r2, 801273a <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x1a>
 8012736:	4804      	ldr	r0, [pc, #16]	@ (8012748 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x28>)
 8012738:	bd10      	pop	{r4, pc}
 801273a:	4a04      	ldr	r2, [pc, #16]	@ (801274c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x2c>)
 801273c:	4802      	ldr	r0, [pc, #8]	@ (8012748 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x28>)
 801273e:	6812      	ldr	r2, [r2, #0]
 8012740:	601a      	str	r2, [r3, #0]
 8012742:	bd10      	pop	{r4, pc}
 8012744:	24000f94 	.word	0x24000f94
 8012748:	2400100c 	.word	0x2400100c
 801274c:	24000e10 	.word	0x24000e10

08012750 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__rosidl_typesupport_introspection_c__SteeringWheelStatusStamped_init_function>:
 8012750:	f000 bc34 	b.w	8012fbc <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__init>

08012754 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__rosidl_typesupport_introspection_c__SteeringWheelStatusStamped_fini_function>:
 8012754:	f000 bc44 	b.w	8012fe0 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__fini>

08012758 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>:
 8012758:	b508      	push	{r3, lr}
 801275a:	f7fe fec3 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801275e:	4b06      	ldr	r3, [pc, #24]	@ (8012778 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x20>)
 8012760:	4906      	ldr	r1, [pc, #24]	@ (801277c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x24>)
 8012762:	681a      	ldr	r2, [r3, #0]
 8012764:	60c8      	str	r0, [r1, #12]
 8012766:	b10a      	cbz	r2, 801276c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x14>
 8012768:	4803      	ldr	r0, [pc, #12]	@ (8012778 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x20>)
 801276a:	bd08      	pop	{r3, pc}
 801276c:	4a04      	ldr	r2, [pc, #16]	@ (8012780 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x28>)
 801276e:	4802      	ldr	r0, [pc, #8]	@ (8012778 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x20>)
 8012770:	6812      	ldr	r2, [r2, #0]
 8012772:	601a      	str	r2, [r3, #0]
 8012774:	bd08      	pop	{r3, pc}
 8012776:	bf00      	nop
 8012778:	24001090 	.word	0x24001090
 801277c:	24001018 	.word	0x24001018
 8012780:	24000e10 	.word	0x24000e10

08012784 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__rosidl_typesupport_introspection_c__VehicleEmergencyStamped_init_function>:
 8012784:	f000 bc30 	b.w	8012fe8 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__init>

08012788 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__rosidl_typesupport_introspection_c__VehicleEmergencyStamped_fini_function>:
 8012788:	f000 bc40 	b.w	801300c <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__fini>

0801278c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped>:
 801278c:	b508      	push	{r3, lr}
 801278e:	f7fe fea9 	bl	80114e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012792:	4b06      	ldr	r3, [pc, #24]	@ (80127ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x20>)
 8012794:	4906      	ldr	r1, [pc, #24]	@ (80127b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x24>)
 8012796:	681a      	ldr	r2, [r3, #0]
 8012798:	60c8      	str	r0, [r1, #12]
 801279a:	b10a      	cbz	r2, 80127a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x14>
 801279c:	4803      	ldr	r0, [pc, #12]	@ (80127ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x20>)
 801279e:	bd08      	pop	{r3, pc}
 80127a0:	4a04      	ldr	r2, [pc, #16]	@ (80127b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x28>)
 80127a2:	4802      	ldr	r0, [pc, #8]	@ (80127ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x20>)
 80127a4:	6812      	ldr	r2, [r2, #0]
 80127a6:	601a      	str	r2, [r3, #0]
 80127a8:	bd08      	pop	{r3, pc}
 80127aa:	bf00      	nop
 80127ac:	24001114 	.word	0x24001114
 80127b0:	2400109c 	.word	0x2400109c
 80127b4:	24000e10 	.word	0x24000e10

080127b8 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommandStamped>:
 80127b8:	b538      	push	{r3, r4, r5, lr}
 80127ba:	4604      	mov	r4, r0
 80127bc:	b150      	cbz	r0, 80127d4 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommandStamped+0x1c>
 80127be:	460d      	mov	r5, r1
 80127c0:	f7ff fede 	bl	8012580 <get_serialized_size_std_msgs__msg__Header>
 80127c4:	4603      	mov	r3, r0
 80127c6:	f104 0018 	add.w	r0, r4, #24
 80127ca:	461c      	mov	r4, r3
 80127cc:	18e9      	adds	r1, r5, r3
 80127ce:	f000 fc45 	bl	801305c <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>
 80127d2:	4420      	add	r0, r4
 80127d4:	bd38      	pop	{r3, r4, r5, pc}
 80127d6:	bf00      	nop

080127d8 <_ActuationCommandStamped__cdr_deserialize>:
 80127d8:	b570      	push	{r4, r5, r6, lr}
 80127da:	460c      	mov	r4, r1
 80127dc:	b199      	cbz	r1, 8012806 <_ActuationCommandStamped__cdr_deserialize+0x2e>
 80127de:	4605      	mov	r5, r0
 80127e0:	f7ff ff52 	bl	8012688 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80127e4:	4603      	mov	r3, r0
 80127e6:	4621      	mov	r1, r4
 80127e8:	4628      	mov	r0, r5
 80127ea:	685b      	ldr	r3, [r3, #4]
 80127ec:	68db      	ldr	r3, [r3, #12]
 80127ee:	4798      	blx	r3
 80127f0:	f000 fcbc 	bl	801316c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>
 80127f4:	4603      	mov	r3, r0
 80127f6:	f104 0118 	add.w	r1, r4, #24
 80127fa:	4628      	mov	r0, r5
 80127fc:	685b      	ldr	r3, [r3, #4]
 80127fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012802:	68db      	ldr	r3, [r3, #12]
 8012804:	4718      	bx	r3
 8012806:	4608      	mov	r0, r1
 8012808:	bd70      	pop	{r4, r5, r6, pc}
 801280a:	bf00      	nop

0801280c <_ActuationCommandStamped__cdr_serialize>:
 801280c:	b510      	push	{r4, lr}
 801280e:	b082      	sub	sp, #8
 8012810:	9101      	str	r1, [sp, #4]
 8012812:	b1a0      	cbz	r0, 801283e <_ActuationCommandStamped__cdr_serialize+0x32>
 8012814:	4604      	mov	r4, r0
 8012816:	f7ff ff37 	bl	8012688 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 801281a:	4603      	mov	r3, r0
 801281c:	9901      	ldr	r1, [sp, #4]
 801281e:	4620      	mov	r0, r4
 8012820:	685b      	ldr	r3, [r3, #4]
 8012822:	689b      	ldr	r3, [r3, #8]
 8012824:	4798      	blx	r3
 8012826:	f000 fca1 	bl	801316c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>
 801282a:	4603      	mov	r3, r0
 801282c:	9901      	ldr	r1, [sp, #4]
 801282e:	f104 0018 	add.w	r0, r4, #24
 8012832:	685b      	ldr	r3, [r3, #4]
 8012834:	689b      	ldr	r3, [r3, #8]
 8012836:	b002      	add	sp, #8
 8012838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801283c:	4718      	bx	r3
 801283e:	b002      	add	sp, #8
 8012840:	bd10      	pop	{r4, pc}
 8012842:	bf00      	nop

08012844 <_ActuationCommandStamped__get_serialized_size>:
 8012844:	b510      	push	{r4, lr}
 8012846:	4604      	mov	r4, r0
 8012848:	b148      	cbz	r0, 801285e <_ActuationCommandStamped__get_serialized_size+0x1a>
 801284a:	2100      	movs	r1, #0
 801284c:	f7ff fe98 	bl	8012580 <get_serialized_size_std_msgs__msg__Header>
 8012850:	4601      	mov	r1, r0
 8012852:	f104 0018 	add.w	r0, r4, #24
 8012856:	460c      	mov	r4, r1
 8012858:	f000 fc00 	bl	801305c <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>
 801285c:	4420      	add	r0, r4
 801285e:	bd10      	pop	{r4, pc}

08012860 <_ActuationCommandStamped__max_serialized_size>:
 8012860:	b510      	push	{r4, lr}
 8012862:	b082      	sub	sp, #8
 8012864:	2301      	movs	r3, #1
 8012866:	2100      	movs	r1, #0
 8012868:	f10d 0007 	add.w	r0, sp, #7
 801286c:	f88d 3007 	strb.w	r3, [sp, #7]
 8012870:	f7ff ff00 	bl	8012674 <max_serialized_size_std_msgs__msg__Header>
 8012874:	4604      	mov	r4, r0
 8012876:	f10d 0007 	add.w	r0, sp, #7
 801287a:	4621      	mov	r1, r4
 801287c:	f000 fc5c 	bl	8013138 <max_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>
 8012880:	4420      	add	r0, r4
 8012882:	b002      	add	sp, #8
 8012884:	bd10      	pop	{r4, pc}
 8012886:	bf00      	nop

08012888 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped>:
 8012888:	4800      	ldr	r0, [pc, #0]	@ (801288c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommandStamped+0x4>)
 801288a:	4770      	bx	lr
 801288c:	24001120 	.word	0x24001120

08012890 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatusStamped>:
 8012890:	b538      	push	{r3, r4, r5, lr}
 8012892:	4604      	mov	r4, r0
 8012894:	b150      	cbz	r0, 80128ac <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatusStamped+0x1c>
 8012896:	460d      	mov	r5, r1
 8012898:	f7ff fe72 	bl	8012580 <get_serialized_size_std_msgs__msg__Header>
 801289c:	4603      	mov	r3, r0
 801289e:	f104 0018 	add.w	r0, r4, #24
 80128a2:	461c      	mov	r4, r3
 80128a4:	18e9      	adds	r1, r5, r3
 80128a6:	f000 fc65 	bl	8013174 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>
 80128aa:	4420      	add	r0, r4
 80128ac:	bd38      	pop	{r3, r4, r5, pc}
 80128ae:	bf00      	nop

080128b0 <_ActuationStatusStamped__cdr_deserialize>:
 80128b0:	b570      	push	{r4, r5, r6, lr}
 80128b2:	460c      	mov	r4, r1
 80128b4:	b199      	cbz	r1, 80128de <_ActuationStatusStamped__cdr_deserialize+0x2e>
 80128b6:	4605      	mov	r5, r0
 80128b8:	f7ff fee6 	bl	8012688 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80128bc:	4603      	mov	r3, r0
 80128be:	4621      	mov	r1, r4
 80128c0:	4628      	mov	r0, r5
 80128c2:	685b      	ldr	r3, [r3, #4]
 80128c4:	68db      	ldr	r3, [r3, #12]
 80128c6:	4798      	blx	r3
 80128c8:	f000 fcdc 	bl	8013284 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>
 80128cc:	4603      	mov	r3, r0
 80128ce:	f104 0118 	add.w	r1, r4, #24
 80128d2:	4628      	mov	r0, r5
 80128d4:	685b      	ldr	r3, [r3, #4]
 80128d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80128da:	68db      	ldr	r3, [r3, #12]
 80128dc:	4718      	bx	r3
 80128de:	4608      	mov	r0, r1
 80128e0:	bd70      	pop	{r4, r5, r6, pc}
 80128e2:	bf00      	nop

080128e4 <_ActuationStatusStamped__cdr_serialize>:
 80128e4:	b510      	push	{r4, lr}
 80128e6:	b082      	sub	sp, #8
 80128e8:	9101      	str	r1, [sp, #4]
 80128ea:	b1a0      	cbz	r0, 8012916 <_ActuationStatusStamped__cdr_serialize+0x32>
 80128ec:	4604      	mov	r4, r0
 80128ee:	f7ff fecb 	bl	8012688 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80128f2:	4603      	mov	r3, r0
 80128f4:	9901      	ldr	r1, [sp, #4]
 80128f6:	4620      	mov	r0, r4
 80128f8:	685b      	ldr	r3, [r3, #4]
 80128fa:	689b      	ldr	r3, [r3, #8]
 80128fc:	4798      	blx	r3
 80128fe:	f000 fcc1 	bl	8013284 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>
 8012902:	4603      	mov	r3, r0
 8012904:	9901      	ldr	r1, [sp, #4]
 8012906:	f104 0018 	add.w	r0, r4, #24
 801290a:	685b      	ldr	r3, [r3, #4]
 801290c:	689b      	ldr	r3, [r3, #8]
 801290e:	b002      	add	sp, #8
 8012910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012914:	4718      	bx	r3
 8012916:	b002      	add	sp, #8
 8012918:	bd10      	pop	{r4, pc}
 801291a:	bf00      	nop

0801291c <_ActuationStatusStamped__get_serialized_size>:
 801291c:	b510      	push	{r4, lr}
 801291e:	4604      	mov	r4, r0
 8012920:	b148      	cbz	r0, 8012936 <_ActuationStatusStamped__get_serialized_size+0x1a>
 8012922:	2100      	movs	r1, #0
 8012924:	f7ff fe2c 	bl	8012580 <get_serialized_size_std_msgs__msg__Header>
 8012928:	4601      	mov	r1, r0
 801292a:	f104 0018 	add.w	r0, r4, #24
 801292e:	460c      	mov	r4, r1
 8012930:	f000 fc20 	bl	8013174 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>
 8012934:	4420      	add	r0, r4
 8012936:	bd10      	pop	{r4, pc}

08012938 <_ActuationStatusStamped__max_serialized_size>:
 8012938:	b510      	push	{r4, lr}
 801293a:	b082      	sub	sp, #8
 801293c:	2301      	movs	r3, #1
 801293e:	2100      	movs	r1, #0
 8012940:	f10d 0007 	add.w	r0, sp, #7
 8012944:	f88d 3007 	strb.w	r3, [sp, #7]
 8012948:	f7ff fe94 	bl	8012674 <max_serialized_size_std_msgs__msg__Header>
 801294c:	4604      	mov	r4, r0
 801294e:	f10d 0007 	add.w	r0, sp, #7
 8012952:	4621      	mov	r1, r4
 8012954:	f000 fc7c 	bl	8013250 <max_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>
 8012958:	4420      	add	r0, r4
 801295a:	b002      	add	sp, #8
 801295c:	bd10      	pop	{r4, pc}
 801295e:	bf00      	nop

08012960 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped>:
 8012960:	4800      	ldr	r0, [pc, #0]	@ (8012964 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatusStamped+0x4>)
 8012962:	4770      	bx	lr
 8012964:	24001148 	.word	0x24001148

08012968 <get_serialized_size_tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>:
 8012968:	b538      	push	{r3, r4, r5, lr}
 801296a:	b158      	cbz	r0, 8012984 <get_serialized_size_tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x1c>
 801296c:	460d      	mov	r5, r1
 801296e:	f7fe fdc7 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8012972:	2104      	movs	r1, #4
 8012974:	182c      	adds	r4, r5, r0
 8012976:	f1c5 0504 	rsb	r5, r5, #4
 801297a:	4620      	mov	r0, r4
 801297c:	f7ff fce6 	bl	801234c <ucdr_alignment>
 8012980:	4428      	add	r0, r5
 8012982:	4420      	add	r0, r4
 8012984:	bd38      	pop	{r3, r4, r5, pc}
 8012986:	bf00      	nop

08012988 <_SteeringWheelStatusStamped__cdr_deserialize>:
 8012988:	b538      	push	{r3, r4, r5, lr}
 801298a:	460c      	mov	r4, r1
 801298c:	b179      	cbz	r1, 80129ae <_SteeringWheelStatusStamped__cdr_deserialize+0x26>
 801298e:	4605      	mov	r5, r0
 8012990:	f7fe fe1a 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012994:	4603      	mov	r3, r0
 8012996:	4621      	mov	r1, r4
 8012998:	4628      	mov	r0, r5
 801299a:	685b      	ldr	r3, [r3, #4]
 801299c:	68db      	ldr	r3, [r3, #12]
 801299e:	4798      	blx	r3
 80129a0:	f104 0108 	add.w	r1, r4, #8
 80129a4:	4628      	mov	r0, r5
 80129a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129aa:	f7ff ba81 	b.w	8011eb0 <ucdr_deserialize_float>
 80129ae:	4608      	mov	r0, r1
 80129b0:	bd38      	pop	{r3, r4, r5, pc}
 80129b2:	bf00      	nop

080129b4 <_SteeringWheelStatusStamped__cdr_serialize>:
 80129b4:	b188      	cbz	r0, 80129da <_SteeringWheelStatusStamped__cdr_serialize+0x26>
 80129b6:	b538      	push	{r3, r4, r5, lr}
 80129b8:	4604      	mov	r4, r0
 80129ba:	460d      	mov	r5, r1
 80129bc:	f7fe fe04 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80129c0:	4603      	mov	r3, r0
 80129c2:	4629      	mov	r1, r5
 80129c4:	4620      	mov	r0, r4
 80129c6:	685b      	ldr	r3, [r3, #4]
 80129c8:	689b      	ldr	r3, [r3, #8]
 80129ca:	4798      	blx	r3
 80129cc:	ed94 0a02 	vldr	s0, [r4, #8]
 80129d0:	4628      	mov	r0, r5
 80129d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129d6:	f7ff b9d3 	b.w	8011d80 <ucdr_serialize_float>
 80129da:	4770      	bx	lr

080129dc <_SteeringWheelStatusStamped__get_serialized_size>:
 80129dc:	b150      	cbz	r0, 80129f4 <_SteeringWheelStatusStamped__get_serialized_size+0x18>
 80129de:	2100      	movs	r1, #0
 80129e0:	b510      	push	{r4, lr}
 80129e2:	f7fe fd8d 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 80129e6:	4604      	mov	r4, r0
 80129e8:	2104      	movs	r1, #4
 80129ea:	f7ff fcaf 	bl	801234c <ucdr_alignment>
 80129ee:	4420      	add	r0, r4
 80129f0:	3004      	adds	r0, #4
 80129f2:	bd10      	pop	{r4, pc}
 80129f4:	4770      	bx	lr
 80129f6:	bf00      	nop

080129f8 <_SteeringWheelStatusStamped__max_serialized_size>:
 80129f8:	b510      	push	{r4, lr}
 80129fa:	b082      	sub	sp, #8
 80129fc:	2301      	movs	r3, #1
 80129fe:	2100      	movs	r1, #0
 8012a00:	f10d 0007 	add.w	r0, sp, #7
 8012a04:	f88d 3007 	strb.w	r3, [sp, #7]
 8012a08:	f7fe fdca 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8012a0c:	4604      	mov	r4, r0
 8012a0e:	2104      	movs	r1, #4
 8012a10:	f7ff fc9c 	bl	801234c <ucdr_alignment>
 8012a14:	4420      	add	r0, r4
 8012a16:	3004      	adds	r0, #4
 8012a18:	b002      	add	sp, #8
 8012a1a:	bd10      	pop	{r4, pc}

08012a1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped>:
 8012a1c:	4800      	ldr	r0, [pc, #0]	@ (8012a20 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__SteeringWheelStatusStamped+0x4>)
 8012a1e:	4770      	bx	lr
 8012a20:	24001170 	.word	0x24001170

08012a24 <get_serialized_size_tier4_vehicle_msgs__msg__VehicleEmergencyStamped>:
 8012a24:	b538      	push	{r3, r4, r5, lr}
 8012a26:	b158      	cbz	r0, 8012a40 <get_serialized_size_tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x1c>
 8012a28:	460d      	mov	r5, r1
 8012a2a:	f7fe fd69 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8012a2e:	2101      	movs	r1, #1
 8012a30:	182c      	adds	r4, r5, r0
 8012a32:	f1c5 0501 	rsb	r5, r5, #1
 8012a36:	4620      	mov	r0, r4
 8012a38:	f7ff fc88 	bl	801234c <ucdr_alignment>
 8012a3c:	4428      	add	r0, r5
 8012a3e:	4420      	add	r0, r4
 8012a40:	bd38      	pop	{r3, r4, r5, pc}
 8012a42:	bf00      	nop

08012a44 <_VehicleEmergencyStamped__cdr_deserialize>:
 8012a44:	b538      	push	{r3, r4, r5, lr}
 8012a46:	460c      	mov	r4, r1
 8012a48:	b179      	cbz	r1, 8012a6a <_VehicleEmergencyStamped__cdr_deserialize+0x26>
 8012a4a:	4605      	mov	r5, r0
 8012a4c:	f7fe fdbc 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012a50:	4603      	mov	r3, r0
 8012a52:	4621      	mov	r1, r4
 8012a54:	4628      	mov	r0, r5
 8012a56:	685b      	ldr	r3, [r3, #4]
 8012a58:	68db      	ldr	r3, [r3, #12]
 8012a5a:	4798      	blx	r3
 8012a5c:	f104 0108 	add.w	r1, r4, #8
 8012a60:	4628      	mov	r0, r5
 8012a62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012a66:	f7fe bdc9 	b.w	80115fc <ucdr_deserialize_bool>
 8012a6a:	4608      	mov	r0, r1
 8012a6c:	bd38      	pop	{r3, r4, r5, pc}
 8012a6e:	bf00      	nop

08012a70 <_VehicleEmergencyStamped__cdr_serialize>:
 8012a70:	b180      	cbz	r0, 8012a94 <_VehicleEmergencyStamped__cdr_serialize+0x24>
 8012a72:	b538      	push	{r3, r4, r5, lr}
 8012a74:	4604      	mov	r4, r0
 8012a76:	460d      	mov	r5, r1
 8012a78:	f7fe fda6 	bl	80115c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8012a7c:	4603      	mov	r3, r0
 8012a7e:	4629      	mov	r1, r5
 8012a80:	4620      	mov	r0, r4
 8012a82:	685b      	ldr	r3, [r3, #4]
 8012a84:	689b      	ldr	r3, [r3, #8]
 8012a86:	4798      	blx	r3
 8012a88:	7a21      	ldrb	r1, [r4, #8]
 8012a8a:	4628      	mov	r0, r5
 8012a8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012a90:	f7fe bd9e 	b.w	80115d0 <ucdr_serialize_bool>
 8012a94:	4770      	bx	lr
 8012a96:	bf00      	nop

08012a98 <_VehicleEmergencyStamped__get_serialized_size>:
 8012a98:	b150      	cbz	r0, 8012ab0 <_VehicleEmergencyStamped__get_serialized_size+0x18>
 8012a9a:	2100      	movs	r1, #0
 8012a9c:	b510      	push	{r4, lr}
 8012a9e:	f7fe fd2f 	bl	8011500 <get_serialized_size_builtin_interfaces__msg__Time>
 8012aa2:	4604      	mov	r4, r0
 8012aa4:	2101      	movs	r1, #1
 8012aa6:	f7ff fc51 	bl	801234c <ucdr_alignment>
 8012aaa:	4420      	add	r0, r4
 8012aac:	3001      	adds	r0, #1
 8012aae:	bd10      	pop	{r4, pc}
 8012ab0:	4770      	bx	lr
 8012ab2:	bf00      	nop

08012ab4 <_VehicleEmergencyStamped__max_serialized_size>:
 8012ab4:	b510      	push	{r4, lr}
 8012ab6:	b082      	sub	sp, #8
 8012ab8:	2401      	movs	r4, #1
 8012aba:	2100      	movs	r1, #0
 8012abc:	f10d 0007 	add.w	r0, sp, #7
 8012ac0:	f88d 4007 	strb.w	r4, [sp, #7]
 8012ac4:	f7fe fd6c 	bl	80115a0 <max_serialized_size_builtin_interfaces__msg__Time>
 8012ac8:	4621      	mov	r1, r4
 8012aca:	4604      	mov	r4, r0
 8012acc:	f7ff fc3e 	bl	801234c <ucdr_alignment>
 8012ad0:	4420      	add	r0, r4
 8012ad2:	3001      	adds	r0, #1
 8012ad4:	b002      	add	sp, #8
 8012ad6:	bd10      	pop	{r4, pc}

08012ad8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped>:
 8012ad8:	4800      	ldr	r0, [pc, #0]	@ (8012adc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__VehicleEmergencyStamped+0x4>)
 8012ada:	4770      	bx	lr
 8012adc:	24001198 	.word	0x24001198

08012ae0 <autoware_control_msgs__msg__Control__init>:
 8012ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ae4:	4605      	mov	r5, r0
 8012ae6:	b3c0      	cbz	r0, 8012b5a <autoware_control_msgs__msg__Control__init+0x7a>
 8012ae8:	f000 f9a6 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012aec:	4604      	mov	r4, r0
 8012aee:	b310      	cbz	r0, 8012b36 <autoware_control_msgs__msg__Control__init+0x56>
 8012af0:	f105 0608 	add.w	r6, r5, #8
 8012af4:	4630      	mov	r0, r6
 8012af6:	f000 f99f 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012afa:	4604      	mov	r4, r0
 8012afc:	2800      	cmp	r0, #0
 8012afe:	d040      	beq.n	8012b82 <autoware_control_msgs__msg__Control__init+0xa2>
 8012b00:	f105 0710 	add.w	r7, r5, #16
 8012b04:	4638      	mov	r0, r7
 8012b06:	f000 f855 	bl	8012bb4 <autoware_control_msgs__msg__Lateral__init>
 8012b0a:	4604      	mov	r4, r0
 8012b0c:	b348      	cbz	r0, 8012b62 <autoware_control_msgs__msg__Control__init+0x82>
 8012b0e:	f105 082c 	add.w	r8, r5, #44	@ 0x2c
 8012b12:	4640      	mov	r0, r8
 8012b14:	f000 f87e 	bl	8012c14 <autoware_control_msgs__msg__Longitudinal__init>
 8012b18:	4604      	mov	r4, r0
 8012b1a:	b9d8      	cbnz	r0, 8012b54 <autoware_control_msgs__msg__Control__init+0x74>
 8012b1c:	4628      	mov	r0, r5
 8012b1e:	f000 f98f 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012b22:	4630      	mov	r0, r6
 8012b24:	f000 f98c 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012b28:	4638      	mov	r0, r7
 8012b2a:	f000 f867 	bl	8012bfc <autoware_control_msgs__msg__Lateral__fini>
 8012b2e:	4640      	mov	r0, r8
 8012b30:	f000 f894 	bl	8012c5c <autoware_control_msgs__msg__Longitudinal__fini>
 8012b34:	e00e      	b.n	8012b54 <autoware_control_msgs__msg__Control__init+0x74>
 8012b36:	4628      	mov	r0, r5
 8012b38:	f000 f982 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012b3c:	f105 0008 	add.w	r0, r5, #8
 8012b40:	f000 f97e 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012b44:	f105 0010 	add.w	r0, r5, #16
 8012b48:	f000 f858 	bl	8012bfc <autoware_control_msgs__msg__Lateral__fini>
 8012b4c:	f105 002c 	add.w	r0, r5, #44	@ 0x2c
 8012b50:	f000 f884 	bl	8012c5c <autoware_control_msgs__msg__Longitudinal__fini>
 8012b54:	4620      	mov	r0, r4
 8012b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b5a:	4604      	mov	r4, r0
 8012b5c:	4620      	mov	r0, r4
 8012b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b62:	4628      	mov	r0, r5
 8012b64:	f000 f96c 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012b68:	4630      	mov	r0, r6
 8012b6a:	f000 f969 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012b6e:	4638      	mov	r0, r7
 8012b70:	f000 f844 	bl	8012bfc <autoware_control_msgs__msg__Lateral__fini>
 8012b74:	f105 002c 	add.w	r0, r5, #44	@ 0x2c
 8012b78:	f000 f870 	bl	8012c5c <autoware_control_msgs__msg__Longitudinal__fini>
 8012b7c:	4620      	mov	r0, r4
 8012b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b82:	4628      	mov	r0, r5
 8012b84:	f000 f95c 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012b88:	4630      	mov	r0, r6
 8012b8a:	e7d9      	b.n	8012b40 <autoware_control_msgs__msg__Control__init+0x60>

08012b8c <autoware_control_msgs__msg__Control__fini>:
 8012b8c:	b188      	cbz	r0, 8012bb2 <autoware_control_msgs__msg__Control__fini+0x26>
 8012b8e:	b510      	push	{r4, lr}
 8012b90:	4604      	mov	r4, r0
 8012b92:	f000 f955 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012b96:	f104 0008 	add.w	r0, r4, #8
 8012b9a:	f000 f951 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012b9e:	f104 0010 	add.w	r0, r4, #16
 8012ba2:	f000 f82b 	bl	8012bfc <autoware_control_msgs__msg__Lateral__fini>
 8012ba6:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 8012baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012bae:	f000 b855 	b.w	8012c5c <autoware_control_msgs__msg__Longitudinal__fini>
 8012bb2:	4770      	bx	lr

08012bb4 <autoware_control_msgs__msg__Lateral__init>:
 8012bb4:	b570      	push	{r4, r5, r6, lr}
 8012bb6:	4605      	mov	r5, r0
 8012bb8:	b1a8      	cbz	r0, 8012be6 <autoware_control_msgs__msg__Lateral__init+0x32>
 8012bba:	f000 f93d 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012bbe:	4604      	mov	r4, r0
 8012bc0:	b140      	cbz	r0, 8012bd4 <autoware_control_msgs__msg__Lateral__init+0x20>
 8012bc2:	f105 0608 	add.w	r6, r5, #8
 8012bc6:	4630      	mov	r0, r6
 8012bc8:	f000 f936 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012bcc:	4604      	mov	r4, r0
 8012bce:	b168      	cbz	r0, 8012bec <autoware_control_msgs__msg__Lateral__init+0x38>
 8012bd0:	4620      	mov	r0, r4
 8012bd2:	bd70      	pop	{r4, r5, r6, pc}
 8012bd4:	4628      	mov	r0, r5
 8012bd6:	f000 f933 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012bda:	f105 0008 	add.w	r0, r5, #8
 8012bde:	f000 f92f 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012be2:	4620      	mov	r0, r4
 8012be4:	bd70      	pop	{r4, r5, r6, pc}
 8012be6:	4604      	mov	r4, r0
 8012be8:	4620      	mov	r0, r4
 8012bea:	bd70      	pop	{r4, r5, r6, pc}
 8012bec:	4628      	mov	r0, r5
 8012bee:	f000 f927 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012bf2:	4630      	mov	r0, r6
 8012bf4:	f000 f924 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012bf8:	e7ea      	b.n	8012bd0 <autoware_control_msgs__msg__Lateral__init+0x1c>
 8012bfa:	bf00      	nop

08012bfc <autoware_control_msgs__msg__Lateral__fini>:
 8012bfc:	b148      	cbz	r0, 8012c12 <autoware_control_msgs__msg__Lateral__fini+0x16>
 8012bfe:	b510      	push	{r4, lr}
 8012c00:	4604      	mov	r4, r0
 8012c02:	f000 f91d 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c06:	f104 0008 	add.w	r0, r4, #8
 8012c0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c0e:	f000 b917 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c12:	4770      	bx	lr

08012c14 <autoware_control_msgs__msg__Longitudinal__init>:
 8012c14:	b570      	push	{r4, r5, r6, lr}
 8012c16:	4605      	mov	r5, r0
 8012c18:	b1a8      	cbz	r0, 8012c46 <autoware_control_msgs__msg__Longitudinal__init+0x32>
 8012c1a:	f000 f90d 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012c1e:	4604      	mov	r4, r0
 8012c20:	b140      	cbz	r0, 8012c34 <autoware_control_msgs__msg__Longitudinal__init+0x20>
 8012c22:	f105 0608 	add.w	r6, r5, #8
 8012c26:	4630      	mov	r0, r6
 8012c28:	f000 f906 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012c2c:	4604      	mov	r4, r0
 8012c2e:	b168      	cbz	r0, 8012c4c <autoware_control_msgs__msg__Longitudinal__init+0x38>
 8012c30:	4620      	mov	r0, r4
 8012c32:	bd70      	pop	{r4, r5, r6, pc}
 8012c34:	4628      	mov	r0, r5
 8012c36:	f000 f903 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c3a:	f105 0008 	add.w	r0, r5, #8
 8012c3e:	f000 f8ff 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c42:	4620      	mov	r0, r4
 8012c44:	bd70      	pop	{r4, r5, r6, pc}
 8012c46:	4604      	mov	r4, r0
 8012c48:	4620      	mov	r0, r4
 8012c4a:	bd70      	pop	{r4, r5, r6, pc}
 8012c4c:	4628      	mov	r0, r5
 8012c4e:	f000 f8f7 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c52:	4630      	mov	r0, r6
 8012c54:	f000 f8f4 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c58:	e7ea      	b.n	8012c30 <autoware_control_msgs__msg__Longitudinal__init+0x1c>
 8012c5a:	bf00      	nop

08012c5c <autoware_control_msgs__msg__Longitudinal__fini>:
 8012c5c:	b148      	cbz	r0, 8012c72 <autoware_control_msgs__msg__Longitudinal__fini+0x16>
 8012c5e:	b510      	push	{r4, lr}
 8012c60:	4604      	mov	r4, r0
 8012c62:	f000 f8ed 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c66:	f104 0008 	add.w	r0, r4, #8
 8012c6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c6e:	f000 b8e7 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c72:	4770      	bx	lr

08012c74 <autoware_vehicle_msgs__srv__ControlModeCommand_Request__init>:
 8012c74:	b538      	push	{r3, r4, r5, lr}
 8012c76:	4604      	mov	r4, r0
 8012c78:	b128      	cbz	r0, 8012c86 <autoware_vehicle_msgs__srv__ControlModeCommand_Request__init+0x12>
 8012c7a:	f000 f8dd 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012c7e:	4605      	mov	r5, r0
 8012c80:	b120      	cbz	r0, 8012c8c <autoware_vehicle_msgs__srv__ControlModeCommand_Request__init+0x18>
 8012c82:	4628      	mov	r0, r5
 8012c84:	bd38      	pop	{r3, r4, r5, pc}
 8012c86:	4605      	mov	r5, r0
 8012c88:	4628      	mov	r0, r5
 8012c8a:	bd38      	pop	{r3, r4, r5, pc}
 8012c8c:	4620      	mov	r0, r4
 8012c8e:	f000 f8d7 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c92:	4628      	mov	r0, r5
 8012c94:	bd38      	pop	{r3, r4, r5, pc}
 8012c96:	bf00      	nop

08012c98 <autoware_vehicle_msgs__srv__ControlModeCommand_Request__fini>:
 8012c98:	b108      	cbz	r0, 8012c9e <autoware_vehicle_msgs__srv__ControlModeCommand_Request__fini+0x6>
 8012c9a:	f000 b8d1 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012c9e:	4770      	bx	lr

08012ca0 <autoware_vehicle_msgs__srv__ControlModeCommand_Response__init>:
 8012ca0:	3800      	subs	r0, #0
 8012ca2:	bf18      	it	ne
 8012ca4:	2001      	movne	r0, #1
 8012ca6:	4770      	bx	lr

08012ca8 <autoware_vehicle_msgs__srv__ControlModeCommand_Response__fini>:
 8012ca8:	4770      	bx	lr
 8012caa:	bf00      	nop

08012cac <autoware_vehicle_msgs__msg__ControlModeReport__init>:
 8012cac:	b538      	push	{r3, r4, r5, lr}
 8012cae:	4604      	mov	r4, r0
 8012cb0:	b128      	cbz	r0, 8012cbe <autoware_vehicle_msgs__msg__ControlModeReport__init+0x12>
 8012cb2:	f000 f8c1 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012cb6:	4605      	mov	r5, r0
 8012cb8:	b120      	cbz	r0, 8012cc4 <autoware_vehicle_msgs__msg__ControlModeReport__init+0x18>
 8012cba:	4628      	mov	r0, r5
 8012cbc:	bd38      	pop	{r3, r4, r5, pc}
 8012cbe:	4605      	mov	r5, r0
 8012cc0:	4628      	mov	r0, r5
 8012cc2:	bd38      	pop	{r3, r4, r5, pc}
 8012cc4:	4620      	mov	r0, r4
 8012cc6:	f000 f8bb 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012cca:	4628      	mov	r0, r5
 8012ccc:	bd38      	pop	{r3, r4, r5, pc}
 8012cce:	bf00      	nop

08012cd0 <autoware_vehicle_msgs__msg__ControlModeReport__fini>:
 8012cd0:	b108      	cbz	r0, 8012cd6 <autoware_vehicle_msgs__msg__ControlModeReport__fini+0x6>
 8012cd2:	f000 b8b5 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012cd6:	4770      	bx	lr

08012cd8 <autoware_vehicle_msgs__msg__GearCommand__init>:
 8012cd8:	b538      	push	{r3, r4, r5, lr}
 8012cda:	4604      	mov	r4, r0
 8012cdc:	b128      	cbz	r0, 8012cea <autoware_vehicle_msgs__msg__GearCommand__init+0x12>
 8012cde:	f000 f8ab 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012ce2:	4605      	mov	r5, r0
 8012ce4:	b120      	cbz	r0, 8012cf0 <autoware_vehicle_msgs__msg__GearCommand__init+0x18>
 8012ce6:	4628      	mov	r0, r5
 8012ce8:	bd38      	pop	{r3, r4, r5, pc}
 8012cea:	4605      	mov	r5, r0
 8012cec:	4628      	mov	r0, r5
 8012cee:	bd38      	pop	{r3, r4, r5, pc}
 8012cf0:	4620      	mov	r0, r4
 8012cf2:	f000 f8a5 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012cf6:	4628      	mov	r0, r5
 8012cf8:	bd38      	pop	{r3, r4, r5, pc}
 8012cfa:	bf00      	nop

08012cfc <autoware_vehicle_msgs__msg__GearCommand__fini>:
 8012cfc:	b108      	cbz	r0, 8012d02 <autoware_vehicle_msgs__msg__GearCommand__fini+0x6>
 8012cfe:	f000 b89f 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012d02:	4770      	bx	lr

08012d04 <autoware_vehicle_msgs__msg__GearReport__init>:
 8012d04:	b538      	push	{r3, r4, r5, lr}
 8012d06:	4604      	mov	r4, r0
 8012d08:	b128      	cbz	r0, 8012d16 <autoware_vehicle_msgs__msg__GearReport__init+0x12>
 8012d0a:	f000 f895 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012d0e:	4605      	mov	r5, r0
 8012d10:	b120      	cbz	r0, 8012d1c <autoware_vehicle_msgs__msg__GearReport__init+0x18>
 8012d12:	4628      	mov	r0, r5
 8012d14:	bd38      	pop	{r3, r4, r5, pc}
 8012d16:	4605      	mov	r5, r0
 8012d18:	4628      	mov	r0, r5
 8012d1a:	bd38      	pop	{r3, r4, r5, pc}
 8012d1c:	4620      	mov	r0, r4
 8012d1e:	f000 f88f 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012d22:	4628      	mov	r0, r5
 8012d24:	bd38      	pop	{r3, r4, r5, pc}
 8012d26:	bf00      	nop

08012d28 <autoware_vehicle_msgs__msg__GearReport__fini>:
 8012d28:	b108      	cbz	r0, 8012d2e <autoware_vehicle_msgs__msg__GearReport__fini+0x6>
 8012d2a:	f000 b889 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012d2e:	4770      	bx	lr

08012d30 <autoware_vehicle_msgs__msg__HazardLightsCommand__init>:
 8012d30:	b538      	push	{r3, r4, r5, lr}
 8012d32:	4604      	mov	r4, r0
 8012d34:	b128      	cbz	r0, 8012d42 <autoware_vehicle_msgs__msg__HazardLightsCommand__init+0x12>
 8012d36:	f000 f87f 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012d3a:	4605      	mov	r5, r0
 8012d3c:	b120      	cbz	r0, 8012d48 <autoware_vehicle_msgs__msg__HazardLightsCommand__init+0x18>
 8012d3e:	4628      	mov	r0, r5
 8012d40:	bd38      	pop	{r3, r4, r5, pc}
 8012d42:	4605      	mov	r5, r0
 8012d44:	4628      	mov	r0, r5
 8012d46:	bd38      	pop	{r3, r4, r5, pc}
 8012d48:	4620      	mov	r0, r4
 8012d4a:	f000 f879 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012d4e:	4628      	mov	r0, r5
 8012d50:	bd38      	pop	{r3, r4, r5, pc}
 8012d52:	bf00      	nop

08012d54 <autoware_vehicle_msgs__msg__HazardLightsCommand__fini>:
 8012d54:	b108      	cbz	r0, 8012d5a <autoware_vehicle_msgs__msg__HazardLightsCommand__fini+0x6>
 8012d56:	f000 b873 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012d5a:	4770      	bx	lr

08012d5c <autoware_vehicle_msgs__msg__HazardLightsReport__init>:
 8012d5c:	b538      	push	{r3, r4, r5, lr}
 8012d5e:	4604      	mov	r4, r0
 8012d60:	b128      	cbz	r0, 8012d6e <autoware_vehicle_msgs__msg__HazardLightsReport__init+0x12>
 8012d62:	f000 f869 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012d66:	4605      	mov	r5, r0
 8012d68:	b120      	cbz	r0, 8012d74 <autoware_vehicle_msgs__msg__HazardLightsReport__init+0x18>
 8012d6a:	4628      	mov	r0, r5
 8012d6c:	bd38      	pop	{r3, r4, r5, pc}
 8012d6e:	4605      	mov	r5, r0
 8012d70:	4628      	mov	r0, r5
 8012d72:	bd38      	pop	{r3, r4, r5, pc}
 8012d74:	4620      	mov	r0, r4
 8012d76:	f000 f863 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012d7a:	4628      	mov	r0, r5
 8012d7c:	bd38      	pop	{r3, r4, r5, pc}
 8012d7e:	bf00      	nop

08012d80 <autoware_vehicle_msgs__msg__HazardLightsReport__fini>:
 8012d80:	b108      	cbz	r0, 8012d86 <autoware_vehicle_msgs__msg__HazardLightsReport__fini+0x6>
 8012d82:	f000 b85d 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012d86:	4770      	bx	lr

08012d88 <autoware_vehicle_msgs__msg__SteeringReport__init>:
 8012d88:	b538      	push	{r3, r4, r5, lr}
 8012d8a:	4604      	mov	r4, r0
 8012d8c:	b128      	cbz	r0, 8012d9a <autoware_vehicle_msgs__msg__SteeringReport__init+0x12>
 8012d8e:	f000 f853 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012d92:	4605      	mov	r5, r0
 8012d94:	b120      	cbz	r0, 8012da0 <autoware_vehicle_msgs__msg__SteeringReport__init+0x18>
 8012d96:	4628      	mov	r0, r5
 8012d98:	bd38      	pop	{r3, r4, r5, pc}
 8012d9a:	4605      	mov	r5, r0
 8012d9c:	4628      	mov	r0, r5
 8012d9e:	bd38      	pop	{r3, r4, r5, pc}
 8012da0:	4620      	mov	r0, r4
 8012da2:	f000 f84d 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012da6:	4628      	mov	r0, r5
 8012da8:	bd38      	pop	{r3, r4, r5, pc}
 8012daa:	bf00      	nop

08012dac <autoware_vehicle_msgs__msg__SteeringReport__fini>:
 8012dac:	b108      	cbz	r0, 8012db2 <autoware_vehicle_msgs__msg__SteeringReport__fini+0x6>
 8012dae:	f000 b847 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012db2:	4770      	bx	lr

08012db4 <autoware_vehicle_msgs__msg__TurnIndicatorsCommand__init>:
 8012db4:	b538      	push	{r3, r4, r5, lr}
 8012db6:	4604      	mov	r4, r0
 8012db8:	b128      	cbz	r0, 8012dc6 <autoware_vehicle_msgs__msg__TurnIndicatorsCommand__init+0x12>
 8012dba:	f000 f83d 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012dbe:	4605      	mov	r5, r0
 8012dc0:	b120      	cbz	r0, 8012dcc <autoware_vehicle_msgs__msg__TurnIndicatorsCommand__init+0x18>
 8012dc2:	4628      	mov	r0, r5
 8012dc4:	bd38      	pop	{r3, r4, r5, pc}
 8012dc6:	4605      	mov	r5, r0
 8012dc8:	4628      	mov	r0, r5
 8012dca:	bd38      	pop	{r3, r4, r5, pc}
 8012dcc:	4620      	mov	r0, r4
 8012dce:	f000 f837 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012dd2:	4628      	mov	r0, r5
 8012dd4:	bd38      	pop	{r3, r4, r5, pc}
 8012dd6:	bf00      	nop

08012dd8 <autoware_vehicle_msgs__msg__TurnIndicatorsCommand__fini>:
 8012dd8:	b108      	cbz	r0, 8012dde <autoware_vehicle_msgs__msg__TurnIndicatorsCommand__fini+0x6>
 8012dda:	f000 b831 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012dde:	4770      	bx	lr

08012de0 <autoware_vehicle_msgs__msg__TurnIndicatorsReport__init>:
 8012de0:	b538      	push	{r3, r4, r5, lr}
 8012de2:	4604      	mov	r4, r0
 8012de4:	b128      	cbz	r0, 8012df2 <autoware_vehicle_msgs__msg__TurnIndicatorsReport__init+0x12>
 8012de6:	f000 f827 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012dea:	4605      	mov	r5, r0
 8012dec:	b120      	cbz	r0, 8012df8 <autoware_vehicle_msgs__msg__TurnIndicatorsReport__init+0x18>
 8012dee:	4628      	mov	r0, r5
 8012df0:	bd38      	pop	{r3, r4, r5, pc}
 8012df2:	4605      	mov	r5, r0
 8012df4:	4628      	mov	r0, r5
 8012df6:	bd38      	pop	{r3, r4, r5, pc}
 8012df8:	4620      	mov	r0, r4
 8012dfa:	f000 f821 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012dfe:	4628      	mov	r0, r5
 8012e00:	bd38      	pop	{r3, r4, r5, pc}
 8012e02:	bf00      	nop

08012e04 <autoware_vehicle_msgs__msg__TurnIndicatorsReport__fini>:
 8012e04:	b108      	cbz	r0, 8012e0a <autoware_vehicle_msgs__msg__TurnIndicatorsReport__fini+0x6>
 8012e06:	f000 b81b 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012e0a:	4770      	bx	lr

08012e0c <autoware_vehicle_msgs__msg__VelocityReport__init>:
 8012e0c:	b538      	push	{r3, r4, r5, lr}
 8012e0e:	4604      	mov	r4, r0
 8012e10:	b128      	cbz	r0, 8012e1e <autoware_vehicle_msgs__msg__VelocityReport__init+0x12>
 8012e12:	f000 f843 	bl	8012e9c <std_msgs__msg__Header__init>
 8012e16:	4605      	mov	r5, r0
 8012e18:	b120      	cbz	r0, 8012e24 <autoware_vehicle_msgs__msg__VelocityReport__init+0x18>
 8012e1a:	4628      	mov	r0, r5
 8012e1c:	bd38      	pop	{r3, r4, r5, pc}
 8012e1e:	4605      	mov	r5, r0
 8012e20:	4628      	mov	r0, r5
 8012e22:	bd38      	pop	{r3, r4, r5, pc}
 8012e24:	4620      	mov	r0, r4
 8012e26:	f000 f85d 	bl	8012ee4 <std_msgs__msg__Header__fini>
 8012e2a:	4628      	mov	r0, r5
 8012e2c:	bd38      	pop	{r3, r4, r5, pc}
 8012e2e:	bf00      	nop

08012e30 <autoware_vehicle_msgs__msg__VelocityReport__fini>:
 8012e30:	b108      	cbz	r0, 8012e36 <autoware_vehicle_msgs__msg__VelocityReport__fini+0x6>
 8012e32:	f000 b857 	b.w	8012ee4 <std_msgs__msg__Header__fini>
 8012e36:	4770      	bx	lr

08012e38 <builtin_interfaces__msg__Time__init>:
 8012e38:	3800      	subs	r0, #0
 8012e3a:	bf18      	it	ne
 8012e3c:	2001      	movne	r0, #1
 8012e3e:	4770      	bx	lr

08012e40 <builtin_interfaces__msg__Time__fini>:
 8012e40:	4770      	bx	lr
 8012e42:	bf00      	nop

08012e44 <ucdr_serialize_sequence_char>:
 8012e44:	b570      	push	{r4, r5, r6, lr}
 8012e46:	4615      	mov	r5, r2
 8012e48:	460e      	mov	r6, r1
 8012e4a:	7d01      	ldrb	r1, [r0, #20]
 8012e4c:	4604      	mov	r4, r0
 8012e4e:	f7fe fcb1 	bl	80117b4 <ucdr_serialize_endian_uint32_t>
 8012e52:	b90d      	cbnz	r5, 8012e58 <ucdr_serialize_sequence_char+0x14>
 8012e54:	2001      	movs	r0, #1
 8012e56:	bd70      	pop	{r4, r5, r6, pc}
 8012e58:	462b      	mov	r3, r5
 8012e5a:	4632      	mov	r2, r6
 8012e5c:	7d21      	ldrb	r1, [r4, #20]
 8012e5e:	4620      	mov	r0, r4
 8012e60:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012e64:	f000 ba12 	b.w	801328c <ucdr_serialize_endian_array_char>

08012e68 <ucdr_deserialize_sequence_char>:
 8012e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e6c:	461d      	mov	r5, r3
 8012e6e:	4616      	mov	r6, r2
 8012e70:	460f      	mov	r7, r1
 8012e72:	461a      	mov	r2, r3
 8012e74:	7d01      	ldrb	r1, [r0, #20]
 8012e76:	4604      	mov	r4, r0
 8012e78:	f7fe fdc4 	bl	8011a04 <ucdr_deserialize_endian_uint32_t>
 8012e7c:	682b      	ldr	r3, [r5, #0]
 8012e7e:	429e      	cmp	r6, r3
 8012e80:	d201      	bcs.n	8012e86 <ucdr_deserialize_sequence_char+0x1e>
 8012e82:	2201      	movs	r2, #1
 8012e84:	75a2      	strb	r2, [r4, #22]
 8012e86:	b913      	cbnz	r3, 8012e8e <ucdr_deserialize_sequence_char+0x26>
 8012e88:	2001      	movs	r0, #1
 8012e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e8e:	463a      	mov	r2, r7
 8012e90:	7d21      	ldrb	r1, [r4, #20]
 8012e92:	4620      	mov	r0, r4
 8012e94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012e98:	f000 ba2a 	b.w	80132f0 <ucdr_deserialize_endian_array_char>

08012e9c <std_msgs__msg__Header__init>:
 8012e9c:	b570      	push	{r4, r5, r6, lr}
 8012e9e:	4605      	mov	r5, r0
 8012ea0:	b1a8      	cbz	r0, 8012ece <std_msgs__msg__Header__init+0x32>
 8012ea2:	f7ff ffc9 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012ea6:	4604      	mov	r4, r0
 8012ea8:	b140      	cbz	r0, 8012ebc <std_msgs__msg__Header__init+0x20>
 8012eaa:	f105 0608 	add.w	r6, r5, #8
 8012eae:	4630      	mov	r0, r6
 8012eb0:	f000 fa52 	bl	8013358 <rosidl_runtime_c__String__init>
 8012eb4:	4604      	mov	r4, r0
 8012eb6:	b168      	cbz	r0, 8012ed4 <std_msgs__msg__Header__init+0x38>
 8012eb8:	4620      	mov	r0, r4
 8012eba:	bd70      	pop	{r4, r5, r6, pc}
 8012ebc:	4628      	mov	r0, r5
 8012ebe:	f7ff ffbf 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012ec2:	f105 0008 	add.w	r0, r5, #8
 8012ec6:	f000 fa5d 	bl	8013384 <rosidl_runtime_c__String__fini>
 8012eca:	4620      	mov	r0, r4
 8012ecc:	bd70      	pop	{r4, r5, r6, pc}
 8012ece:	4604      	mov	r4, r0
 8012ed0:	4620      	mov	r0, r4
 8012ed2:	bd70      	pop	{r4, r5, r6, pc}
 8012ed4:	4628      	mov	r0, r5
 8012ed6:	f7ff ffb3 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012eda:	4630      	mov	r0, r6
 8012edc:	f000 fa52 	bl	8013384 <rosidl_runtime_c__String__fini>
 8012ee0:	e7ea      	b.n	8012eb8 <std_msgs__msg__Header__init+0x1c>
 8012ee2:	bf00      	nop

08012ee4 <std_msgs__msg__Header__fini>:
 8012ee4:	b148      	cbz	r0, 8012efa <std_msgs__msg__Header__fini+0x16>
 8012ee6:	b510      	push	{r4, lr}
 8012ee8:	4604      	mov	r4, r0
 8012eea:	f7ff ffa9 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012eee:	f104 0008 	add.w	r0, r4, #8
 8012ef2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ef6:	f000 ba45 	b.w	8013384 <rosidl_runtime_c__String__fini>
 8012efa:	4770      	bx	lr

08012efc <tier4_vehicle_msgs__msg__ActuationCommandStamped__init>:
 8012efc:	b570      	push	{r4, r5, r6, lr}
 8012efe:	4605      	mov	r5, r0
 8012f00:	b1a8      	cbz	r0, 8012f2e <tier4_vehicle_msgs__msg__ActuationCommandStamped__init+0x32>
 8012f02:	f7ff ffcb 	bl	8012e9c <std_msgs__msg__Header__init>
 8012f06:	4604      	mov	r4, r0
 8012f08:	b140      	cbz	r0, 8012f1c <tier4_vehicle_msgs__msg__ActuationCommandStamped__init+0x20>
 8012f0a:	f105 0618 	add.w	r6, r5, #24
 8012f0e:	4630      	mov	r0, r6
 8012f10:	f000 fa80 	bl	8013414 <tier4_vehicle_msgs__msg__ActuationCommand__init>
 8012f14:	4604      	mov	r4, r0
 8012f16:	b168      	cbz	r0, 8012f34 <tier4_vehicle_msgs__msg__ActuationCommandStamped__init+0x38>
 8012f18:	4620      	mov	r0, r4
 8012f1a:	bd70      	pop	{r4, r5, r6, pc}
 8012f1c:	4628      	mov	r0, r5
 8012f1e:	f7ff ffe1 	bl	8012ee4 <std_msgs__msg__Header__fini>
 8012f22:	f105 0018 	add.w	r0, r5, #24
 8012f26:	f000 fa79 	bl	801341c <tier4_vehicle_msgs__msg__ActuationCommand__fini>
 8012f2a:	4620      	mov	r0, r4
 8012f2c:	bd70      	pop	{r4, r5, r6, pc}
 8012f2e:	4604      	mov	r4, r0
 8012f30:	4620      	mov	r0, r4
 8012f32:	bd70      	pop	{r4, r5, r6, pc}
 8012f34:	4628      	mov	r0, r5
 8012f36:	f7ff ffd5 	bl	8012ee4 <std_msgs__msg__Header__fini>
 8012f3a:	4630      	mov	r0, r6
 8012f3c:	f000 fa6e 	bl	801341c <tier4_vehicle_msgs__msg__ActuationCommand__fini>
 8012f40:	e7ea      	b.n	8012f18 <tier4_vehicle_msgs__msg__ActuationCommandStamped__init+0x1c>
 8012f42:	bf00      	nop

08012f44 <tier4_vehicle_msgs__msg__ActuationCommandStamped__fini>:
 8012f44:	b148      	cbz	r0, 8012f5a <tier4_vehicle_msgs__msg__ActuationCommandStamped__fini+0x16>
 8012f46:	b510      	push	{r4, lr}
 8012f48:	4604      	mov	r4, r0
 8012f4a:	f7ff ffcb 	bl	8012ee4 <std_msgs__msg__Header__fini>
 8012f4e:	f104 0018 	add.w	r0, r4, #24
 8012f52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012f56:	f000 ba61 	b.w	801341c <tier4_vehicle_msgs__msg__ActuationCommand__fini>
 8012f5a:	4770      	bx	lr

08012f5c <tier4_vehicle_msgs__msg__ActuationStatusStamped__init>:
 8012f5c:	b570      	push	{r4, r5, r6, lr}
 8012f5e:	4605      	mov	r5, r0
 8012f60:	b1a8      	cbz	r0, 8012f8e <tier4_vehicle_msgs__msg__ActuationStatusStamped__init+0x32>
 8012f62:	f7ff ff9b 	bl	8012e9c <std_msgs__msg__Header__init>
 8012f66:	4604      	mov	r4, r0
 8012f68:	b140      	cbz	r0, 8012f7c <tier4_vehicle_msgs__msg__ActuationStatusStamped__init+0x20>
 8012f6a:	f105 0618 	add.w	r6, r5, #24
 8012f6e:	4630      	mov	r0, r6
 8012f70:	f000 fa56 	bl	8013420 <tier4_vehicle_msgs__msg__ActuationStatus__init>
 8012f74:	4604      	mov	r4, r0
 8012f76:	b168      	cbz	r0, 8012f94 <tier4_vehicle_msgs__msg__ActuationStatusStamped__init+0x38>
 8012f78:	4620      	mov	r0, r4
 8012f7a:	bd70      	pop	{r4, r5, r6, pc}
 8012f7c:	4628      	mov	r0, r5
 8012f7e:	f7ff ffb1 	bl	8012ee4 <std_msgs__msg__Header__fini>
 8012f82:	f105 0018 	add.w	r0, r5, #24
 8012f86:	f000 fa4f 	bl	8013428 <tier4_vehicle_msgs__msg__ActuationStatus__fini>
 8012f8a:	4620      	mov	r0, r4
 8012f8c:	bd70      	pop	{r4, r5, r6, pc}
 8012f8e:	4604      	mov	r4, r0
 8012f90:	4620      	mov	r0, r4
 8012f92:	bd70      	pop	{r4, r5, r6, pc}
 8012f94:	4628      	mov	r0, r5
 8012f96:	f7ff ffa5 	bl	8012ee4 <std_msgs__msg__Header__fini>
 8012f9a:	4630      	mov	r0, r6
 8012f9c:	f000 fa44 	bl	8013428 <tier4_vehicle_msgs__msg__ActuationStatus__fini>
 8012fa0:	e7ea      	b.n	8012f78 <tier4_vehicle_msgs__msg__ActuationStatusStamped__init+0x1c>
 8012fa2:	bf00      	nop

08012fa4 <tier4_vehicle_msgs__msg__ActuationStatusStamped__fini>:
 8012fa4:	b148      	cbz	r0, 8012fba <tier4_vehicle_msgs__msg__ActuationStatusStamped__fini+0x16>
 8012fa6:	b510      	push	{r4, lr}
 8012fa8:	4604      	mov	r4, r0
 8012faa:	f7ff ff9b 	bl	8012ee4 <std_msgs__msg__Header__fini>
 8012fae:	f104 0018 	add.w	r0, r4, #24
 8012fb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012fb6:	f000 ba37 	b.w	8013428 <tier4_vehicle_msgs__msg__ActuationStatus__fini>
 8012fba:	4770      	bx	lr

08012fbc <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__init>:
 8012fbc:	b538      	push	{r3, r4, r5, lr}
 8012fbe:	4604      	mov	r4, r0
 8012fc0:	b128      	cbz	r0, 8012fce <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__init+0x12>
 8012fc2:	f7ff ff39 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012fc6:	4605      	mov	r5, r0
 8012fc8:	b120      	cbz	r0, 8012fd4 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__init+0x18>
 8012fca:	4628      	mov	r0, r5
 8012fcc:	bd38      	pop	{r3, r4, r5, pc}
 8012fce:	4605      	mov	r5, r0
 8012fd0:	4628      	mov	r0, r5
 8012fd2:	bd38      	pop	{r3, r4, r5, pc}
 8012fd4:	4620      	mov	r0, r4
 8012fd6:	f7ff ff33 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8012fda:	4628      	mov	r0, r5
 8012fdc:	bd38      	pop	{r3, r4, r5, pc}
 8012fde:	bf00      	nop

08012fe0 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__fini>:
 8012fe0:	b108      	cbz	r0, 8012fe6 <tier4_vehicle_msgs__msg__SteeringWheelStatusStamped__fini+0x6>
 8012fe2:	f7ff bf2d 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8012fe6:	4770      	bx	lr

08012fe8 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__init>:
 8012fe8:	b538      	push	{r3, r4, r5, lr}
 8012fea:	4604      	mov	r4, r0
 8012fec:	b128      	cbz	r0, 8012ffa <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__init+0x12>
 8012fee:	f7ff ff23 	bl	8012e38 <builtin_interfaces__msg__Time__init>
 8012ff2:	4605      	mov	r5, r0
 8012ff4:	b120      	cbz	r0, 8013000 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__init+0x18>
 8012ff6:	4628      	mov	r0, r5
 8012ff8:	bd38      	pop	{r3, r4, r5, pc}
 8012ffa:	4605      	mov	r5, r0
 8012ffc:	4628      	mov	r0, r5
 8012ffe:	bd38      	pop	{r3, r4, r5, pc}
 8013000:	4620      	mov	r0, r4
 8013002:	f7ff ff1d 	bl	8012e40 <builtin_interfaces__msg__Time__fini>
 8013006:	4628      	mov	r0, r5
 8013008:	bd38      	pop	{r3, r4, r5, pc}
 801300a:	bf00      	nop

0801300c <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__fini>:
 801300c:	b108      	cbz	r0, 8013012 <tier4_vehicle_msgs__msg__VehicleEmergencyStamped__fini+0x6>
 801300e:	f7ff bf17 	b.w	8012e40 <builtin_interfaces__msg__Time__fini>
 8013012:	4770      	bx	lr

08013014 <tier4_vehicle_msgs__msg__ActuationCommand__rosidl_typesupport_introspection_c__ActuationCommand_init_function>:
 8013014:	f000 b9fe 	b.w	8013414 <tier4_vehicle_msgs__msg__ActuationCommand__init>

08013018 <tier4_vehicle_msgs__msg__ActuationCommand__rosidl_typesupport_introspection_c__ActuationCommand_fini_function>:
 8013018:	f000 ba00 	b.w	801341c <tier4_vehicle_msgs__msg__ActuationCommand__fini>

0801301c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>:
 801301c:	4b04      	ldr	r3, [pc, #16]	@ (8013030 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x14>)
 801301e:	681a      	ldr	r2, [r3, #0]
 8013020:	b10a      	cbz	r2, 8013026 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0xa>
 8013022:	4803      	ldr	r0, [pc, #12]	@ (8013030 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x14>)
 8013024:	4770      	bx	lr
 8013026:	4a03      	ldr	r2, [pc, #12]	@ (8013034 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x18>)
 8013028:	4801      	ldr	r0, [pc, #4]	@ (8013030 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x14>)
 801302a:	6812      	ldr	r2, [r2, #0]
 801302c:	601a      	str	r2, [r3, #0]
 801302e:	4770      	bx	lr
 8013030:	24001274 	.word	0x24001274
 8013034:	24000e10 	.word	0x24000e10

08013038 <tier4_vehicle_msgs__msg__ActuationStatus__rosidl_typesupport_introspection_c__ActuationStatus_init_function>:
 8013038:	f000 b9f2 	b.w	8013420 <tier4_vehicle_msgs__msg__ActuationStatus__init>

0801303c <tier4_vehicle_msgs__msg__ActuationStatus__rosidl_typesupport_introspection_c__ActuationStatus_fini_function>:
 801303c:	f000 b9f4 	b.w	8013428 <tier4_vehicle_msgs__msg__ActuationStatus__fini>

08013040 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>:
 8013040:	4b04      	ldr	r3, [pc, #16]	@ (8013054 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x14>)
 8013042:	681a      	ldr	r2, [r3, #0]
 8013044:	b10a      	cbz	r2, 801304a <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0xa>
 8013046:	4803      	ldr	r0, [pc, #12]	@ (8013054 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x14>)
 8013048:	4770      	bx	lr
 801304a:	4a03      	ldr	r2, [pc, #12]	@ (8013058 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x18>)
 801304c:	4801      	ldr	r0, [pc, #4]	@ (8013054 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x14>)
 801304e:	6812      	ldr	r2, [r2, #0]
 8013050:	601a      	str	r2, [r3, #0]
 8013052:	4770      	bx	lr
 8013054:	24001334 	.word	0x24001334
 8013058:	24000e10 	.word	0x24000e10

0801305c <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>:
 801305c:	b1b8      	cbz	r0, 801308e <get_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand+0x32>
 801305e:	b538      	push	{r3, r4, r5, lr}
 8013060:	460d      	mov	r5, r1
 8013062:	2108      	movs	r1, #8
 8013064:	4628      	mov	r0, r5
 8013066:	f7ff f971 	bl	801234c <ucdr_alignment>
 801306a:	f105 0308 	add.w	r3, r5, #8
 801306e:	2108      	movs	r1, #8
 8013070:	f1c5 0508 	rsb	r5, r5, #8
 8013074:	181c      	adds	r4, r3, r0
 8013076:	4620      	mov	r0, r4
 8013078:	f7ff f968 	bl	801234c <ucdr_alignment>
 801307c:	2108      	movs	r1, #8
 801307e:	4408      	add	r0, r1
 8013080:	4404      	add	r4, r0
 8013082:	4620      	mov	r0, r4
 8013084:	f7ff f962 	bl	801234c <ucdr_alignment>
 8013088:	4428      	add	r0, r5
 801308a:	4420      	add	r0, r4
 801308c:	bd38      	pop	{r3, r4, r5, pc}
 801308e:	4770      	bx	lr

08013090 <_ActuationCommand__cdr_deserialize>:
 8013090:	b538      	push	{r3, r4, r5, lr}
 8013092:	460c      	mov	r4, r1
 8013094:	b171      	cbz	r1, 80130b4 <_ActuationCommand__cdr_deserialize+0x24>
 8013096:	4605      	mov	r5, r0
 8013098:	f7ff f86a 	bl	8012170 <ucdr_deserialize_double>
 801309c:	f104 0108 	add.w	r1, r4, #8
 80130a0:	4628      	mov	r0, r5
 80130a2:	f7ff f865 	bl	8012170 <ucdr_deserialize_double>
 80130a6:	f104 0110 	add.w	r1, r4, #16
 80130aa:	4628      	mov	r0, r5
 80130ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80130b0:	f7ff b85e 	b.w	8012170 <ucdr_deserialize_double>
 80130b4:	4608      	mov	r0, r1
 80130b6:	bd38      	pop	{r3, r4, r5, pc}

080130b8 <_ActuationCommand__cdr_serialize>:
 80130b8:	b198      	cbz	r0, 80130e2 <_ActuationCommand__cdr_serialize+0x2a>
 80130ba:	b538      	push	{r3, r4, r5, lr}
 80130bc:	460d      	mov	r5, r1
 80130be:	4604      	mov	r4, r0
 80130c0:	ed90 0b00 	vldr	d0, [r0]
 80130c4:	4608      	mov	r0, r1
 80130c6:	f7fe ff83 	bl	8011fd0 <ucdr_serialize_double>
 80130ca:	4628      	mov	r0, r5
 80130cc:	ed94 0b02 	vldr	d0, [r4, #8]
 80130d0:	f7fe ff7e 	bl	8011fd0 <ucdr_serialize_double>
 80130d4:	4628      	mov	r0, r5
 80130d6:	ed94 0b04 	vldr	d0, [r4, #16]
 80130da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80130de:	f7fe bf77 	b.w	8011fd0 <ucdr_serialize_double>
 80130e2:	4770      	bx	lr

080130e4 <_ActuationCommand__get_serialized_size>:
 80130e4:	b190      	cbz	r0, 801310c <_ActuationCommand__get_serialized_size+0x28>
 80130e6:	2108      	movs	r1, #8
 80130e8:	2000      	movs	r0, #0
 80130ea:	b510      	push	{r4, lr}
 80130ec:	f7ff f92e 	bl	801234c <ucdr_alignment>
 80130f0:	2108      	movs	r1, #8
 80130f2:	1844      	adds	r4, r0, r1
 80130f4:	4620      	mov	r0, r4
 80130f6:	f7ff f929 	bl	801234c <ucdr_alignment>
 80130fa:	2108      	movs	r1, #8
 80130fc:	4408      	add	r0, r1
 80130fe:	4404      	add	r4, r0
 8013100:	4620      	mov	r0, r4
 8013102:	f7ff f923 	bl	801234c <ucdr_alignment>
 8013106:	3008      	adds	r0, #8
 8013108:	4420      	add	r0, r4
 801310a:	bd10      	pop	{r4, pc}
 801310c:	4770      	bx	lr
 801310e:	bf00      	nop

08013110 <_ActuationCommand__max_serialized_size>:
 8013110:	b538      	push	{r3, r4, r5, lr}
 8013112:	2108      	movs	r1, #8
 8013114:	2000      	movs	r0, #0
 8013116:	f7ff f919 	bl	801234c <ucdr_alignment>
 801311a:	2108      	movs	r1, #8
 801311c:	1845      	adds	r5, r0, r1
 801311e:	4628      	mov	r0, r5
 8013120:	f7ff f914 	bl	801234c <ucdr_alignment>
 8013124:	2108      	movs	r1, #8
 8013126:	1844      	adds	r4, r0, r1
 8013128:	442c      	add	r4, r5
 801312a:	4620      	mov	r0, r4
 801312c:	f7ff f90e 	bl	801234c <ucdr_alignment>
 8013130:	3008      	adds	r0, #8
 8013132:	4420      	add	r0, r4
 8013134:	bd38      	pop	{r3, r4, r5, pc}
 8013136:	bf00      	nop

08013138 <max_serialized_size_tier4_vehicle_msgs__msg__ActuationCommand>:
 8013138:	b570      	push	{r4, r5, r6, lr}
 801313a:	460c      	mov	r4, r1
 801313c:	2301      	movs	r3, #1
 801313e:	2108      	movs	r1, #8
 8013140:	f104 0508 	add.w	r5, r4, #8
 8013144:	7003      	strb	r3, [r0, #0]
 8013146:	4620      	mov	r0, r4
 8013148:	f1c4 0408 	rsb	r4, r4, #8
 801314c:	f7ff f8fe 	bl	801234c <ucdr_alignment>
 8013150:	1946      	adds	r6, r0, r5
 8013152:	2108      	movs	r1, #8
 8013154:	4630      	mov	r0, r6
 8013156:	f7ff f8f9 	bl	801234c <ucdr_alignment>
 801315a:	2108      	movs	r1, #8
 801315c:	1845      	adds	r5, r0, r1
 801315e:	4435      	add	r5, r6
 8013160:	4628      	mov	r0, r5
 8013162:	f7ff f8f3 	bl	801234c <ucdr_alignment>
 8013166:	4420      	add	r0, r4
 8013168:	4428      	add	r0, r5
 801316a:	bd70      	pop	{r4, r5, r6, pc}

0801316c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand>:
 801316c:	4800      	ldr	r0, [pc, #0]	@ (8013170 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationCommand+0x4>)
 801316e:	4770      	bx	lr
 8013170:	24001340 	.word	0x24001340

08013174 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>:
 8013174:	b1b8      	cbz	r0, 80131a6 <get_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus+0x32>
 8013176:	b538      	push	{r3, r4, r5, lr}
 8013178:	460d      	mov	r5, r1
 801317a:	2108      	movs	r1, #8
 801317c:	4628      	mov	r0, r5
 801317e:	f7ff f8e5 	bl	801234c <ucdr_alignment>
 8013182:	f105 0308 	add.w	r3, r5, #8
 8013186:	2108      	movs	r1, #8
 8013188:	f1c5 0508 	rsb	r5, r5, #8
 801318c:	181c      	adds	r4, r3, r0
 801318e:	4620      	mov	r0, r4
 8013190:	f7ff f8dc 	bl	801234c <ucdr_alignment>
 8013194:	2108      	movs	r1, #8
 8013196:	4408      	add	r0, r1
 8013198:	4404      	add	r4, r0
 801319a:	4620      	mov	r0, r4
 801319c:	f7ff f8d6 	bl	801234c <ucdr_alignment>
 80131a0:	4428      	add	r0, r5
 80131a2:	4420      	add	r0, r4
 80131a4:	bd38      	pop	{r3, r4, r5, pc}
 80131a6:	4770      	bx	lr

080131a8 <_ActuationStatus__cdr_deserialize>:
 80131a8:	b538      	push	{r3, r4, r5, lr}
 80131aa:	460c      	mov	r4, r1
 80131ac:	b171      	cbz	r1, 80131cc <_ActuationStatus__cdr_deserialize+0x24>
 80131ae:	4605      	mov	r5, r0
 80131b0:	f7fe ffde 	bl	8012170 <ucdr_deserialize_double>
 80131b4:	f104 0108 	add.w	r1, r4, #8
 80131b8:	4628      	mov	r0, r5
 80131ba:	f7fe ffd9 	bl	8012170 <ucdr_deserialize_double>
 80131be:	f104 0110 	add.w	r1, r4, #16
 80131c2:	4628      	mov	r0, r5
 80131c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80131c8:	f7fe bfd2 	b.w	8012170 <ucdr_deserialize_double>
 80131cc:	4608      	mov	r0, r1
 80131ce:	bd38      	pop	{r3, r4, r5, pc}

080131d0 <_ActuationStatus__cdr_serialize>:
 80131d0:	b198      	cbz	r0, 80131fa <_ActuationStatus__cdr_serialize+0x2a>
 80131d2:	b538      	push	{r3, r4, r5, lr}
 80131d4:	460d      	mov	r5, r1
 80131d6:	4604      	mov	r4, r0
 80131d8:	ed90 0b00 	vldr	d0, [r0]
 80131dc:	4608      	mov	r0, r1
 80131de:	f7fe fef7 	bl	8011fd0 <ucdr_serialize_double>
 80131e2:	4628      	mov	r0, r5
 80131e4:	ed94 0b02 	vldr	d0, [r4, #8]
 80131e8:	f7fe fef2 	bl	8011fd0 <ucdr_serialize_double>
 80131ec:	4628      	mov	r0, r5
 80131ee:	ed94 0b04 	vldr	d0, [r4, #16]
 80131f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80131f6:	f7fe beeb 	b.w	8011fd0 <ucdr_serialize_double>
 80131fa:	4770      	bx	lr

080131fc <_ActuationStatus__get_serialized_size>:
 80131fc:	b190      	cbz	r0, 8013224 <_ActuationStatus__get_serialized_size+0x28>
 80131fe:	2108      	movs	r1, #8
 8013200:	2000      	movs	r0, #0
 8013202:	b510      	push	{r4, lr}
 8013204:	f7ff f8a2 	bl	801234c <ucdr_alignment>
 8013208:	2108      	movs	r1, #8
 801320a:	1844      	adds	r4, r0, r1
 801320c:	4620      	mov	r0, r4
 801320e:	f7ff f89d 	bl	801234c <ucdr_alignment>
 8013212:	2108      	movs	r1, #8
 8013214:	4408      	add	r0, r1
 8013216:	4404      	add	r4, r0
 8013218:	4620      	mov	r0, r4
 801321a:	f7ff f897 	bl	801234c <ucdr_alignment>
 801321e:	3008      	adds	r0, #8
 8013220:	4420      	add	r0, r4
 8013222:	bd10      	pop	{r4, pc}
 8013224:	4770      	bx	lr
 8013226:	bf00      	nop

08013228 <_ActuationStatus__max_serialized_size>:
 8013228:	b538      	push	{r3, r4, r5, lr}
 801322a:	2108      	movs	r1, #8
 801322c:	2000      	movs	r0, #0
 801322e:	f7ff f88d 	bl	801234c <ucdr_alignment>
 8013232:	2108      	movs	r1, #8
 8013234:	1845      	adds	r5, r0, r1
 8013236:	4628      	mov	r0, r5
 8013238:	f7ff f888 	bl	801234c <ucdr_alignment>
 801323c:	2108      	movs	r1, #8
 801323e:	1844      	adds	r4, r0, r1
 8013240:	442c      	add	r4, r5
 8013242:	4620      	mov	r0, r4
 8013244:	f7ff f882 	bl	801234c <ucdr_alignment>
 8013248:	3008      	adds	r0, #8
 801324a:	4420      	add	r0, r4
 801324c:	bd38      	pop	{r3, r4, r5, pc}
 801324e:	bf00      	nop

08013250 <max_serialized_size_tier4_vehicle_msgs__msg__ActuationStatus>:
 8013250:	b570      	push	{r4, r5, r6, lr}
 8013252:	460c      	mov	r4, r1
 8013254:	2301      	movs	r3, #1
 8013256:	2108      	movs	r1, #8
 8013258:	f104 0508 	add.w	r5, r4, #8
 801325c:	7003      	strb	r3, [r0, #0]
 801325e:	4620      	mov	r0, r4
 8013260:	f1c4 0408 	rsb	r4, r4, #8
 8013264:	f7ff f872 	bl	801234c <ucdr_alignment>
 8013268:	1946      	adds	r6, r0, r5
 801326a:	2108      	movs	r1, #8
 801326c:	4630      	mov	r0, r6
 801326e:	f7ff f86d 	bl	801234c <ucdr_alignment>
 8013272:	2108      	movs	r1, #8
 8013274:	1845      	adds	r5, r0, r1
 8013276:	4435      	add	r5, r6
 8013278:	4628      	mov	r0, r5
 801327a:	f7ff f867 	bl	801234c <ucdr_alignment>
 801327e:	4420      	add	r0, r4
 8013280:	4428      	add	r0, r5
 8013282:	bd70      	pop	{r4, r5, r6, pc}

08013284 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus>:
 8013284:	4800      	ldr	r0, [pc, #0]	@ (8013288 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tier4_vehicle_msgs__msg__ActuationStatus+0x4>)
 8013286:	4770      	bx	lr
 8013288:	24001368 	.word	0x24001368

0801328c <ucdr_serialize_endian_array_char>:
 801328c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013290:	4619      	mov	r1, r3
 8013292:	461f      	mov	r7, r3
 8013294:	4605      	mov	r5, r0
 8013296:	4690      	mov	r8, r2
 8013298:	f7ff f830 	bl	80122fc <ucdr_check_buffer_available_for>
 801329c:	b9e0      	cbnz	r0, 80132d8 <ucdr_serialize_endian_array_char+0x4c>
 801329e:	463e      	mov	r6, r7
 80132a0:	e00b      	b.n	80132ba <ucdr_serialize_endian_array_char+0x2e>
 80132a2:	4441      	add	r1, r8
 80132a4:	68a8      	ldr	r0, [r5, #8]
 80132a6:	4622      	mov	r2, r4
 80132a8:	1b36      	subs	r6, r6, r4
 80132aa:	f000 fcb6 	bl	8013c1a <memcpy>
 80132ae:	68ab      	ldr	r3, [r5, #8]
 80132b0:	6928      	ldr	r0, [r5, #16]
 80132b2:	4423      	add	r3, r4
 80132b4:	4420      	add	r0, r4
 80132b6:	60ab      	str	r3, [r5, #8]
 80132b8:	6128      	str	r0, [r5, #16]
 80132ba:	4631      	mov	r1, r6
 80132bc:	2201      	movs	r2, #1
 80132be:	4628      	mov	r0, r5
 80132c0:	f7ff f872 	bl	80123a8 <ucdr_check_final_buffer_behavior_array>
 80132c4:	1bb9      	subs	r1, r7, r6
 80132c6:	4604      	mov	r4, r0
 80132c8:	2800      	cmp	r0, #0
 80132ca:	d1ea      	bne.n	80132a2 <ucdr_serialize_endian_array_char+0x16>
 80132cc:	2301      	movs	r3, #1
 80132ce:	7da8      	ldrb	r0, [r5, #22]
 80132d0:	756b      	strb	r3, [r5, #21]
 80132d2:	4058      	eors	r0, r3
 80132d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132d8:	463a      	mov	r2, r7
 80132da:	4641      	mov	r1, r8
 80132dc:	68a8      	ldr	r0, [r5, #8]
 80132de:	f000 fc9c 	bl	8013c1a <memcpy>
 80132e2:	68aa      	ldr	r2, [r5, #8]
 80132e4:	692b      	ldr	r3, [r5, #16]
 80132e6:	443a      	add	r2, r7
 80132e8:	443b      	add	r3, r7
 80132ea:	60aa      	str	r2, [r5, #8]
 80132ec:	612b      	str	r3, [r5, #16]
 80132ee:	e7ed      	b.n	80132cc <ucdr_serialize_endian_array_char+0x40>

080132f0 <ucdr_deserialize_endian_array_char>:
 80132f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132f4:	4619      	mov	r1, r3
 80132f6:	461f      	mov	r7, r3
 80132f8:	4605      	mov	r5, r0
 80132fa:	4690      	mov	r8, r2
 80132fc:	f7fe fffe 	bl	80122fc <ucdr_check_buffer_available_for>
 8013300:	b9e8      	cbnz	r0, 801333e <ucdr_deserialize_endian_array_char+0x4e>
 8013302:	463e      	mov	r6, r7
 8013304:	e00c      	b.n	8013320 <ucdr_deserialize_endian_array_char+0x30>
 8013306:	eb08 0003 	add.w	r0, r8, r3
 801330a:	68a9      	ldr	r1, [r5, #8]
 801330c:	4622      	mov	r2, r4
 801330e:	1b36      	subs	r6, r6, r4
 8013310:	f000 fc83 	bl	8013c1a <memcpy>
 8013314:	68ab      	ldr	r3, [r5, #8]
 8013316:	6928      	ldr	r0, [r5, #16]
 8013318:	4423      	add	r3, r4
 801331a:	4420      	add	r0, r4
 801331c:	60ab      	str	r3, [r5, #8]
 801331e:	6128      	str	r0, [r5, #16]
 8013320:	4631      	mov	r1, r6
 8013322:	2201      	movs	r2, #1
 8013324:	4628      	mov	r0, r5
 8013326:	f7ff f83f 	bl	80123a8 <ucdr_check_final_buffer_behavior_array>
 801332a:	1bbb      	subs	r3, r7, r6
 801332c:	4604      	mov	r4, r0
 801332e:	2800      	cmp	r0, #0
 8013330:	d1e9      	bne.n	8013306 <ucdr_deserialize_endian_array_char+0x16>
 8013332:	2301      	movs	r3, #1
 8013334:	7da8      	ldrb	r0, [r5, #22]
 8013336:	756b      	strb	r3, [r5, #21]
 8013338:	4058      	eors	r0, r3
 801333a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801333e:	463a      	mov	r2, r7
 8013340:	68a9      	ldr	r1, [r5, #8]
 8013342:	4640      	mov	r0, r8
 8013344:	f000 fc69 	bl	8013c1a <memcpy>
 8013348:	68aa      	ldr	r2, [r5, #8]
 801334a:	692b      	ldr	r3, [r5, #16]
 801334c:	443a      	add	r2, r7
 801334e:	443b      	add	r3, r7
 8013350:	60aa      	str	r2, [r5, #8]
 8013352:	612b      	str	r3, [r5, #16]
 8013354:	e7ed      	b.n	8013332 <ucdr_deserialize_endian_array_char+0x42>
 8013356:	bf00      	nop

08013358 <rosidl_runtime_c__String__init>:
 8013358:	b510      	push	{r4, lr}
 801335a:	4604      	mov	r4, r0
 801335c:	b086      	sub	sp, #24
 801335e:	b170      	cbz	r0, 801337e <rosidl_runtime_c__String__init+0x26>
 8013360:	a801      	add	r0, sp, #4
 8013362:	f7ff f867 	bl	8012434 <rcutils_get_default_allocator>
 8013366:	9b01      	ldr	r3, [sp, #4]
 8013368:	9905      	ldr	r1, [sp, #20]
 801336a:	2001      	movs	r0, #1
 801336c:	4798      	blx	r3
 801336e:	6020      	str	r0, [r4, #0]
 8013370:	b128      	cbz	r0, 801337e <rosidl_runtime_c__String__init+0x26>
 8013372:	2100      	movs	r1, #0
 8013374:	2201      	movs	r2, #1
 8013376:	7001      	strb	r1, [r0, #0]
 8013378:	4610      	mov	r0, r2
 801337a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 801337e:	b006      	add	sp, #24
 8013380:	bd10      	pop	{r4, pc}
 8013382:	bf00      	nop

08013384 <rosidl_runtime_c__String__fini>:
 8013384:	b320      	cbz	r0, 80133d0 <rosidl_runtime_c__String__fini+0x4c>
 8013386:	6803      	ldr	r3, [r0, #0]
 8013388:	b510      	push	{r4, lr}
 801338a:	4604      	mov	r4, r0
 801338c:	b086      	sub	sp, #24
 801338e:	b173      	cbz	r3, 80133ae <rosidl_runtime_c__String__fini+0x2a>
 8013390:	6883      	ldr	r3, [r0, #8]
 8013392:	b1f3      	cbz	r3, 80133d2 <rosidl_runtime_c__String__fini+0x4e>
 8013394:	a801      	add	r0, sp, #4
 8013396:	f7ff f84d 	bl	8012434 <rcutils_get_default_allocator>
 801339a:	9b02      	ldr	r3, [sp, #8]
 801339c:	9905      	ldr	r1, [sp, #20]
 801339e:	6820      	ldr	r0, [r4, #0]
 80133a0:	4798      	blx	r3
 80133a2:	2300      	movs	r3, #0
 80133a4:	e9c4 3300 	strd	r3, r3, [r4]
 80133a8:	60a3      	str	r3, [r4, #8]
 80133aa:	b006      	add	sp, #24
 80133ac:	bd10      	pop	{r4, pc}
 80133ae:	6843      	ldr	r3, [r0, #4]
 80133b0:	b9db      	cbnz	r3, 80133ea <rosidl_runtime_c__String__fini+0x66>
 80133b2:	6883      	ldr	r3, [r0, #8]
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d0f8      	beq.n	80133aa <rosidl_runtime_c__String__fini+0x26>
 80133b8:	4b12      	ldr	r3, [pc, #72]	@ (8013404 <rosidl_runtime_c__String__fini+0x80>)
 80133ba:	2251      	movs	r2, #81	@ 0x51
 80133bc:	2101      	movs	r1, #1
 80133be:	4812      	ldr	r0, [pc, #72]	@ (8013408 <rosidl_runtime_c__String__fini+0x84>)
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	68db      	ldr	r3, [r3, #12]
 80133c4:	f000 fa62 	bl	801388c <fwrite>
 80133c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80133cc:	f000 f84a 	bl	8013464 <exit>
 80133d0:	4770      	bx	lr
 80133d2:	4b0c      	ldr	r3, [pc, #48]	@ (8013404 <rosidl_runtime_c__String__fini+0x80>)
 80133d4:	224c      	movs	r2, #76	@ 0x4c
 80133d6:	2101      	movs	r1, #1
 80133d8:	480c      	ldr	r0, [pc, #48]	@ (801340c <rosidl_runtime_c__String__fini+0x88>)
 80133da:	681b      	ldr	r3, [r3, #0]
 80133dc:	68db      	ldr	r3, [r3, #12]
 80133de:	f000 fa55 	bl	801388c <fwrite>
 80133e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80133e6:	f000 f83d 	bl	8013464 <exit>
 80133ea:	4b06      	ldr	r3, [pc, #24]	@ (8013404 <rosidl_runtime_c__String__fini+0x80>)
 80133ec:	224e      	movs	r2, #78	@ 0x4e
 80133ee:	2101      	movs	r1, #1
 80133f0:	4807      	ldr	r0, [pc, #28]	@ (8013410 <rosidl_runtime_c__String__fini+0x8c>)
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	68db      	ldr	r3, [r3, #12]
 80133f6:	f000 fa49 	bl	801388c <fwrite>
 80133fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80133fe:	f000 f831 	bl	8013464 <exit>
 8013402:	bf00      	nop
 8013404:	2400139c 	.word	0x2400139c
 8013408:	0801595c 	.word	0x0801595c
 801340c:	080158bc 	.word	0x080158bc
 8013410:	0801590c 	.word	0x0801590c

08013414 <tier4_vehicle_msgs__msg__ActuationCommand__init>:
 8013414:	3800      	subs	r0, #0
 8013416:	bf18      	it	ne
 8013418:	2001      	movne	r0, #1
 801341a:	4770      	bx	lr

0801341c <tier4_vehicle_msgs__msg__ActuationCommand__fini>:
 801341c:	4770      	bx	lr
 801341e:	bf00      	nop

08013420 <tier4_vehicle_msgs__msg__ActuationStatus__init>:
 8013420:	3800      	subs	r0, #0
 8013422:	bf18      	it	ne
 8013424:	2001      	movne	r0, #1
 8013426:	4770      	bx	lr

08013428 <tier4_vehicle_msgs__msg__ActuationStatus__fini>:
 8013428:	4770      	bx	lr
 801342a:	bf00      	nop

0801342c <calloc>:
 801342c:	4b02      	ldr	r3, [pc, #8]	@ (8013438 <calloc+0xc>)
 801342e:	460a      	mov	r2, r1
 8013430:	4601      	mov	r1, r0
 8013432:	6818      	ldr	r0, [r3, #0]
 8013434:	f000 b802 	b.w	801343c <_calloc_r>
 8013438:	2400139c 	.word	0x2400139c

0801343c <_calloc_r>:
 801343c:	b570      	push	{r4, r5, r6, lr}
 801343e:	fba1 5402 	umull	r5, r4, r1, r2
 8013442:	b93c      	cbnz	r4, 8013454 <_calloc_r+0x18>
 8013444:	4629      	mov	r1, r5
 8013446:	f000 f851 	bl	80134ec <_malloc_r>
 801344a:	4606      	mov	r6, r0
 801344c:	b928      	cbnz	r0, 801345a <_calloc_r+0x1e>
 801344e:	2600      	movs	r6, #0
 8013450:	4630      	mov	r0, r6
 8013452:	bd70      	pop	{r4, r5, r6, pc}
 8013454:	220c      	movs	r2, #12
 8013456:	6002      	str	r2, [r0, #0]
 8013458:	e7f9      	b.n	801344e <_calloc_r+0x12>
 801345a:	462a      	mov	r2, r5
 801345c:	4621      	mov	r1, r4
 801345e:	f000 fafb 	bl	8013a58 <memset>
 8013462:	e7f5      	b.n	8013450 <_calloc_r+0x14>

08013464 <exit>:
 8013464:	b508      	push	{r3, lr}
 8013466:	4b06      	ldr	r3, [pc, #24]	@ (8013480 <exit+0x1c>)
 8013468:	4604      	mov	r4, r0
 801346a:	b113      	cbz	r3, 8013472 <exit+0xe>
 801346c:	2100      	movs	r1, #0
 801346e:	f3af 8000 	nop.w
 8013472:	4b04      	ldr	r3, [pc, #16]	@ (8013484 <exit+0x20>)
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	b103      	cbz	r3, 801347a <exit+0x16>
 8013478:	4798      	blx	r3
 801347a:	4620      	mov	r0, r4
 801347c:	f7ed ff2a 	bl	80012d4 <_exit>
 8013480:	00000000 	.word	0x00000000
 8013484:	24033520 	.word	0x24033520

08013488 <malloc>:
 8013488:	4b02      	ldr	r3, [pc, #8]	@ (8013494 <malloc+0xc>)
 801348a:	4601      	mov	r1, r0
 801348c:	6818      	ldr	r0, [r3, #0]
 801348e:	f000 b82d 	b.w	80134ec <_malloc_r>
 8013492:	bf00      	nop
 8013494:	2400139c 	.word	0x2400139c

08013498 <free>:
 8013498:	4b02      	ldr	r3, [pc, #8]	@ (80134a4 <free+0xc>)
 801349a:	4601      	mov	r1, r0
 801349c:	6818      	ldr	r0, [r3, #0]
 801349e:	f000 bbcb 	b.w	8013c38 <_free_r>
 80134a2:	bf00      	nop
 80134a4:	2400139c 	.word	0x2400139c

080134a8 <sbrk_aligned>:
 80134a8:	b570      	push	{r4, r5, r6, lr}
 80134aa:	4e0f      	ldr	r6, [pc, #60]	@ (80134e8 <sbrk_aligned+0x40>)
 80134ac:	460c      	mov	r4, r1
 80134ae:	6831      	ldr	r1, [r6, #0]
 80134b0:	4605      	mov	r5, r0
 80134b2:	b911      	cbnz	r1, 80134ba <sbrk_aligned+0x12>
 80134b4:	f000 fb62 	bl	8013b7c <_sbrk_r>
 80134b8:	6030      	str	r0, [r6, #0]
 80134ba:	4621      	mov	r1, r4
 80134bc:	4628      	mov	r0, r5
 80134be:	f000 fb5d 	bl	8013b7c <_sbrk_r>
 80134c2:	1c43      	adds	r3, r0, #1
 80134c4:	d103      	bne.n	80134ce <sbrk_aligned+0x26>
 80134c6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80134ca:	4620      	mov	r0, r4
 80134cc:	bd70      	pop	{r4, r5, r6, pc}
 80134ce:	1cc4      	adds	r4, r0, #3
 80134d0:	f024 0403 	bic.w	r4, r4, #3
 80134d4:	42a0      	cmp	r0, r4
 80134d6:	d0f8      	beq.n	80134ca <sbrk_aligned+0x22>
 80134d8:	1a21      	subs	r1, r4, r0
 80134da:	4628      	mov	r0, r5
 80134dc:	f000 fb4e 	bl	8013b7c <_sbrk_r>
 80134e0:	3001      	adds	r0, #1
 80134e2:	d1f2      	bne.n	80134ca <sbrk_aligned+0x22>
 80134e4:	e7ef      	b.n	80134c6 <sbrk_aligned+0x1e>
 80134e6:	bf00      	nop
 80134e8:	240333e0 	.word	0x240333e0

080134ec <_malloc_r>:
 80134ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80134f0:	1ccd      	adds	r5, r1, #3
 80134f2:	f025 0503 	bic.w	r5, r5, #3
 80134f6:	3508      	adds	r5, #8
 80134f8:	2d0c      	cmp	r5, #12
 80134fa:	bf38      	it	cc
 80134fc:	250c      	movcc	r5, #12
 80134fe:	2d00      	cmp	r5, #0
 8013500:	4606      	mov	r6, r0
 8013502:	db01      	blt.n	8013508 <_malloc_r+0x1c>
 8013504:	42a9      	cmp	r1, r5
 8013506:	d904      	bls.n	8013512 <_malloc_r+0x26>
 8013508:	230c      	movs	r3, #12
 801350a:	6033      	str	r3, [r6, #0]
 801350c:	2000      	movs	r0, #0
 801350e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013512:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80135e8 <_malloc_r+0xfc>
 8013516:	f000 f869 	bl	80135ec <__malloc_lock>
 801351a:	f8d8 3000 	ldr.w	r3, [r8]
 801351e:	461c      	mov	r4, r3
 8013520:	bb44      	cbnz	r4, 8013574 <_malloc_r+0x88>
 8013522:	4629      	mov	r1, r5
 8013524:	4630      	mov	r0, r6
 8013526:	f7ff ffbf 	bl	80134a8 <sbrk_aligned>
 801352a:	1c43      	adds	r3, r0, #1
 801352c:	4604      	mov	r4, r0
 801352e:	d158      	bne.n	80135e2 <_malloc_r+0xf6>
 8013530:	f8d8 4000 	ldr.w	r4, [r8]
 8013534:	4627      	mov	r7, r4
 8013536:	2f00      	cmp	r7, #0
 8013538:	d143      	bne.n	80135c2 <_malloc_r+0xd6>
 801353a:	2c00      	cmp	r4, #0
 801353c:	d04b      	beq.n	80135d6 <_malloc_r+0xea>
 801353e:	6823      	ldr	r3, [r4, #0]
 8013540:	4639      	mov	r1, r7
 8013542:	4630      	mov	r0, r6
 8013544:	eb04 0903 	add.w	r9, r4, r3
 8013548:	f000 fb18 	bl	8013b7c <_sbrk_r>
 801354c:	4581      	cmp	r9, r0
 801354e:	d142      	bne.n	80135d6 <_malloc_r+0xea>
 8013550:	6821      	ldr	r1, [r4, #0]
 8013552:	1a6d      	subs	r5, r5, r1
 8013554:	4629      	mov	r1, r5
 8013556:	4630      	mov	r0, r6
 8013558:	f7ff ffa6 	bl	80134a8 <sbrk_aligned>
 801355c:	3001      	adds	r0, #1
 801355e:	d03a      	beq.n	80135d6 <_malloc_r+0xea>
 8013560:	6823      	ldr	r3, [r4, #0]
 8013562:	442b      	add	r3, r5
 8013564:	6023      	str	r3, [r4, #0]
 8013566:	f8d8 3000 	ldr.w	r3, [r8]
 801356a:	685a      	ldr	r2, [r3, #4]
 801356c:	bb62      	cbnz	r2, 80135c8 <_malloc_r+0xdc>
 801356e:	f8c8 7000 	str.w	r7, [r8]
 8013572:	e00f      	b.n	8013594 <_malloc_r+0xa8>
 8013574:	6822      	ldr	r2, [r4, #0]
 8013576:	1b52      	subs	r2, r2, r5
 8013578:	d420      	bmi.n	80135bc <_malloc_r+0xd0>
 801357a:	2a0b      	cmp	r2, #11
 801357c:	d917      	bls.n	80135ae <_malloc_r+0xc2>
 801357e:	1961      	adds	r1, r4, r5
 8013580:	42a3      	cmp	r3, r4
 8013582:	6025      	str	r5, [r4, #0]
 8013584:	bf18      	it	ne
 8013586:	6059      	strne	r1, [r3, #4]
 8013588:	6863      	ldr	r3, [r4, #4]
 801358a:	bf08      	it	eq
 801358c:	f8c8 1000 	streq.w	r1, [r8]
 8013590:	5162      	str	r2, [r4, r5]
 8013592:	604b      	str	r3, [r1, #4]
 8013594:	4630      	mov	r0, r6
 8013596:	f000 f82f 	bl	80135f8 <__malloc_unlock>
 801359a:	f104 000b 	add.w	r0, r4, #11
 801359e:	1d23      	adds	r3, r4, #4
 80135a0:	f020 0007 	bic.w	r0, r0, #7
 80135a4:	1ac2      	subs	r2, r0, r3
 80135a6:	bf1c      	itt	ne
 80135a8:	1a1b      	subne	r3, r3, r0
 80135aa:	50a3      	strne	r3, [r4, r2]
 80135ac:	e7af      	b.n	801350e <_malloc_r+0x22>
 80135ae:	6862      	ldr	r2, [r4, #4]
 80135b0:	42a3      	cmp	r3, r4
 80135b2:	bf0c      	ite	eq
 80135b4:	f8c8 2000 	streq.w	r2, [r8]
 80135b8:	605a      	strne	r2, [r3, #4]
 80135ba:	e7eb      	b.n	8013594 <_malloc_r+0xa8>
 80135bc:	4623      	mov	r3, r4
 80135be:	6864      	ldr	r4, [r4, #4]
 80135c0:	e7ae      	b.n	8013520 <_malloc_r+0x34>
 80135c2:	463c      	mov	r4, r7
 80135c4:	687f      	ldr	r7, [r7, #4]
 80135c6:	e7b6      	b.n	8013536 <_malloc_r+0x4a>
 80135c8:	461a      	mov	r2, r3
 80135ca:	685b      	ldr	r3, [r3, #4]
 80135cc:	42a3      	cmp	r3, r4
 80135ce:	d1fb      	bne.n	80135c8 <_malloc_r+0xdc>
 80135d0:	2300      	movs	r3, #0
 80135d2:	6053      	str	r3, [r2, #4]
 80135d4:	e7de      	b.n	8013594 <_malloc_r+0xa8>
 80135d6:	230c      	movs	r3, #12
 80135d8:	6033      	str	r3, [r6, #0]
 80135da:	4630      	mov	r0, r6
 80135dc:	f000 f80c 	bl	80135f8 <__malloc_unlock>
 80135e0:	e794      	b.n	801350c <_malloc_r+0x20>
 80135e2:	6005      	str	r5, [r0, #0]
 80135e4:	e7d6      	b.n	8013594 <_malloc_r+0xa8>
 80135e6:	bf00      	nop
 80135e8:	240333e4 	.word	0x240333e4

080135ec <__malloc_lock>:
 80135ec:	4801      	ldr	r0, [pc, #4]	@ (80135f4 <__malloc_lock+0x8>)
 80135ee:	f000 bb12 	b.w	8013c16 <__retarget_lock_acquire_recursive>
 80135f2:	bf00      	nop
 80135f4:	24033528 	.word	0x24033528

080135f8 <__malloc_unlock>:
 80135f8:	4801      	ldr	r0, [pc, #4]	@ (8013600 <__malloc_unlock+0x8>)
 80135fa:	f000 bb0d 	b.w	8013c18 <__retarget_lock_release_recursive>
 80135fe:	bf00      	nop
 8013600:	24033528 	.word	0x24033528

08013604 <realloc>:
 8013604:	4b02      	ldr	r3, [pc, #8]	@ (8013610 <realloc+0xc>)
 8013606:	460a      	mov	r2, r1
 8013608:	4601      	mov	r1, r0
 801360a:	6818      	ldr	r0, [r3, #0]
 801360c:	f000 b802 	b.w	8013614 <_realloc_r>
 8013610:	2400139c 	.word	0x2400139c

08013614 <_realloc_r>:
 8013614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013618:	4680      	mov	r8, r0
 801361a:	4615      	mov	r5, r2
 801361c:	460c      	mov	r4, r1
 801361e:	b921      	cbnz	r1, 801362a <_realloc_r+0x16>
 8013620:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013624:	4611      	mov	r1, r2
 8013626:	f7ff bf61 	b.w	80134ec <_malloc_r>
 801362a:	b92a      	cbnz	r2, 8013638 <_realloc_r+0x24>
 801362c:	f000 fb04 	bl	8013c38 <_free_r>
 8013630:	2400      	movs	r4, #0
 8013632:	4620      	mov	r0, r4
 8013634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013638:	f000 fb48 	bl	8013ccc <_malloc_usable_size_r>
 801363c:	4285      	cmp	r5, r0
 801363e:	4606      	mov	r6, r0
 8013640:	d802      	bhi.n	8013648 <_realloc_r+0x34>
 8013642:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8013646:	d8f4      	bhi.n	8013632 <_realloc_r+0x1e>
 8013648:	4629      	mov	r1, r5
 801364a:	4640      	mov	r0, r8
 801364c:	f7ff ff4e 	bl	80134ec <_malloc_r>
 8013650:	4607      	mov	r7, r0
 8013652:	2800      	cmp	r0, #0
 8013654:	d0ec      	beq.n	8013630 <_realloc_r+0x1c>
 8013656:	42b5      	cmp	r5, r6
 8013658:	462a      	mov	r2, r5
 801365a:	4621      	mov	r1, r4
 801365c:	bf28      	it	cs
 801365e:	4632      	movcs	r2, r6
 8013660:	f000 fadb 	bl	8013c1a <memcpy>
 8013664:	4621      	mov	r1, r4
 8013666:	4640      	mov	r0, r8
 8013668:	f000 fae6 	bl	8013c38 <_free_r>
 801366c:	463c      	mov	r4, r7
 801366e:	e7e0      	b.n	8013632 <_realloc_r+0x1e>

08013670 <std>:
 8013670:	2300      	movs	r3, #0
 8013672:	b510      	push	{r4, lr}
 8013674:	4604      	mov	r4, r0
 8013676:	e9c0 3300 	strd	r3, r3, [r0]
 801367a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801367e:	6083      	str	r3, [r0, #8]
 8013680:	8181      	strh	r1, [r0, #12]
 8013682:	6643      	str	r3, [r0, #100]	@ 0x64
 8013684:	81c2      	strh	r2, [r0, #14]
 8013686:	6183      	str	r3, [r0, #24]
 8013688:	4619      	mov	r1, r3
 801368a:	2208      	movs	r2, #8
 801368c:	305c      	adds	r0, #92	@ 0x5c
 801368e:	f000 f9e3 	bl	8013a58 <memset>
 8013692:	4b0d      	ldr	r3, [pc, #52]	@ (80136c8 <std+0x58>)
 8013694:	6263      	str	r3, [r4, #36]	@ 0x24
 8013696:	4b0d      	ldr	r3, [pc, #52]	@ (80136cc <std+0x5c>)
 8013698:	62a3      	str	r3, [r4, #40]	@ 0x28
 801369a:	4b0d      	ldr	r3, [pc, #52]	@ (80136d0 <std+0x60>)
 801369c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801369e:	4b0d      	ldr	r3, [pc, #52]	@ (80136d4 <std+0x64>)
 80136a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80136a2:	4b0d      	ldr	r3, [pc, #52]	@ (80136d8 <std+0x68>)
 80136a4:	6224      	str	r4, [r4, #32]
 80136a6:	429c      	cmp	r4, r3
 80136a8:	d006      	beq.n	80136b8 <std+0x48>
 80136aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80136ae:	4294      	cmp	r4, r2
 80136b0:	d002      	beq.n	80136b8 <std+0x48>
 80136b2:	33d0      	adds	r3, #208	@ 0xd0
 80136b4:	429c      	cmp	r4, r3
 80136b6:	d105      	bne.n	80136c4 <std+0x54>
 80136b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80136bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80136c0:	f000 baa8 	b.w	8013c14 <__retarget_lock_init_recursive>
 80136c4:	bd10      	pop	{r4, pc}
 80136c6:	bf00      	nop
 80136c8:	080138a9 	.word	0x080138a9
 80136cc:	080138cb 	.word	0x080138cb
 80136d0:	08013903 	.word	0x08013903
 80136d4:	08013927 	.word	0x08013927
 80136d8:	240333e8 	.word	0x240333e8

080136dc <stdio_exit_handler>:
 80136dc:	4a02      	ldr	r2, [pc, #8]	@ (80136e8 <stdio_exit_handler+0xc>)
 80136de:	4903      	ldr	r1, [pc, #12]	@ (80136ec <stdio_exit_handler+0x10>)
 80136e0:	4803      	ldr	r0, [pc, #12]	@ (80136f0 <stdio_exit_handler+0x14>)
 80136e2:	f000 b869 	b.w	80137b8 <_fwalk_sglue>
 80136e6:	bf00      	nop
 80136e8:	24001390 	.word	0x24001390
 80136ec:	08013de5 	.word	0x08013de5
 80136f0:	240013a0 	.word	0x240013a0

080136f4 <cleanup_stdio>:
 80136f4:	6841      	ldr	r1, [r0, #4]
 80136f6:	4b0c      	ldr	r3, [pc, #48]	@ (8013728 <cleanup_stdio+0x34>)
 80136f8:	4299      	cmp	r1, r3
 80136fa:	b510      	push	{r4, lr}
 80136fc:	4604      	mov	r4, r0
 80136fe:	d001      	beq.n	8013704 <cleanup_stdio+0x10>
 8013700:	f000 fb70 	bl	8013de4 <_fflush_r>
 8013704:	68a1      	ldr	r1, [r4, #8]
 8013706:	4b09      	ldr	r3, [pc, #36]	@ (801372c <cleanup_stdio+0x38>)
 8013708:	4299      	cmp	r1, r3
 801370a:	d002      	beq.n	8013712 <cleanup_stdio+0x1e>
 801370c:	4620      	mov	r0, r4
 801370e:	f000 fb69 	bl	8013de4 <_fflush_r>
 8013712:	68e1      	ldr	r1, [r4, #12]
 8013714:	4b06      	ldr	r3, [pc, #24]	@ (8013730 <cleanup_stdio+0x3c>)
 8013716:	4299      	cmp	r1, r3
 8013718:	d004      	beq.n	8013724 <cleanup_stdio+0x30>
 801371a:	4620      	mov	r0, r4
 801371c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013720:	f000 bb60 	b.w	8013de4 <_fflush_r>
 8013724:	bd10      	pop	{r4, pc}
 8013726:	bf00      	nop
 8013728:	240333e8 	.word	0x240333e8
 801372c:	24033450 	.word	0x24033450
 8013730:	240334b8 	.word	0x240334b8

08013734 <global_stdio_init.part.0>:
 8013734:	b510      	push	{r4, lr}
 8013736:	4b0b      	ldr	r3, [pc, #44]	@ (8013764 <global_stdio_init.part.0+0x30>)
 8013738:	4c0b      	ldr	r4, [pc, #44]	@ (8013768 <global_stdio_init.part.0+0x34>)
 801373a:	4a0c      	ldr	r2, [pc, #48]	@ (801376c <global_stdio_init.part.0+0x38>)
 801373c:	601a      	str	r2, [r3, #0]
 801373e:	4620      	mov	r0, r4
 8013740:	2200      	movs	r2, #0
 8013742:	2104      	movs	r1, #4
 8013744:	f7ff ff94 	bl	8013670 <std>
 8013748:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801374c:	2201      	movs	r2, #1
 801374e:	2109      	movs	r1, #9
 8013750:	f7ff ff8e 	bl	8013670 <std>
 8013754:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013758:	2202      	movs	r2, #2
 801375a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801375e:	2112      	movs	r1, #18
 8013760:	f7ff bf86 	b.w	8013670 <std>
 8013764:	24033520 	.word	0x24033520
 8013768:	240333e8 	.word	0x240333e8
 801376c:	080136dd 	.word	0x080136dd

08013770 <__sfp_lock_acquire>:
 8013770:	4801      	ldr	r0, [pc, #4]	@ (8013778 <__sfp_lock_acquire+0x8>)
 8013772:	f000 ba50 	b.w	8013c16 <__retarget_lock_acquire_recursive>
 8013776:	bf00      	nop
 8013778:	24033529 	.word	0x24033529

0801377c <__sfp_lock_release>:
 801377c:	4801      	ldr	r0, [pc, #4]	@ (8013784 <__sfp_lock_release+0x8>)
 801377e:	f000 ba4b 	b.w	8013c18 <__retarget_lock_release_recursive>
 8013782:	bf00      	nop
 8013784:	24033529 	.word	0x24033529

08013788 <__sinit>:
 8013788:	b510      	push	{r4, lr}
 801378a:	4604      	mov	r4, r0
 801378c:	f7ff fff0 	bl	8013770 <__sfp_lock_acquire>
 8013790:	6a23      	ldr	r3, [r4, #32]
 8013792:	b11b      	cbz	r3, 801379c <__sinit+0x14>
 8013794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013798:	f7ff bff0 	b.w	801377c <__sfp_lock_release>
 801379c:	4b04      	ldr	r3, [pc, #16]	@ (80137b0 <__sinit+0x28>)
 801379e:	6223      	str	r3, [r4, #32]
 80137a0:	4b04      	ldr	r3, [pc, #16]	@ (80137b4 <__sinit+0x2c>)
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d1f5      	bne.n	8013794 <__sinit+0xc>
 80137a8:	f7ff ffc4 	bl	8013734 <global_stdio_init.part.0>
 80137ac:	e7f2      	b.n	8013794 <__sinit+0xc>
 80137ae:	bf00      	nop
 80137b0:	080136f5 	.word	0x080136f5
 80137b4:	24033520 	.word	0x24033520

080137b8 <_fwalk_sglue>:
 80137b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137bc:	4607      	mov	r7, r0
 80137be:	4688      	mov	r8, r1
 80137c0:	4614      	mov	r4, r2
 80137c2:	2600      	movs	r6, #0
 80137c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80137c8:	f1b9 0901 	subs.w	r9, r9, #1
 80137cc:	d505      	bpl.n	80137da <_fwalk_sglue+0x22>
 80137ce:	6824      	ldr	r4, [r4, #0]
 80137d0:	2c00      	cmp	r4, #0
 80137d2:	d1f7      	bne.n	80137c4 <_fwalk_sglue+0xc>
 80137d4:	4630      	mov	r0, r6
 80137d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137da:	89ab      	ldrh	r3, [r5, #12]
 80137dc:	2b01      	cmp	r3, #1
 80137de:	d907      	bls.n	80137f0 <_fwalk_sglue+0x38>
 80137e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80137e4:	3301      	adds	r3, #1
 80137e6:	d003      	beq.n	80137f0 <_fwalk_sglue+0x38>
 80137e8:	4629      	mov	r1, r5
 80137ea:	4638      	mov	r0, r7
 80137ec:	47c0      	blx	r8
 80137ee:	4306      	orrs	r6, r0
 80137f0:	3568      	adds	r5, #104	@ 0x68
 80137f2:	e7e9      	b.n	80137c8 <_fwalk_sglue+0x10>

080137f4 <_fwrite_r>:
 80137f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80137f8:	9c08      	ldr	r4, [sp, #32]
 80137fa:	468a      	mov	sl, r1
 80137fc:	4690      	mov	r8, r2
 80137fe:	fb02 f903 	mul.w	r9, r2, r3
 8013802:	4606      	mov	r6, r0
 8013804:	b118      	cbz	r0, 801380e <_fwrite_r+0x1a>
 8013806:	6a03      	ldr	r3, [r0, #32]
 8013808:	b90b      	cbnz	r3, 801380e <_fwrite_r+0x1a>
 801380a:	f7ff ffbd 	bl	8013788 <__sinit>
 801380e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013810:	07dd      	lsls	r5, r3, #31
 8013812:	d405      	bmi.n	8013820 <_fwrite_r+0x2c>
 8013814:	89a3      	ldrh	r3, [r4, #12]
 8013816:	0598      	lsls	r0, r3, #22
 8013818:	d402      	bmi.n	8013820 <_fwrite_r+0x2c>
 801381a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801381c:	f000 f9fb 	bl	8013c16 <__retarget_lock_acquire_recursive>
 8013820:	89a3      	ldrh	r3, [r4, #12]
 8013822:	0719      	lsls	r1, r3, #28
 8013824:	d516      	bpl.n	8013854 <_fwrite_r+0x60>
 8013826:	6923      	ldr	r3, [r4, #16]
 8013828:	b1a3      	cbz	r3, 8013854 <_fwrite_r+0x60>
 801382a:	2500      	movs	r5, #0
 801382c:	454d      	cmp	r5, r9
 801382e:	d01f      	beq.n	8013870 <_fwrite_r+0x7c>
 8013830:	68a7      	ldr	r7, [r4, #8]
 8013832:	f81a 1005 	ldrb.w	r1, [sl, r5]
 8013836:	3f01      	subs	r7, #1
 8013838:	2f00      	cmp	r7, #0
 801383a:	60a7      	str	r7, [r4, #8]
 801383c:	da04      	bge.n	8013848 <_fwrite_r+0x54>
 801383e:	69a3      	ldr	r3, [r4, #24]
 8013840:	429f      	cmp	r7, r3
 8013842:	db0f      	blt.n	8013864 <_fwrite_r+0x70>
 8013844:	290a      	cmp	r1, #10
 8013846:	d00d      	beq.n	8013864 <_fwrite_r+0x70>
 8013848:	6823      	ldr	r3, [r4, #0]
 801384a:	1c5a      	adds	r2, r3, #1
 801384c:	6022      	str	r2, [r4, #0]
 801384e:	7019      	strb	r1, [r3, #0]
 8013850:	3501      	adds	r5, #1
 8013852:	e7eb      	b.n	801382c <_fwrite_r+0x38>
 8013854:	4621      	mov	r1, r4
 8013856:	4630      	mov	r0, r6
 8013858:	f000 f8a8 	bl	80139ac <__swsetup_r>
 801385c:	2800      	cmp	r0, #0
 801385e:	d0e4      	beq.n	801382a <_fwrite_r+0x36>
 8013860:	2500      	movs	r5, #0
 8013862:	e005      	b.n	8013870 <_fwrite_r+0x7c>
 8013864:	4622      	mov	r2, r4
 8013866:	4630      	mov	r0, r6
 8013868:	f000 f861 	bl	801392e <__swbuf_r>
 801386c:	3001      	adds	r0, #1
 801386e:	d1ef      	bne.n	8013850 <_fwrite_r+0x5c>
 8013870:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013872:	07da      	lsls	r2, r3, #31
 8013874:	d405      	bmi.n	8013882 <_fwrite_r+0x8e>
 8013876:	89a3      	ldrh	r3, [r4, #12]
 8013878:	059b      	lsls	r3, r3, #22
 801387a:	d402      	bmi.n	8013882 <_fwrite_r+0x8e>
 801387c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801387e:	f000 f9cb 	bl	8013c18 <__retarget_lock_release_recursive>
 8013882:	fbb5 f0f8 	udiv	r0, r5, r8
 8013886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801388c <fwrite>:
 801388c:	b507      	push	{r0, r1, r2, lr}
 801388e:	9300      	str	r3, [sp, #0]
 8013890:	4613      	mov	r3, r2
 8013892:	460a      	mov	r2, r1
 8013894:	4601      	mov	r1, r0
 8013896:	4803      	ldr	r0, [pc, #12]	@ (80138a4 <fwrite+0x18>)
 8013898:	6800      	ldr	r0, [r0, #0]
 801389a:	f7ff ffab 	bl	80137f4 <_fwrite_r>
 801389e:	b003      	add	sp, #12
 80138a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80138a4:	2400139c 	.word	0x2400139c

080138a8 <__sread>:
 80138a8:	b510      	push	{r4, lr}
 80138aa:	460c      	mov	r4, r1
 80138ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80138b0:	f000 f952 	bl	8013b58 <_read_r>
 80138b4:	2800      	cmp	r0, #0
 80138b6:	bfab      	itete	ge
 80138b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80138ba:	89a3      	ldrhlt	r3, [r4, #12]
 80138bc:	181b      	addge	r3, r3, r0
 80138be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80138c2:	bfac      	ite	ge
 80138c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80138c6:	81a3      	strhlt	r3, [r4, #12]
 80138c8:	bd10      	pop	{r4, pc}

080138ca <__swrite>:
 80138ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138ce:	461f      	mov	r7, r3
 80138d0:	898b      	ldrh	r3, [r1, #12]
 80138d2:	05db      	lsls	r3, r3, #23
 80138d4:	4605      	mov	r5, r0
 80138d6:	460c      	mov	r4, r1
 80138d8:	4616      	mov	r6, r2
 80138da:	d505      	bpl.n	80138e8 <__swrite+0x1e>
 80138dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80138e0:	2302      	movs	r3, #2
 80138e2:	2200      	movs	r2, #0
 80138e4:	f000 f926 	bl	8013b34 <_lseek_r>
 80138e8:	89a3      	ldrh	r3, [r4, #12]
 80138ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80138ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80138f2:	81a3      	strh	r3, [r4, #12]
 80138f4:	4632      	mov	r2, r6
 80138f6:	463b      	mov	r3, r7
 80138f8:	4628      	mov	r0, r5
 80138fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80138fe:	f000 b94d 	b.w	8013b9c <_write_r>

08013902 <__sseek>:
 8013902:	b510      	push	{r4, lr}
 8013904:	460c      	mov	r4, r1
 8013906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801390a:	f000 f913 	bl	8013b34 <_lseek_r>
 801390e:	1c43      	adds	r3, r0, #1
 8013910:	89a3      	ldrh	r3, [r4, #12]
 8013912:	bf15      	itete	ne
 8013914:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013916:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801391a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801391e:	81a3      	strheq	r3, [r4, #12]
 8013920:	bf18      	it	ne
 8013922:	81a3      	strhne	r3, [r4, #12]
 8013924:	bd10      	pop	{r4, pc}

08013926 <__sclose>:
 8013926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801392a:	f000 b89d 	b.w	8013a68 <_close_r>

0801392e <__swbuf_r>:
 801392e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013930:	460e      	mov	r6, r1
 8013932:	4614      	mov	r4, r2
 8013934:	4605      	mov	r5, r0
 8013936:	b118      	cbz	r0, 8013940 <__swbuf_r+0x12>
 8013938:	6a03      	ldr	r3, [r0, #32]
 801393a:	b90b      	cbnz	r3, 8013940 <__swbuf_r+0x12>
 801393c:	f7ff ff24 	bl	8013788 <__sinit>
 8013940:	69a3      	ldr	r3, [r4, #24]
 8013942:	60a3      	str	r3, [r4, #8]
 8013944:	89a3      	ldrh	r3, [r4, #12]
 8013946:	071a      	lsls	r2, r3, #28
 8013948:	d501      	bpl.n	801394e <__swbuf_r+0x20>
 801394a:	6923      	ldr	r3, [r4, #16]
 801394c:	b943      	cbnz	r3, 8013960 <__swbuf_r+0x32>
 801394e:	4621      	mov	r1, r4
 8013950:	4628      	mov	r0, r5
 8013952:	f000 f82b 	bl	80139ac <__swsetup_r>
 8013956:	b118      	cbz	r0, 8013960 <__swbuf_r+0x32>
 8013958:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801395c:	4638      	mov	r0, r7
 801395e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013960:	6823      	ldr	r3, [r4, #0]
 8013962:	6922      	ldr	r2, [r4, #16]
 8013964:	1a98      	subs	r0, r3, r2
 8013966:	6963      	ldr	r3, [r4, #20]
 8013968:	b2f6      	uxtb	r6, r6
 801396a:	4283      	cmp	r3, r0
 801396c:	4637      	mov	r7, r6
 801396e:	dc05      	bgt.n	801397c <__swbuf_r+0x4e>
 8013970:	4621      	mov	r1, r4
 8013972:	4628      	mov	r0, r5
 8013974:	f000 fa36 	bl	8013de4 <_fflush_r>
 8013978:	2800      	cmp	r0, #0
 801397a:	d1ed      	bne.n	8013958 <__swbuf_r+0x2a>
 801397c:	68a3      	ldr	r3, [r4, #8]
 801397e:	3b01      	subs	r3, #1
 8013980:	60a3      	str	r3, [r4, #8]
 8013982:	6823      	ldr	r3, [r4, #0]
 8013984:	1c5a      	adds	r2, r3, #1
 8013986:	6022      	str	r2, [r4, #0]
 8013988:	701e      	strb	r6, [r3, #0]
 801398a:	6962      	ldr	r2, [r4, #20]
 801398c:	1c43      	adds	r3, r0, #1
 801398e:	429a      	cmp	r2, r3
 8013990:	d004      	beq.n	801399c <__swbuf_r+0x6e>
 8013992:	89a3      	ldrh	r3, [r4, #12]
 8013994:	07db      	lsls	r3, r3, #31
 8013996:	d5e1      	bpl.n	801395c <__swbuf_r+0x2e>
 8013998:	2e0a      	cmp	r6, #10
 801399a:	d1df      	bne.n	801395c <__swbuf_r+0x2e>
 801399c:	4621      	mov	r1, r4
 801399e:	4628      	mov	r0, r5
 80139a0:	f000 fa20 	bl	8013de4 <_fflush_r>
 80139a4:	2800      	cmp	r0, #0
 80139a6:	d0d9      	beq.n	801395c <__swbuf_r+0x2e>
 80139a8:	e7d6      	b.n	8013958 <__swbuf_r+0x2a>
	...

080139ac <__swsetup_r>:
 80139ac:	b538      	push	{r3, r4, r5, lr}
 80139ae:	4b29      	ldr	r3, [pc, #164]	@ (8013a54 <__swsetup_r+0xa8>)
 80139b0:	4605      	mov	r5, r0
 80139b2:	6818      	ldr	r0, [r3, #0]
 80139b4:	460c      	mov	r4, r1
 80139b6:	b118      	cbz	r0, 80139c0 <__swsetup_r+0x14>
 80139b8:	6a03      	ldr	r3, [r0, #32]
 80139ba:	b90b      	cbnz	r3, 80139c0 <__swsetup_r+0x14>
 80139bc:	f7ff fee4 	bl	8013788 <__sinit>
 80139c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80139c4:	0719      	lsls	r1, r3, #28
 80139c6:	d422      	bmi.n	8013a0e <__swsetup_r+0x62>
 80139c8:	06da      	lsls	r2, r3, #27
 80139ca:	d407      	bmi.n	80139dc <__swsetup_r+0x30>
 80139cc:	2209      	movs	r2, #9
 80139ce:	602a      	str	r2, [r5, #0]
 80139d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80139d4:	81a3      	strh	r3, [r4, #12]
 80139d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80139da:	e033      	b.n	8013a44 <__swsetup_r+0x98>
 80139dc:	0758      	lsls	r0, r3, #29
 80139de:	d512      	bpl.n	8013a06 <__swsetup_r+0x5a>
 80139e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80139e2:	b141      	cbz	r1, 80139f6 <__swsetup_r+0x4a>
 80139e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80139e8:	4299      	cmp	r1, r3
 80139ea:	d002      	beq.n	80139f2 <__swsetup_r+0x46>
 80139ec:	4628      	mov	r0, r5
 80139ee:	f000 f923 	bl	8013c38 <_free_r>
 80139f2:	2300      	movs	r3, #0
 80139f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80139f6:	89a3      	ldrh	r3, [r4, #12]
 80139f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80139fc:	81a3      	strh	r3, [r4, #12]
 80139fe:	2300      	movs	r3, #0
 8013a00:	6063      	str	r3, [r4, #4]
 8013a02:	6923      	ldr	r3, [r4, #16]
 8013a04:	6023      	str	r3, [r4, #0]
 8013a06:	89a3      	ldrh	r3, [r4, #12]
 8013a08:	f043 0308 	orr.w	r3, r3, #8
 8013a0c:	81a3      	strh	r3, [r4, #12]
 8013a0e:	6923      	ldr	r3, [r4, #16]
 8013a10:	b94b      	cbnz	r3, 8013a26 <__swsetup_r+0x7a>
 8013a12:	89a3      	ldrh	r3, [r4, #12]
 8013a14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013a18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013a1c:	d003      	beq.n	8013a26 <__swsetup_r+0x7a>
 8013a1e:	4621      	mov	r1, r4
 8013a20:	4628      	mov	r0, r5
 8013a22:	f000 fa2d 	bl	8013e80 <__smakebuf_r>
 8013a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a2a:	f013 0201 	ands.w	r2, r3, #1
 8013a2e:	d00a      	beq.n	8013a46 <__swsetup_r+0x9a>
 8013a30:	2200      	movs	r2, #0
 8013a32:	60a2      	str	r2, [r4, #8]
 8013a34:	6962      	ldr	r2, [r4, #20]
 8013a36:	4252      	negs	r2, r2
 8013a38:	61a2      	str	r2, [r4, #24]
 8013a3a:	6922      	ldr	r2, [r4, #16]
 8013a3c:	b942      	cbnz	r2, 8013a50 <__swsetup_r+0xa4>
 8013a3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013a42:	d1c5      	bne.n	80139d0 <__swsetup_r+0x24>
 8013a44:	bd38      	pop	{r3, r4, r5, pc}
 8013a46:	0799      	lsls	r1, r3, #30
 8013a48:	bf58      	it	pl
 8013a4a:	6962      	ldrpl	r2, [r4, #20]
 8013a4c:	60a2      	str	r2, [r4, #8]
 8013a4e:	e7f4      	b.n	8013a3a <__swsetup_r+0x8e>
 8013a50:	2000      	movs	r0, #0
 8013a52:	e7f7      	b.n	8013a44 <__swsetup_r+0x98>
 8013a54:	2400139c 	.word	0x2400139c

08013a58 <memset>:
 8013a58:	4402      	add	r2, r0
 8013a5a:	4603      	mov	r3, r0
 8013a5c:	4293      	cmp	r3, r2
 8013a5e:	d100      	bne.n	8013a62 <memset+0xa>
 8013a60:	4770      	bx	lr
 8013a62:	f803 1b01 	strb.w	r1, [r3], #1
 8013a66:	e7f9      	b.n	8013a5c <memset+0x4>

08013a68 <_close_r>:
 8013a68:	b538      	push	{r3, r4, r5, lr}
 8013a6a:	4d06      	ldr	r5, [pc, #24]	@ (8013a84 <_close_r+0x1c>)
 8013a6c:	2300      	movs	r3, #0
 8013a6e:	4604      	mov	r4, r0
 8013a70:	4608      	mov	r0, r1
 8013a72:	602b      	str	r3, [r5, #0]
 8013a74:	f7ed fc72 	bl	800135c <_close>
 8013a78:	1c43      	adds	r3, r0, #1
 8013a7a:	d102      	bne.n	8013a82 <_close_r+0x1a>
 8013a7c:	682b      	ldr	r3, [r5, #0]
 8013a7e:	b103      	cbz	r3, 8013a82 <_close_r+0x1a>
 8013a80:	6023      	str	r3, [r4, #0]
 8013a82:	bd38      	pop	{r3, r4, r5, pc}
 8013a84:	24033524 	.word	0x24033524

08013a88 <_reclaim_reent>:
 8013a88:	4b29      	ldr	r3, [pc, #164]	@ (8013b30 <_reclaim_reent+0xa8>)
 8013a8a:	681b      	ldr	r3, [r3, #0]
 8013a8c:	4283      	cmp	r3, r0
 8013a8e:	b570      	push	{r4, r5, r6, lr}
 8013a90:	4604      	mov	r4, r0
 8013a92:	d04b      	beq.n	8013b2c <_reclaim_reent+0xa4>
 8013a94:	69c3      	ldr	r3, [r0, #28]
 8013a96:	b1ab      	cbz	r3, 8013ac4 <_reclaim_reent+0x3c>
 8013a98:	68db      	ldr	r3, [r3, #12]
 8013a9a:	b16b      	cbz	r3, 8013ab8 <_reclaim_reent+0x30>
 8013a9c:	2500      	movs	r5, #0
 8013a9e:	69e3      	ldr	r3, [r4, #28]
 8013aa0:	68db      	ldr	r3, [r3, #12]
 8013aa2:	5959      	ldr	r1, [r3, r5]
 8013aa4:	2900      	cmp	r1, #0
 8013aa6:	d13b      	bne.n	8013b20 <_reclaim_reent+0x98>
 8013aa8:	3504      	adds	r5, #4
 8013aaa:	2d80      	cmp	r5, #128	@ 0x80
 8013aac:	d1f7      	bne.n	8013a9e <_reclaim_reent+0x16>
 8013aae:	69e3      	ldr	r3, [r4, #28]
 8013ab0:	4620      	mov	r0, r4
 8013ab2:	68d9      	ldr	r1, [r3, #12]
 8013ab4:	f000 f8c0 	bl	8013c38 <_free_r>
 8013ab8:	69e3      	ldr	r3, [r4, #28]
 8013aba:	6819      	ldr	r1, [r3, #0]
 8013abc:	b111      	cbz	r1, 8013ac4 <_reclaim_reent+0x3c>
 8013abe:	4620      	mov	r0, r4
 8013ac0:	f000 f8ba 	bl	8013c38 <_free_r>
 8013ac4:	6961      	ldr	r1, [r4, #20]
 8013ac6:	b111      	cbz	r1, 8013ace <_reclaim_reent+0x46>
 8013ac8:	4620      	mov	r0, r4
 8013aca:	f000 f8b5 	bl	8013c38 <_free_r>
 8013ace:	69e1      	ldr	r1, [r4, #28]
 8013ad0:	b111      	cbz	r1, 8013ad8 <_reclaim_reent+0x50>
 8013ad2:	4620      	mov	r0, r4
 8013ad4:	f000 f8b0 	bl	8013c38 <_free_r>
 8013ad8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8013ada:	b111      	cbz	r1, 8013ae2 <_reclaim_reent+0x5a>
 8013adc:	4620      	mov	r0, r4
 8013ade:	f000 f8ab 	bl	8013c38 <_free_r>
 8013ae2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013ae4:	b111      	cbz	r1, 8013aec <_reclaim_reent+0x64>
 8013ae6:	4620      	mov	r0, r4
 8013ae8:	f000 f8a6 	bl	8013c38 <_free_r>
 8013aec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8013aee:	b111      	cbz	r1, 8013af6 <_reclaim_reent+0x6e>
 8013af0:	4620      	mov	r0, r4
 8013af2:	f000 f8a1 	bl	8013c38 <_free_r>
 8013af6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8013af8:	b111      	cbz	r1, 8013b00 <_reclaim_reent+0x78>
 8013afa:	4620      	mov	r0, r4
 8013afc:	f000 f89c 	bl	8013c38 <_free_r>
 8013b00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8013b02:	b111      	cbz	r1, 8013b0a <_reclaim_reent+0x82>
 8013b04:	4620      	mov	r0, r4
 8013b06:	f000 f897 	bl	8013c38 <_free_r>
 8013b0a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013b0c:	b111      	cbz	r1, 8013b14 <_reclaim_reent+0x8c>
 8013b0e:	4620      	mov	r0, r4
 8013b10:	f000 f892 	bl	8013c38 <_free_r>
 8013b14:	6a23      	ldr	r3, [r4, #32]
 8013b16:	b14b      	cbz	r3, 8013b2c <_reclaim_reent+0xa4>
 8013b18:	4620      	mov	r0, r4
 8013b1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013b1e:	4718      	bx	r3
 8013b20:	680e      	ldr	r6, [r1, #0]
 8013b22:	4620      	mov	r0, r4
 8013b24:	f000 f888 	bl	8013c38 <_free_r>
 8013b28:	4631      	mov	r1, r6
 8013b2a:	e7bb      	b.n	8013aa4 <_reclaim_reent+0x1c>
 8013b2c:	bd70      	pop	{r4, r5, r6, pc}
 8013b2e:	bf00      	nop
 8013b30:	2400139c 	.word	0x2400139c

08013b34 <_lseek_r>:
 8013b34:	b538      	push	{r3, r4, r5, lr}
 8013b36:	4d07      	ldr	r5, [pc, #28]	@ (8013b54 <_lseek_r+0x20>)
 8013b38:	4604      	mov	r4, r0
 8013b3a:	4608      	mov	r0, r1
 8013b3c:	4611      	mov	r1, r2
 8013b3e:	2200      	movs	r2, #0
 8013b40:	602a      	str	r2, [r5, #0]
 8013b42:	461a      	mov	r2, r3
 8013b44:	f7ed fc31 	bl	80013aa <_lseek>
 8013b48:	1c43      	adds	r3, r0, #1
 8013b4a:	d102      	bne.n	8013b52 <_lseek_r+0x1e>
 8013b4c:	682b      	ldr	r3, [r5, #0]
 8013b4e:	b103      	cbz	r3, 8013b52 <_lseek_r+0x1e>
 8013b50:	6023      	str	r3, [r4, #0]
 8013b52:	bd38      	pop	{r3, r4, r5, pc}
 8013b54:	24033524 	.word	0x24033524

08013b58 <_read_r>:
 8013b58:	b538      	push	{r3, r4, r5, lr}
 8013b5a:	4d07      	ldr	r5, [pc, #28]	@ (8013b78 <_read_r+0x20>)
 8013b5c:	4604      	mov	r4, r0
 8013b5e:	4608      	mov	r0, r1
 8013b60:	4611      	mov	r1, r2
 8013b62:	2200      	movs	r2, #0
 8013b64:	602a      	str	r2, [r5, #0]
 8013b66:	461a      	mov	r2, r3
 8013b68:	f7ed fbbf 	bl	80012ea <_read>
 8013b6c:	1c43      	adds	r3, r0, #1
 8013b6e:	d102      	bne.n	8013b76 <_read_r+0x1e>
 8013b70:	682b      	ldr	r3, [r5, #0]
 8013b72:	b103      	cbz	r3, 8013b76 <_read_r+0x1e>
 8013b74:	6023      	str	r3, [r4, #0]
 8013b76:	bd38      	pop	{r3, r4, r5, pc}
 8013b78:	24033524 	.word	0x24033524

08013b7c <_sbrk_r>:
 8013b7c:	b538      	push	{r3, r4, r5, lr}
 8013b7e:	4d06      	ldr	r5, [pc, #24]	@ (8013b98 <_sbrk_r+0x1c>)
 8013b80:	2300      	movs	r3, #0
 8013b82:	4604      	mov	r4, r0
 8013b84:	4608      	mov	r0, r1
 8013b86:	602b      	str	r3, [r5, #0]
 8013b88:	f7ed fc1c 	bl	80013c4 <_sbrk>
 8013b8c:	1c43      	adds	r3, r0, #1
 8013b8e:	d102      	bne.n	8013b96 <_sbrk_r+0x1a>
 8013b90:	682b      	ldr	r3, [r5, #0]
 8013b92:	b103      	cbz	r3, 8013b96 <_sbrk_r+0x1a>
 8013b94:	6023      	str	r3, [r4, #0]
 8013b96:	bd38      	pop	{r3, r4, r5, pc}
 8013b98:	24033524 	.word	0x24033524

08013b9c <_write_r>:
 8013b9c:	b538      	push	{r3, r4, r5, lr}
 8013b9e:	4d07      	ldr	r5, [pc, #28]	@ (8013bbc <_write_r+0x20>)
 8013ba0:	4604      	mov	r4, r0
 8013ba2:	4608      	mov	r0, r1
 8013ba4:	4611      	mov	r1, r2
 8013ba6:	2200      	movs	r2, #0
 8013ba8:	602a      	str	r2, [r5, #0]
 8013baa:	461a      	mov	r2, r3
 8013bac:	f7ed fbba 	bl	8001324 <_write>
 8013bb0:	1c43      	adds	r3, r0, #1
 8013bb2:	d102      	bne.n	8013bba <_write_r+0x1e>
 8013bb4:	682b      	ldr	r3, [r5, #0]
 8013bb6:	b103      	cbz	r3, 8013bba <_write_r+0x1e>
 8013bb8:	6023      	str	r3, [r4, #0]
 8013bba:	bd38      	pop	{r3, r4, r5, pc}
 8013bbc:	24033524 	.word	0x24033524

08013bc0 <__errno>:
 8013bc0:	4b01      	ldr	r3, [pc, #4]	@ (8013bc8 <__errno+0x8>)
 8013bc2:	6818      	ldr	r0, [r3, #0]
 8013bc4:	4770      	bx	lr
 8013bc6:	bf00      	nop
 8013bc8:	2400139c 	.word	0x2400139c

08013bcc <__libc_init_array>:
 8013bcc:	b570      	push	{r4, r5, r6, lr}
 8013bce:	4d0d      	ldr	r5, [pc, #52]	@ (8013c04 <__libc_init_array+0x38>)
 8013bd0:	4c0d      	ldr	r4, [pc, #52]	@ (8013c08 <__libc_init_array+0x3c>)
 8013bd2:	1b64      	subs	r4, r4, r5
 8013bd4:	10a4      	asrs	r4, r4, #2
 8013bd6:	2600      	movs	r6, #0
 8013bd8:	42a6      	cmp	r6, r4
 8013bda:	d109      	bne.n	8013bf0 <__libc_init_array+0x24>
 8013bdc:	4d0b      	ldr	r5, [pc, #44]	@ (8013c0c <__libc_init_array+0x40>)
 8013bde:	4c0c      	ldr	r4, [pc, #48]	@ (8013c10 <__libc_init_array+0x44>)
 8013be0:	f000 f9ac 	bl	8013f3c <_init>
 8013be4:	1b64      	subs	r4, r4, r5
 8013be6:	10a4      	asrs	r4, r4, #2
 8013be8:	2600      	movs	r6, #0
 8013bea:	42a6      	cmp	r6, r4
 8013bec:	d105      	bne.n	8013bfa <__libc_init_array+0x2e>
 8013bee:	bd70      	pop	{r4, r5, r6, pc}
 8013bf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8013bf4:	4798      	blx	r3
 8013bf6:	3601      	adds	r6, #1
 8013bf8:	e7ee      	b.n	8013bd8 <__libc_init_array+0xc>
 8013bfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8013bfe:	4798      	blx	r3
 8013c00:	3601      	adds	r6, #1
 8013c02:	e7f2      	b.n	8013bea <__libc_init_array+0x1e>
 8013c04:	080159b8 	.word	0x080159b8
 8013c08:	080159b8 	.word	0x080159b8
 8013c0c:	080159b8 	.word	0x080159b8
 8013c10:	080159f8 	.word	0x080159f8

08013c14 <__retarget_lock_init_recursive>:
 8013c14:	4770      	bx	lr

08013c16 <__retarget_lock_acquire_recursive>:
 8013c16:	4770      	bx	lr

08013c18 <__retarget_lock_release_recursive>:
 8013c18:	4770      	bx	lr

08013c1a <memcpy>:
 8013c1a:	440a      	add	r2, r1
 8013c1c:	4291      	cmp	r1, r2
 8013c1e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8013c22:	d100      	bne.n	8013c26 <memcpy+0xc>
 8013c24:	4770      	bx	lr
 8013c26:	b510      	push	{r4, lr}
 8013c28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013c2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013c30:	4291      	cmp	r1, r2
 8013c32:	d1f9      	bne.n	8013c28 <memcpy+0xe>
 8013c34:	bd10      	pop	{r4, pc}
	...

08013c38 <_free_r>:
 8013c38:	b538      	push	{r3, r4, r5, lr}
 8013c3a:	4605      	mov	r5, r0
 8013c3c:	2900      	cmp	r1, #0
 8013c3e:	d041      	beq.n	8013cc4 <_free_r+0x8c>
 8013c40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013c44:	1f0c      	subs	r4, r1, #4
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	bfb8      	it	lt
 8013c4a:	18e4      	addlt	r4, r4, r3
 8013c4c:	f7ff fcce 	bl	80135ec <__malloc_lock>
 8013c50:	4a1d      	ldr	r2, [pc, #116]	@ (8013cc8 <_free_r+0x90>)
 8013c52:	6813      	ldr	r3, [r2, #0]
 8013c54:	b933      	cbnz	r3, 8013c64 <_free_r+0x2c>
 8013c56:	6063      	str	r3, [r4, #4]
 8013c58:	6014      	str	r4, [r2, #0]
 8013c5a:	4628      	mov	r0, r5
 8013c5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013c60:	f7ff bcca 	b.w	80135f8 <__malloc_unlock>
 8013c64:	42a3      	cmp	r3, r4
 8013c66:	d908      	bls.n	8013c7a <_free_r+0x42>
 8013c68:	6820      	ldr	r0, [r4, #0]
 8013c6a:	1821      	adds	r1, r4, r0
 8013c6c:	428b      	cmp	r3, r1
 8013c6e:	bf01      	itttt	eq
 8013c70:	6819      	ldreq	r1, [r3, #0]
 8013c72:	685b      	ldreq	r3, [r3, #4]
 8013c74:	1809      	addeq	r1, r1, r0
 8013c76:	6021      	streq	r1, [r4, #0]
 8013c78:	e7ed      	b.n	8013c56 <_free_r+0x1e>
 8013c7a:	461a      	mov	r2, r3
 8013c7c:	685b      	ldr	r3, [r3, #4]
 8013c7e:	b10b      	cbz	r3, 8013c84 <_free_r+0x4c>
 8013c80:	42a3      	cmp	r3, r4
 8013c82:	d9fa      	bls.n	8013c7a <_free_r+0x42>
 8013c84:	6811      	ldr	r1, [r2, #0]
 8013c86:	1850      	adds	r0, r2, r1
 8013c88:	42a0      	cmp	r0, r4
 8013c8a:	d10b      	bne.n	8013ca4 <_free_r+0x6c>
 8013c8c:	6820      	ldr	r0, [r4, #0]
 8013c8e:	4401      	add	r1, r0
 8013c90:	1850      	adds	r0, r2, r1
 8013c92:	4283      	cmp	r3, r0
 8013c94:	6011      	str	r1, [r2, #0]
 8013c96:	d1e0      	bne.n	8013c5a <_free_r+0x22>
 8013c98:	6818      	ldr	r0, [r3, #0]
 8013c9a:	685b      	ldr	r3, [r3, #4]
 8013c9c:	6053      	str	r3, [r2, #4]
 8013c9e:	4408      	add	r0, r1
 8013ca0:	6010      	str	r0, [r2, #0]
 8013ca2:	e7da      	b.n	8013c5a <_free_r+0x22>
 8013ca4:	d902      	bls.n	8013cac <_free_r+0x74>
 8013ca6:	230c      	movs	r3, #12
 8013ca8:	602b      	str	r3, [r5, #0]
 8013caa:	e7d6      	b.n	8013c5a <_free_r+0x22>
 8013cac:	6820      	ldr	r0, [r4, #0]
 8013cae:	1821      	adds	r1, r4, r0
 8013cb0:	428b      	cmp	r3, r1
 8013cb2:	bf04      	itt	eq
 8013cb4:	6819      	ldreq	r1, [r3, #0]
 8013cb6:	685b      	ldreq	r3, [r3, #4]
 8013cb8:	6063      	str	r3, [r4, #4]
 8013cba:	bf04      	itt	eq
 8013cbc:	1809      	addeq	r1, r1, r0
 8013cbe:	6021      	streq	r1, [r4, #0]
 8013cc0:	6054      	str	r4, [r2, #4]
 8013cc2:	e7ca      	b.n	8013c5a <_free_r+0x22>
 8013cc4:	bd38      	pop	{r3, r4, r5, pc}
 8013cc6:	bf00      	nop
 8013cc8:	240333e4 	.word	0x240333e4

08013ccc <_malloc_usable_size_r>:
 8013ccc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cd0:	1f18      	subs	r0, r3, #4
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	bfbc      	itt	lt
 8013cd6:	580b      	ldrlt	r3, [r1, r0]
 8013cd8:	18c0      	addlt	r0, r0, r3
 8013cda:	4770      	bx	lr

08013cdc <__sflush_r>:
 8013cdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ce4:	0716      	lsls	r6, r2, #28
 8013ce6:	4605      	mov	r5, r0
 8013ce8:	460c      	mov	r4, r1
 8013cea:	d454      	bmi.n	8013d96 <__sflush_r+0xba>
 8013cec:	684b      	ldr	r3, [r1, #4]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	dc02      	bgt.n	8013cf8 <__sflush_r+0x1c>
 8013cf2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	dd48      	ble.n	8013d8a <__sflush_r+0xae>
 8013cf8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013cfa:	2e00      	cmp	r6, #0
 8013cfc:	d045      	beq.n	8013d8a <__sflush_r+0xae>
 8013cfe:	2300      	movs	r3, #0
 8013d00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013d04:	682f      	ldr	r7, [r5, #0]
 8013d06:	6a21      	ldr	r1, [r4, #32]
 8013d08:	602b      	str	r3, [r5, #0]
 8013d0a:	d030      	beq.n	8013d6e <__sflush_r+0x92>
 8013d0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013d0e:	89a3      	ldrh	r3, [r4, #12]
 8013d10:	0759      	lsls	r1, r3, #29
 8013d12:	d505      	bpl.n	8013d20 <__sflush_r+0x44>
 8013d14:	6863      	ldr	r3, [r4, #4]
 8013d16:	1ad2      	subs	r2, r2, r3
 8013d18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013d1a:	b10b      	cbz	r3, 8013d20 <__sflush_r+0x44>
 8013d1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013d1e:	1ad2      	subs	r2, r2, r3
 8013d20:	2300      	movs	r3, #0
 8013d22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013d24:	6a21      	ldr	r1, [r4, #32]
 8013d26:	4628      	mov	r0, r5
 8013d28:	47b0      	blx	r6
 8013d2a:	1c43      	adds	r3, r0, #1
 8013d2c:	89a3      	ldrh	r3, [r4, #12]
 8013d2e:	d106      	bne.n	8013d3e <__sflush_r+0x62>
 8013d30:	6829      	ldr	r1, [r5, #0]
 8013d32:	291d      	cmp	r1, #29
 8013d34:	d82b      	bhi.n	8013d8e <__sflush_r+0xb2>
 8013d36:	4a2a      	ldr	r2, [pc, #168]	@ (8013de0 <__sflush_r+0x104>)
 8013d38:	410a      	asrs	r2, r1
 8013d3a:	07d6      	lsls	r6, r2, #31
 8013d3c:	d427      	bmi.n	8013d8e <__sflush_r+0xb2>
 8013d3e:	2200      	movs	r2, #0
 8013d40:	6062      	str	r2, [r4, #4]
 8013d42:	04d9      	lsls	r1, r3, #19
 8013d44:	6922      	ldr	r2, [r4, #16]
 8013d46:	6022      	str	r2, [r4, #0]
 8013d48:	d504      	bpl.n	8013d54 <__sflush_r+0x78>
 8013d4a:	1c42      	adds	r2, r0, #1
 8013d4c:	d101      	bne.n	8013d52 <__sflush_r+0x76>
 8013d4e:	682b      	ldr	r3, [r5, #0]
 8013d50:	b903      	cbnz	r3, 8013d54 <__sflush_r+0x78>
 8013d52:	6560      	str	r0, [r4, #84]	@ 0x54
 8013d54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013d56:	602f      	str	r7, [r5, #0]
 8013d58:	b1b9      	cbz	r1, 8013d8a <__sflush_r+0xae>
 8013d5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013d5e:	4299      	cmp	r1, r3
 8013d60:	d002      	beq.n	8013d68 <__sflush_r+0x8c>
 8013d62:	4628      	mov	r0, r5
 8013d64:	f7ff ff68 	bl	8013c38 <_free_r>
 8013d68:	2300      	movs	r3, #0
 8013d6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8013d6c:	e00d      	b.n	8013d8a <__sflush_r+0xae>
 8013d6e:	2301      	movs	r3, #1
 8013d70:	4628      	mov	r0, r5
 8013d72:	47b0      	blx	r6
 8013d74:	4602      	mov	r2, r0
 8013d76:	1c50      	adds	r0, r2, #1
 8013d78:	d1c9      	bne.n	8013d0e <__sflush_r+0x32>
 8013d7a:	682b      	ldr	r3, [r5, #0]
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d0c6      	beq.n	8013d0e <__sflush_r+0x32>
 8013d80:	2b1d      	cmp	r3, #29
 8013d82:	d001      	beq.n	8013d88 <__sflush_r+0xac>
 8013d84:	2b16      	cmp	r3, #22
 8013d86:	d11e      	bne.n	8013dc6 <__sflush_r+0xea>
 8013d88:	602f      	str	r7, [r5, #0]
 8013d8a:	2000      	movs	r0, #0
 8013d8c:	e022      	b.n	8013dd4 <__sflush_r+0xf8>
 8013d8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d92:	b21b      	sxth	r3, r3
 8013d94:	e01b      	b.n	8013dce <__sflush_r+0xf2>
 8013d96:	690f      	ldr	r7, [r1, #16]
 8013d98:	2f00      	cmp	r7, #0
 8013d9a:	d0f6      	beq.n	8013d8a <__sflush_r+0xae>
 8013d9c:	0793      	lsls	r3, r2, #30
 8013d9e:	680e      	ldr	r6, [r1, #0]
 8013da0:	bf08      	it	eq
 8013da2:	694b      	ldreq	r3, [r1, #20]
 8013da4:	600f      	str	r7, [r1, #0]
 8013da6:	bf18      	it	ne
 8013da8:	2300      	movne	r3, #0
 8013daa:	eba6 0807 	sub.w	r8, r6, r7
 8013dae:	608b      	str	r3, [r1, #8]
 8013db0:	f1b8 0f00 	cmp.w	r8, #0
 8013db4:	dde9      	ble.n	8013d8a <__sflush_r+0xae>
 8013db6:	6a21      	ldr	r1, [r4, #32]
 8013db8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013dba:	4643      	mov	r3, r8
 8013dbc:	463a      	mov	r2, r7
 8013dbe:	4628      	mov	r0, r5
 8013dc0:	47b0      	blx	r6
 8013dc2:	2800      	cmp	r0, #0
 8013dc4:	dc08      	bgt.n	8013dd8 <__sflush_r+0xfc>
 8013dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013dca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013dce:	81a3      	strh	r3, [r4, #12]
 8013dd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013dd8:	4407      	add	r7, r0
 8013dda:	eba8 0800 	sub.w	r8, r8, r0
 8013dde:	e7e7      	b.n	8013db0 <__sflush_r+0xd4>
 8013de0:	dfbffffe 	.word	0xdfbffffe

08013de4 <_fflush_r>:
 8013de4:	b538      	push	{r3, r4, r5, lr}
 8013de6:	690b      	ldr	r3, [r1, #16]
 8013de8:	4605      	mov	r5, r0
 8013dea:	460c      	mov	r4, r1
 8013dec:	b913      	cbnz	r3, 8013df4 <_fflush_r+0x10>
 8013dee:	2500      	movs	r5, #0
 8013df0:	4628      	mov	r0, r5
 8013df2:	bd38      	pop	{r3, r4, r5, pc}
 8013df4:	b118      	cbz	r0, 8013dfe <_fflush_r+0x1a>
 8013df6:	6a03      	ldr	r3, [r0, #32]
 8013df8:	b90b      	cbnz	r3, 8013dfe <_fflush_r+0x1a>
 8013dfa:	f7ff fcc5 	bl	8013788 <__sinit>
 8013dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d0f3      	beq.n	8013dee <_fflush_r+0xa>
 8013e06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013e08:	07d0      	lsls	r0, r2, #31
 8013e0a:	d404      	bmi.n	8013e16 <_fflush_r+0x32>
 8013e0c:	0599      	lsls	r1, r3, #22
 8013e0e:	d402      	bmi.n	8013e16 <_fflush_r+0x32>
 8013e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013e12:	f7ff ff00 	bl	8013c16 <__retarget_lock_acquire_recursive>
 8013e16:	4628      	mov	r0, r5
 8013e18:	4621      	mov	r1, r4
 8013e1a:	f7ff ff5f 	bl	8013cdc <__sflush_r>
 8013e1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013e20:	07da      	lsls	r2, r3, #31
 8013e22:	4605      	mov	r5, r0
 8013e24:	d4e4      	bmi.n	8013df0 <_fflush_r+0xc>
 8013e26:	89a3      	ldrh	r3, [r4, #12]
 8013e28:	059b      	lsls	r3, r3, #22
 8013e2a:	d4e1      	bmi.n	8013df0 <_fflush_r+0xc>
 8013e2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013e2e:	f7ff fef3 	bl	8013c18 <__retarget_lock_release_recursive>
 8013e32:	e7dd      	b.n	8013df0 <_fflush_r+0xc>

08013e34 <__swhatbuf_r>:
 8013e34:	b570      	push	{r4, r5, r6, lr}
 8013e36:	460c      	mov	r4, r1
 8013e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e3c:	2900      	cmp	r1, #0
 8013e3e:	b096      	sub	sp, #88	@ 0x58
 8013e40:	4615      	mov	r5, r2
 8013e42:	461e      	mov	r6, r3
 8013e44:	da0d      	bge.n	8013e62 <__swhatbuf_r+0x2e>
 8013e46:	89a3      	ldrh	r3, [r4, #12]
 8013e48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013e4c:	f04f 0100 	mov.w	r1, #0
 8013e50:	bf14      	ite	ne
 8013e52:	2340      	movne	r3, #64	@ 0x40
 8013e54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013e58:	2000      	movs	r0, #0
 8013e5a:	6031      	str	r1, [r6, #0]
 8013e5c:	602b      	str	r3, [r5, #0]
 8013e5e:	b016      	add	sp, #88	@ 0x58
 8013e60:	bd70      	pop	{r4, r5, r6, pc}
 8013e62:	466a      	mov	r2, sp
 8013e64:	f000 f848 	bl	8013ef8 <_fstat_r>
 8013e68:	2800      	cmp	r0, #0
 8013e6a:	dbec      	blt.n	8013e46 <__swhatbuf_r+0x12>
 8013e6c:	9901      	ldr	r1, [sp, #4]
 8013e6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013e72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013e76:	4259      	negs	r1, r3
 8013e78:	4159      	adcs	r1, r3
 8013e7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013e7e:	e7eb      	b.n	8013e58 <__swhatbuf_r+0x24>

08013e80 <__smakebuf_r>:
 8013e80:	898b      	ldrh	r3, [r1, #12]
 8013e82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013e84:	079d      	lsls	r5, r3, #30
 8013e86:	4606      	mov	r6, r0
 8013e88:	460c      	mov	r4, r1
 8013e8a:	d507      	bpl.n	8013e9c <__smakebuf_r+0x1c>
 8013e8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013e90:	6023      	str	r3, [r4, #0]
 8013e92:	6123      	str	r3, [r4, #16]
 8013e94:	2301      	movs	r3, #1
 8013e96:	6163      	str	r3, [r4, #20]
 8013e98:	b003      	add	sp, #12
 8013e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013e9c:	ab01      	add	r3, sp, #4
 8013e9e:	466a      	mov	r2, sp
 8013ea0:	f7ff ffc8 	bl	8013e34 <__swhatbuf_r>
 8013ea4:	9f00      	ldr	r7, [sp, #0]
 8013ea6:	4605      	mov	r5, r0
 8013ea8:	4639      	mov	r1, r7
 8013eaa:	4630      	mov	r0, r6
 8013eac:	f7ff fb1e 	bl	80134ec <_malloc_r>
 8013eb0:	b948      	cbnz	r0, 8013ec6 <__smakebuf_r+0x46>
 8013eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013eb6:	059a      	lsls	r2, r3, #22
 8013eb8:	d4ee      	bmi.n	8013e98 <__smakebuf_r+0x18>
 8013eba:	f023 0303 	bic.w	r3, r3, #3
 8013ebe:	f043 0302 	orr.w	r3, r3, #2
 8013ec2:	81a3      	strh	r3, [r4, #12]
 8013ec4:	e7e2      	b.n	8013e8c <__smakebuf_r+0xc>
 8013ec6:	89a3      	ldrh	r3, [r4, #12]
 8013ec8:	6020      	str	r0, [r4, #0]
 8013eca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013ece:	81a3      	strh	r3, [r4, #12]
 8013ed0:	9b01      	ldr	r3, [sp, #4]
 8013ed2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013ed6:	b15b      	cbz	r3, 8013ef0 <__smakebuf_r+0x70>
 8013ed8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013edc:	4630      	mov	r0, r6
 8013ede:	f000 f81d 	bl	8013f1c <_isatty_r>
 8013ee2:	b128      	cbz	r0, 8013ef0 <__smakebuf_r+0x70>
 8013ee4:	89a3      	ldrh	r3, [r4, #12]
 8013ee6:	f023 0303 	bic.w	r3, r3, #3
 8013eea:	f043 0301 	orr.w	r3, r3, #1
 8013eee:	81a3      	strh	r3, [r4, #12]
 8013ef0:	89a3      	ldrh	r3, [r4, #12]
 8013ef2:	431d      	orrs	r5, r3
 8013ef4:	81a5      	strh	r5, [r4, #12]
 8013ef6:	e7cf      	b.n	8013e98 <__smakebuf_r+0x18>

08013ef8 <_fstat_r>:
 8013ef8:	b538      	push	{r3, r4, r5, lr}
 8013efa:	4d07      	ldr	r5, [pc, #28]	@ (8013f18 <_fstat_r+0x20>)
 8013efc:	2300      	movs	r3, #0
 8013efe:	4604      	mov	r4, r0
 8013f00:	4608      	mov	r0, r1
 8013f02:	4611      	mov	r1, r2
 8013f04:	602b      	str	r3, [r5, #0]
 8013f06:	f7ed fa35 	bl	8001374 <_fstat>
 8013f0a:	1c43      	adds	r3, r0, #1
 8013f0c:	d102      	bne.n	8013f14 <_fstat_r+0x1c>
 8013f0e:	682b      	ldr	r3, [r5, #0]
 8013f10:	b103      	cbz	r3, 8013f14 <_fstat_r+0x1c>
 8013f12:	6023      	str	r3, [r4, #0]
 8013f14:	bd38      	pop	{r3, r4, r5, pc}
 8013f16:	bf00      	nop
 8013f18:	24033524 	.word	0x24033524

08013f1c <_isatty_r>:
 8013f1c:	b538      	push	{r3, r4, r5, lr}
 8013f1e:	4d06      	ldr	r5, [pc, #24]	@ (8013f38 <_isatty_r+0x1c>)
 8013f20:	2300      	movs	r3, #0
 8013f22:	4604      	mov	r4, r0
 8013f24:	4608      	mov	r0, r1
 8013f26:	602b      	str	r3, [r5, #0]
 8013f28:	f7ed fa34 	bl	8001394 <_isatty>
 8013f2c:	1c43      	adds	r3, r0, #1
 8013f2e:	d102      	bne.n	8013f36 <_isatty_r+0x1a>
 8013f30:	682b      	ldr	r3, [r5, #0]
 8013f32:	b103      	cbz	r3, 8013f36 <_isatty_r+0x1a>
 8013f34:	6023      	str	r3, [r4, #0]
 8013f36:	bd38      	pop	{r3, r4, r5, pc}
 8013f38:	24033524 	.word	0x24033524

08013f3c <_init>:
 8013f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f3e:	bf00      	nop
 8013f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f42:	bc08      	pop	{r3}
 8013f44:	469e      	mov	lr, r3
 8013f46:	4770      	bx	lr

08013f48 <_fini>:
 8013f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f4a:	bf00      	nop
 8013f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f4e:	bc08      	pop	{r3}
 8013f50:	469e      	mov	lr, r3
 8013f52:	4770      	bx	lr
