{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664898275596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664898275597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 23:44:35 2022 " "Processing started: Tue Oct 04 23:44:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664898275597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664898275597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664898275597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1664898275929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/ryg_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/ryg_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RYG_light " "Found entity 1: RYG_light" {  } { { "design/RYG_light.sv" "" { Text "D:/school/Computer-System-Design_HW/design/RYG_light.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898275983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898275983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "design/seven_segment.sv" "" { Text "D:/school/Computer-System-Design_HW/design/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898275985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898275985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_seven_segment " "Found entity 1: ALU_seven_segment" {  } { { "design/ALU_seven_segment.sv" "" { Text "D:/school/Computer-System-Design_HW/design/ALU_seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898275987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898275987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_BCD " "Found entity 1: counter_BCD" {  } { { "design/counter_BCD.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_BCD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898275989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898275989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "D:/school/Computer-System-Design_HW/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898275991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898275991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8 " "Found entity 1: counter_8" {  } { { "design/counter_8.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898275994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898275994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/student_num.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/student_num.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_num " "Found entity 1: student_num" {  } { { "design/student_num.sv" "" { Text "D:/school/Computer-System-Design_HW/design/student_num.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898275996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898275996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_4bit_0_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_4bit_0_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_0_9 " "Found entity 1: counter_4bit_0_9" {  } { { "design/counter_4bit_0_9.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_9.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898275998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898275998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_bcd_min.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_bcd_min.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_BCD_min " "Found entity 1: counter_BCD_min" {  } { { "design/counter_BCD_min.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_BCD_min.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898276000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898276000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_4bit_0_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_4bit_0_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_0_5 " "Found entity 1: counter_4bit_0_5" {  } { { "design/counter_4bit_0_5.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898276002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898276002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_4bit_0_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_4bit_0_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_0_2 " "Found entity 1: counter_4bit_0_2" {  } { { "design/counter_4bit_0_2.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898276004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898276004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_4bit_0_9_0_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_4bit_0_9_0_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_0_9_0_3 " "Found entity 1: counter_4bit_0_9_0_3" {  } { { "design/counter_4bit_0_9_0_3.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_9_0_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898276006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898276006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_bcd_hour.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_bcd_hour.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_BCD_hour " "Found entity 1: counter_BCD_hour" {  } { { "design/counter_BCD_hour.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_BCD_hour.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898276008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898276008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "design/clock.sv" "" { Text "D:/school/Computer-System-Design_HW/design/clock.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898276010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898276010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_abc.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_abc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_abc " "Found entity 1: counter_abc" {  } { { "design/counter_abc.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_abc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898276012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898276012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_reg " "Found entity 1: counter_reg" {  } { { "design/counter_reg.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_reg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664898276014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664898276014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664898276033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_BCD_min counter_BCD_min:counter_BCD_min1 " "Elaborating entity \"counter_BCD_min\" for hierarchy \"counter_BCD_min:counter_BCD_min1\"" {  } { { "design/clock.sv" "counter_BCD_min1" { Text "D:/school/Computer-System-Design_HW/design/clock.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664898276034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_0_9 counter_BCD_min:counter_BCD_min1\|counter_4bit_0_9:counter_4bit_0_9_1 " "Elaborating entity \"counter_4bit_0_9\" for hierarchy \"counter_BCD_min:counter_BCD_min1\|counter_4bit_0_9:counter_4bit_0_9_1\"" {  } { { "design/counter_BCD_min.sv" "counter_4bit_0_9_1" { Text "D:/school/Computer-System-Design_HW/design/counter_BCD_min.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664898276036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit_0_9.sv(17) " "Verilog HDL assignment warning at counter_4bit_0_9.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "design/counter_4bit_0_9.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_9.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664898276036 "|clock|counter_BCD_min:counter_BCD_min1|counter_4bit_0_9:counter_4bit_0_9_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_4bit_0_9.sv(20) " "Verilog HDL assignment warning at counter_4bit_0_9.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "design/counter_4bit_0_9.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_9.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664898276036 "|clock|counter_BCD_min:counter_BCD_min1|counter_4bit_0_9:counter_4bit_0_9_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_0_5 counter_BCD_min:counter_BCD_min1\|counter_4bit_0_5:counter_4bit_0_5_1 " "Elaborating entity \"counter_4bit_0_5\" for hierarchy \"counter_BCD_min:counter_BCD_min1\|counter_4bit_0_5:counter_4bit_0_5_1\"" {  } { { "design/counter_BCD_min.sv" "counter_4bit_0_5_1" { Text "D:/school/Computer-System-Design_HW/design/counter_BCD_min.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664898276037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit_0_5.sv(17) " "Verilog HDL assignment warning at counter_4bit_0_5.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "design/counter_4bit_0_5.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_5.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664898276038 "|clock|counter_BCD_min:counter_BCD_min1|counter_4bit_0_5:counter_4bit_0_5_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_4bit_0_5.sv(20) " "Verilog HDL assignment warning at counter_4bit_0_5.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "design/counter_4bit_0_5.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_5.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664898276038 "|clock|counter_BCD_min:counter_BCD_min1|counter_4bit_0_5:counter_4bit_0_5_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment counter_BCD_min:counter_BCD_min1\|seven_segment:seven_segment1 " "Elaborating entity \"seven_segment\" for hierarchy \"counter_BCD_min:counter_BCD_min1\|seven_segment:seven_segment1\"" {  } { { "design/counter_BCD_min.sv" "seven_segment1" { Text "D:/school/Computer-System-Design_HW/design/counter_BCD_min.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664898276039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_BCD_hour counter_BCD_hour:counter_BCD_hour1 " "Elaborating entity \"counter_BCD_hour\" for hierarchy \"counter_BCD_hour:counter_BCD_hour1\"" {  } { { "design/clock.sv" "counter_BCD_hour1" { Text "D:/school/Computer-System-Design_HW/design/clock.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664898276041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_0_9_0_3 counter_BCD_hour:counter_BCD_hour1\|counter_4bit_0_9_0_3:counter_4bit_0_9_0_3_1 " "Elaborating entity \"counter_4bit_0_9_0_3\" for hierarchy \"counter_BCD_hour:counter_BCD_hour1\|counter_4bit_0_9_0_3:counter_4bit_0_9_0_3_1\"" {  } { { "design/counter_BCD_hour.sv" "counter_4bit_0_9_0_3_1" { Text "D:/school/Computer-System-Design_HW/design/counter_BCD_hour.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664898276042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit_0_9_0_3.sv(20) " "Verilog HDL assignment warning at counter_4bit_0_9_0_3.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "design/counter_4bit_0_9_0_3.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_9_0_3.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664898276043 "|clock|counter_BCD_hour:counter_BCD_hour1|counter_4bit_0_9_0_3:counter_4bit_0_9_0_3_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_4bit_0_9_0_3.sv(24) " "Verilog HDL assignment warning at counter_4bit_0_9_0_3.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "design/counter_4bit_0_9_0_3.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_9_0_3.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664898276043 "|clock|counter_BCD_hour:counter_BCD_hour1|counter_4bit_0_9_0_3:counter_4bit_0_9_0_3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_0_2 counter_BCD_hour:counter_BCD_hour1\|counter_4bit_0_2:counter_4bit_0_2_1 " "Elaborating entity \"counter_4bit_0_2\" for hierarchy \"counter_BCD_hour:counter_BCD_hour1\|counter_4bit_0_2:counter_4bit_0_2_1\"" {  } { { "design/counter_BCD_hour.sv" "counter_4bit_0_2_1" { Text "D:/school/Computer-System-Design_HW/design/counter_BCD_hour.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664898276044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit_0_2.sv(17) " "Verilog HDL assignment warning at counter_4bit_0_2.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "design/counter_4bit_0_2.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_2.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664898276044 "|clock|counter_BCD_hour:counter_BCD_hour1|counter_4bit_0_2:counter_4bit_0_2_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_4bit_0_2.sv(20) " "Verilog HDL assignment warning at counter_4bit_0_2.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "design/counter_4bit_0_2.sv" "" { Text "D:/school/Computer-System-Design_HW/design/counter_4bit_0_2.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664898276044 "|clock|counter_BCD_hour:counter_BCD_hour1|counter_4bit_0_2:counter_4bit_0_2_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1664898276099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664898276121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 23:44:36 2022 " "Processing ended: Tue Oct 04 23:44:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664898276121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664898276121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664898276121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664898276121 ""}
