#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun May 18 17:08:00 2025
# Process ID: 6724
# Current directory: C:/Users/This PC/vivado_projects/nanoprocessor_4bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5956 C:\Users\This PC\vivado_projects\nanoprocessor_4bit\Lab9.xpr
# Log file: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/vivado.log
# Journal file: C:/Users/This PC/vivado_projects/nanoprocessor_4bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 950.844 ; gain = 204.473
update_compile_order -fileset sources_1
set_property top Program_counter [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun May 18 17:21:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 17:22:27 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1805.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1805.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1876.637 ; gain = 881.102
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.191 ; gain = 0.000
set_property top Register_Bank [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun May 18 17:35:57 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 17:36:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1909.621 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1909.621 ; gain = 0.000
set_property top Processor_4bit [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/AddSub_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSub_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_to_1_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/ProgramROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Data_out_0> does not exist in entity <Register_Bank>.  Please compare the definition of block <Register_Bank> to its component declaration and its instantion to detect the mismatch. [C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_4bit_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/This -notrace
invalid command name "[4904:337C][2025-05-11T18:48:30]i001:"
    while executing
"[4904:337C][2025-05-11T18:48:30]i001: Burn v3.14.1.8722, Windows v10.0 (Build 22631: Service Pack 0), path: C:\WINDOWS\Temp\{9E0BA92B-FF76-4814-A4D1-9..."
    (file "C:/Users/This" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun May 18 18:05:03 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.945 ; gain = 21.164
set_property top Program_counter [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 18:39:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 18:41:13 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1967.984 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1967.984 ; gain = 0.000
create_bd_design "Program_counter"
Wrote  : <C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.762 ; gain = 54.621
update_compile_order -fileset sources_1
open_bd_design {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}
generate_target all [get_files  {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}]
Wrote  : <C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd> 
Wrote  : <C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/ui/bd_91f41101.ui> 
VHDL Output written to : C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/synth/Program_counter.vhd
VHDL Output written to : C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/sim/Program_counter.vhd
VHDL Output written to : C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/hdl/Program_counter_wrapper.vhd
Exporting to file C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/hw_handoff/Program_counter.hwh
Generated Block Design Tcl file C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/hw_handoff/Program_counter_bd.tcl
Generated Hardware Definition File C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/synth/Program_counter.hwdef
export_ip_user_files -of_objects [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}]
export_simulation -of_objects [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}] -directory {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files} -ipstatic_source_dir {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/modelsim} {questa=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/questa} {riviera=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/riviera} {activehdl=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}
set_property top Register_Bank [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Program_counter' found in library 'xil_defaultlib'
[Sun May 18 18:47:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 18:49:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
generate_target all [get_files  {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'Program_counter' - hence not re-generating.
export_ip_user_files -of_objects [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}]
export_simulation -of_objects [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}] -directory {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files} -ipstatic_source_dir {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/modelsim} {questa=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/questa} {riviera=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/riviera} {activehdl=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1
launch_runs impl_1 -jobs 6
[Sun May 18 18:52:13 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Program_counter' found in library 'xil_defaultlib'
[Sun May 18 18:57:22 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 18:59:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
set_property top Processor_4bit [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_counter.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_counter.vhd}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/bd/Program_counter/sim/Program_counter.vhd" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Register_Bank [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 19:07:11 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 19:08:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
set_property top Processor_4bit [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2070.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Register_Bank [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 19:33:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 19:34:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2089.293 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2089.293 ; gain = 0.000
generate_target all [get_files  {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'Program_counter' - hence not re-generating.
export_ip_user_files -of_objects [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}]
export_simulation -of_objects [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}] -directory {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files} -ipstatic_source_dir {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/modelsim} {questa=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/questa} {riviera=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/riviera} {activehdl=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "Register_Bank"
Wrote  : <C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/Register_Bank.bd> 
update_compile_order -fileset sources_1
generate_target all [get_files  {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/Register_Bank.bd}}]
Wrote  : <C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/Register_Bank.bd> 
Wrote  : <C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/ui/bd_31504418.ui> 
VHDL Output written to : C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/synth/Register_Bank.vhd
VHDL Output written to : C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/sim/Register_Bank.vhd
VHDL Output written to : C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/hdl/Register_Bank_wrapper.vhd
Exporting to file C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/hw_handoff/Register_Bank.hwh
Generated Block Design Tcl file C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/hw_handoff/Register_Bank_bd.tcl
Generated Hardware Definition File C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/synth/Register_Bank.hwdef
export_ip_user_files -of_objects [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/Register_Bank.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/Register_Bank.bd}}]
export_simulation -of_objects [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/Register_Bank.bd}}] -directory {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files} -ipstatic_source_dir {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/modelsim} {questa=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/questa} {riviera=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/riviera} {activehdl=C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top Processor_4bit [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.ip_user_files/bd/Register_Bank/sim/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 19:38:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 19:39:39 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_counter.vhd}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Program_counter' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Register_Bank' found in library 'xil_defaultlib'
[Sun May 18 19:42:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Program_counter' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Register_Bank' found in library 'xil_defaultlib'
[Sun May 18 19:42:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 19:43:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter/Program_counter.bd}}
file delete -force {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Program_counter}
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/Register_Bank.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank/Register_Bank.bd}}
file delete -force {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/bd/Register_Bank}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 19:45:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 19:46:25 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2165.719 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2165.719 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2169.086 ; gain = 0.348
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_4bit.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_4bit.vhd}}
file delete -force {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_4bit.vhd}
set_property top Program_counter [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs impl_1 -jobs 6
[Sun May 18 20:02:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
[Sun May 18 20:02:17 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
set_property top Register_Bank [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 20:03:55 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 20:04:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2191.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2191.219 ; gain = 0.000
set_property top AddSub_4bit [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 20:07:27 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
set_property top Instruction_Decoder [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 20:08:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
set_property top Processor_4bit [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 20:10:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
set_property top Slow_Clock [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 20:12:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 20:13:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
set_property top Processor_4bit [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 20:19:57 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 20:21:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2211.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2211.148 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2211.148 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 18 20:24:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 18 20:25:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2211.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2211.148 ; gain = 0.000
report_ssn -name ssn_1
INFO: [Designutils 20-1021] SSN analysis is only relevant to output and bidirectional ports.  Input ports are not used in the analysis, and are not shown in the Noise report.
    1. RegSel
    2. Clk
    3. Res

INFO: [Coretcl 2-1142] Start SSN Analysis...
report_operating_conditions -grade -return_string
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2225.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 18 20:58:40 2025...
