<module close_brace=">" open_brace="&lt;" name="" version="1" root_context_id="vsl: mylib tb2022 schematic vl: hspice hspiceD schematic spice veriloga" hierarchy_delimiter=".">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: analogLib cap hspice" dst="cap"/>
<mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
<mapping src="vsl: mylib Write_Driver schematic vl: hspice hspiceD schematic spice veriloga" dst="write_driver"/>
<mapping src="vsl: mylib bitcell schematic vl: hspice hspiceD schematic spice veriloga" dst="bitcell"/>
<mapping src="vsl: mylib bit_conditioning schematic vl: hspice hspiceD schematic spice veriloga" dst="bit_conditioning"/>
<mapping src="vsl: mylib column_decoder_new schematic vl: hspice hspiceD schematic spice veriloga" dst="column_decoder_new"/>
<mapping src="vsl: mylib demu_2_4 schematic vl: hspice hspiceD schematic spice veriloga" dst="demu_2_4"/>
<mapping src="vsl: mylib inv_2 schematic vl: hspice hspiceD schematic spice veriloga" dst="inv_2"/>
<mapping src="vsl: mylib bit_cell_array schematic vl: hspice hspiceD schematic spice veriloga" dst="bit_cell_array"/>
<mapping src="vsl: analogLib res hspice" dst="res"/>
<mapping src="vsl: mylib and_2 schematic vl: hspice hspiceD schematic spice veriloga" dst="and_2"/>
<mapping src="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga" dst="inputbuf"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
<mapping src="vsl: mylib nor_5 schematic vl: hspice hspiceD schematic spice veriloga" dst="nor_5"/>
<mapping src="vsl: mylib rowdecoder schematic vl: hspice hspiceD schematic spice veriloga" dst="rowdecoder"/>
<mapping src="vsl: mylib tb2022 schematic vl: hspice hspiceD schematic spice veriloga" dst="tb2022"/>
<mapping src="vsl: mylib tspc_flip_flop schematic vl: hspice hspiceD schematic spice veriloga" dst="tspc_flip_flop"/>
</forward>
<reverse>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
<mapping src="res" dst="vsl: analogLib res hspice"/>
<mapping src="bit_cell_array" dst="vsl: mylib bit_cell_array schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="bit_conditioning" dst="vsl: mylib bit_conditioning schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="column_decoder_new" dst="vsl: mylib column_decoder_new schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="cap" dst="vsl: analogLib cap hspice"/>
<mapping src="demu_2_4" dst="vsl: mylib demu_2_4 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="inv_2" dst="vsl: mylib inv_2 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="and_2" dst="vsl: mylib and_2 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="bitcell" dst="vsl: mylib bitcell schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="tspc_flip_flop" dst="vsl: mylib tspc_flip_flop schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="inputbuf" dst="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="rowdecoder" dst="vsl: mylib rowdecoder schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="nor_5" dst="vsl: mylib nor_5 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="write_driver" dst="vsl: mylib Write_Driver schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping src="tb2022" dst="vsl: mylib tb2022 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: analogLib cap hspice" dst="cap"/>
<mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
<mapping src="vsl: mylib Write_Driver schematic vl: hspice hspiceD schematic spice veriloga" dst="write_driver"/>
<mapping src="vsl: mylib bitcell schematic vl: hspice hspiceD schematic spice veriloga" dst="bitcell"/>
<mapping src="vsl: mylib bit_conditioning schematic vl: hspice hspiceD schematic spice veriloga" dst="bit_conditioning"/>
<mapping src="vsl: mylib column_decoder_new schematic vl: hspice hspiceD schematic spice veriloga" dst="column_decoder_new"/>
<mapping src="vsl: mylib demu_2_4 schematic vl: hspice hspiceD schematic spice veriloga" dst="demu_2_4"/>
<mapping src="vsl: mylib inv_2 schematic vl: hspice hspiceD schematic spice veriloga" dst="inv_2"/>
<mapping src="vsl: mylib bit_cell_array schematic vl: hspice hspiceD schematic spice veriloga" dst="bit_cell_array"/>
<mapping src="vsl: analogLib res hspice" dst="res"/>
<mapping src="vsl: mylib and_2 schematic vl: hspice hspiceD schematic spice veriloga" dst="and_2"/>
<mapping src="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga" dst="inputbuf"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
<mapping src="vsl: mylib nor_5 schematic vl: hspice hspiceD schematic spice veriloga" dst="nor_5"/>
<mapping src="vsl: mylib rowdecoder schematic vl: hspice hspiceD schematic spice veriloga" dst="rowdecoder"/>
<mapping src="vsl: mylib tb2022 schematic vl: hspice hspiceD schematic spice veriloga" dst="tb2022"/>
<mapping src="vsl: mylib tspc_flip_flop schematic vl: hspice hspiceD schematic spice veriloga" dst="tspc_flip_flop"/>
</forward>
<reverse>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
<mapping src="res" dst="vsl: analogLib res hspice"/>
<mapping src="bit_cell_array" dst="vsl: mylib bit_cell_array schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="bit_conditioning" dst="vsl: mylib bit_conditioning schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="column_decoder_new" dst="vsl: mylib column_decoder_new schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="cap" dst="vsl: analogLib cap hspice"/>
<mapping src="demu_2_4" dst="vsl: mylib demu_2_4 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="inv_2" dst="vsl: mylib inv_2 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="and_2" dst="vsl: mylib and_2 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="bitcell" dst="vsl: mylib bitcell schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="tspc_flip_flop" dst="vsl: mylib tspc_flip_flop schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="inputbuf" dst="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="rowdecoder" dst="vsl: mylib rowdecoder schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="nor_5" dst="vsl: mylib nor_5 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="write_driver" dst="vsl: mylib Write_Driver schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping src="tb2022" dst="vsl: mylib tb2022 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>mylib</lib>
<cell>tb2022</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
<view_stop_list>hspice hspiceD</view_stop_list>
</root_context>
</module>
