$date
	Sun Oct 23 00:50:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1001681
b10010 !
1"
#1001682
b10010 &
b10010 %
1$
#1001683
0"
#1001686
b1001 &
b1001 %
#1001690
b11100 &
b11100 %
#1001694
b1110 &
b1110 %
#1001698
b111 &
b111 %
#1001702
b10110 &
b10110 %
#1001706
b1011 &
b1011 %
#1001710
b100010 &
b100010 %
#1001714
b10001 &
b10001 %
#1001718
b110100 &
b110100 %
#1001722
b11010 &
b11010 %
#1001726
b1101 &
b1101 %
#1001730
b101000 &
b101000 %
#1001734
b10100 &
b10100 %
#1001738
b1010 &
b1010 %
#1001742
b101 &
b101 %
#1001746
b10000 &
b10000 %
#1001750
b1000 &
b1000 %
#1001754
b100 &
b100 %
#1001758
b10 &
b10 %
#1001762
b1 &
b1 %
1#
#1001766
b0 &
0#
b0 %
0$
#2013817
b1 !
1"
#2013818
b1 &
b1 %
1$
#2013819
0"
#2013822
1#
#2013826
b0 &
b0 %
0#
0$
#3011524
b1010 !
1"
#3011526
b1010 &
b1010 %
1$
#3011527
0"
#3011530
b101 &
b101 %
#3011534
b10000 &
b10000 %
#3011538
b1000 &
b1000 %
#3011542
b100 &
b100 %
#3011546
b10 &
b10 %
#3011550
b1 &
1#
b1 %
#3011554
b0 &
b0 %
0#
0$
#4500012
