# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Mar 16 20:20:41 2018
# 
# Allegro PCB Router v16-6-112 made 2015/06/07 at 22:54:31
# Running on: desktop-174dho8, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/cole/Documents/Cadence/Projects/Shelby Cadence2 3-16/Shelby Cadence2 3-16/Projects\GAMEBOARD9.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/cole/Documents/Cadence/Projects/Shelby Cadence2 3-16/Shelby Cadence2 3-16/Projects/specctra.did
# Current time = Fri Mar 16 20:20:44 2018
# PCB C:/Users/cole/Documents/Cadence/Projects/Shelby Cadence2 3-16/Shelby Cadence2 3-16/Projects
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-550.0000 ylo=-425.0000 xhi=11550.0000 yhi=8925.0000
# Total 95 Images Consolidated.
# Via VIA z=1, 2 xlo=-30.0000 ylo=-30.0000 xhi= 30.0000 yhi= 30.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# <<WARNING:>> Potential non fixed positive shape alignment with the host CAD system exists.
#              Allegro PCB Router does not perform any operations to remove or identify slivers and isolations.
#              If the host CAD system performs such an operation, the user may experience unrouted
#              or DRC alignment issues.
#              The user must perform final unrouted/DRC validation within the host CAD system.
# Wires Processed 553, Vias Processed 38
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 105, Images Processed 116, Padstacks Processed 12
# Nets Processed 97, Net Terminals 455
# PCB Area=93500000.000  EIC=30  Area/EIC=3116666.667  SMDs=91
# Total Pin Count: 430
# Signal Connections Created 79
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/cole/Documents/Cadence/Projects/Shelby Cadence2 3-16/Shelby Cadence2 3-16/Projects\GAMEBOARD9.dsn
# Nets 97 Connections 320 Unroutes 79
# Signal Layers 2 Power Layers 0
# Wire Junctions 40, at vias 10 Total Vias 38
# Percent Connected   75.31
# Manhattan Length 948877.6870 Horizontal 532618.3450 Vertical 416259.3420
# Routed Length 199868.7501 Horizontal 121741.4500 Vertical 107866.6700
# Ratio Actual / Manhattan   0.2106
# Unconnected Length 201812.5370 Horizontal 94281.8050 Vertical 107530.7320
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/cole/Documents/Cadence/Projects/Shelby Cadence2 3-16/Shelby Cadence2 3-16/Projects\GAMEBOARD9_rules.do ...
# Colormap Written to File _notify.std
# Enter command <