//DESIGN CODE
module encoder4to2(
    input a,b,c,d,
    output y0,y1
    );
or(y0,a,b);
or(y1,a,c);
endmodule



//TEST BENCH
module encoder4to2_tb;
reg a,b,c,d;
wire y0,y1;
encoder4to2 uut(.a(a),.b(b),.c(c),.d(d),.y0(y0),.y1(y1));
initial begin
a=1;b=0;c=0;d=0;#100;
a=0;b=1;c=0;d=0;#100;
a=0;b=0;c=1;d=0;#100;
a=0;b=0;c=0;d=1;#100;
end
endmodule
