

================================================================
== Vivado HLS Report for 'dda'
================================================================
* Date:           Wed Aug 22 22:19:59 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lineAlgorithms
* Solution:       dda
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!tmp_9)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	20  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y1) nounwind"   --->   Operation 29 'read' 'y1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x1) nounwind"   --->   Operation 30 'read' 'x1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y0) nounwind"   --->   Operation 31 'read' 'y0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x0) nounwind"   --->   Operation 32 'read' 'x0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.70ns)   --->   "%dx = sub nsw i32 %x1_read, %x0_read" [../../Cpp/src/lineAlgorithms.cpp:104]   --->   Operation 33 'sub' 'dx' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.70ns)   --->   "%dy = sub nsw i32 %y1_read, %y0_read" [../../Cpp/src/lineAlgorithms.cpp:105]   --->   Operation 34 'sub' 'dy' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.88>
ST_2 : Operation 35 [1/1] (2.43ns)   --->   "%tmp_i = icmp sgt i32 %dx, 0" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 35 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.70ns)   --->   "%tmp_i_8 = sub i32 0, %dx" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 36 'sub' 'tmp_i_8' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.37ns)   --->   "%n_assign_1 = select i1 %tmp_i, i32 %dx, i32 %tmp_i_8" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 37 'select' 'n_assign_1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.43ns)   --->   "%tmp_i1 = icmp sgt i32 %dy, 0" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 38 'icmp' 'tmp_i1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.70ns)   --->   "%tmp_i2 = sub i32 0, %dy" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 39 'sub' 'tmp_i2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.37ns)   --->   "%n_assign_3 = select i1 %tmp_i1, i32 %dy, i32 %tmp_i2" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 40 'select' 'n_assign_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.43ns)   --->   "%tmp_5 = icmp sgt i32 %n_assign_1, %n_assign_3" [../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 41 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.37ns)   --->   "%steps = select i1 %tmp_5, i32 %n_assign_1, i32 %n_assign_3" [../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 42 'select' 'steps' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.09>
ST_3 : Operation 43 [5/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 43 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 44 [5/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 44 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 45 [5/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 45 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.09>
ST_4 : Operation 46 [4/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 46 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 47 [4/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 47 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 48 [4/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 48 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.09>
ST_5 : Operation 49 [3/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 49 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 50 [3/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 50 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 51 [3/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 51 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.09>
ST_6 : Operation 52 [2/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 52 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 53 [2/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 53 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 54 [2/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 54 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.09>
ST_7 : Operation 55 [1/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 55 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 56 [1/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 56 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 57 [1/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 57 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.38>
ST_8 : Operation 58 [12/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 58 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [12/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 59 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.38>
ST_9 : Operation 60 [11/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 60 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [11/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 61 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.38>
ST_10 : Operation 62 [10/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 62 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [10/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 63 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.38>
ST_11 : Operation 64 [9/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 64 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [9/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 65 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.38>
ST_12 : Operation 66 [8/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 66 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [8/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 67 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.38>
ST_13 : Operation 68 [7/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 68 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 69 [7/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 69 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.38>
ST_14 : Operation 70 [6/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 70 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [6/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 71 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 72 [5/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 72 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 73 [5/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 73 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.38>
ST_15 : Operation 74 [5/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 74 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [5/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 75 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [4/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 76 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 77 [4/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 77 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.38>
ST_16 : Operation 78 [4/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 78 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [4/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 79 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [3/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 80 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 81 [3/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 81 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.38>
ST_17 : Operation 82 [3/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 82 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 83 [3/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 83 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 84 [2/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 84 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 85 [2/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 85 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.38>
ST_18 : Operation 86 [2/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 86 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 87 [2/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 87 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 88 [1/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 88 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 89 [1/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 89 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.38>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x0) nounwind, !map !30"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y0) nounwind, !map !36"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x1) nounwind, !map !40"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y1) nounwind, !map !44"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %xp) nounwind, !map !48"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %yp) nounwind, !map !52"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dda_str) nounwind"   --->   Operation 96 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 97 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 98 [1/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 98 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [1/1] (1.66ns)   --->   "br label %1" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.66>

State 20 <SV = 19> <Delay = 7.56>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%x_assign = phi float [ %X, %0 ], [ %X_1, %2 ]"   --->   Operation 100 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%x_assign_3 = phi float [ %Y, %0 ], [ %Y_1, %2 ]"   --->   Operation 101 'phi' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 102 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (2.43ns)   --->   "%tmp_9 = icmp sgt i32 %i, %steps" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 103 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [1/1] (2.70ns)   --->   "%i_1 = add nsw i32 %i, 1" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 104 'add' 'i_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %3, label %2" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%X1_to_int = bitcast float %x_assign to i32" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 106 'bitcast' 'X1_to_int' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %X1_to_int, i32 23, i32 30)" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 107 'partselect' 'tmp' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %X1_to_int to i23" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 108 'trunc' 'tmp_1' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 109 'icmp' 'notlhs' <Predicate = (!tmp_9)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_1, 0" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 110 'icmp' 'notrhs' <Predicate = (!tmp_9)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2 = or i1 %notrhs, %notlhs" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 111 'or' 'tmp_2' <Predicate = (!tmp_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [1/1] (6.61ns)   --->   "%tmp_3 = fcmp olt float %x_assign, 0.000000e+00" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 112 'fcmp' 'tmp_3' <Predicate = (!tmp_9)> <Delay = 6.61> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_4 = and i1 %tmp_2, %tmp_3" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 113 'and' 'tmp_4' <Predicate = (!tmp_9)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 114 [1/1] (5.34ns)   --->   "%tmp_1_i = fpext float %x_assign to double" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 114 'fpext' 'tmp_1_i' <Predicate = (!tmp_9)> <Delay = 5.34> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.34> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%Y1_to_int = bitcast float %x_assign_3 to i32" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 115 'bitcast' 'Y1_to_int' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Y1_to_int, i32 23, i32 30)" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 116 'partselect' 'tmp_s' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %Y1_to_int to i23" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 117 'trunc' 'tmp_27' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (1.47ns)   --->   "%notlhs1 = icmp ne i8 %tmp_s, -1" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 118 'icmp' 'notlhs1' <Predicate = (!tmp_9)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [1/1] (2.40ns)   --->   "%notrhs1 = icmp eq i23 %tmp_27, 0" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 119 'icmp' 'notrhs1' <Predicate = (!tmp_9)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = or i1 %notrhs1, %notlhs1" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 120 'or' 'tmp_11' <Predicate = (!tmp_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (6.61ns)   --->   "%tmp_12 = fcmp olt float %x_assign_3, 0.000000e+00" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 121 'fcmp' 'tmp_12' <Predicate = (!tmp_9)> <Delay = 6.61> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 122 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_13 = and i1 %tmp_11, %tmp_12" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 122 'and' 'tmp_13' <Predicate = (!tmp_9)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (5.34ns)   --->   "%tmp_1_i4 = fpext float %x_assign_3 to double" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 123 'fpext' 'tmp_1_i4' <Predicate = (!tmp_9)> <Delay = 5.34> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.34> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 124 [5/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 124 'fadd' 'X_1' <Predicate = (!tmp_9)> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [5/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 125 'fadd' 'Y_1' <Predicate = (!tmp_9)> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [../../Cpp/src/lineAlgorithms.cpp:131]   --->   Operation 126 'ret' <Predicate = (tmp_9)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.37>
ST_21 : Operation 127 [6/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 127 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [6/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 128 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 129 [6/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 129 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [6/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 130 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [4/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 131 'fadd' 'X_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [4/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 132 'fadd' 'Y_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.37>
ST_22 : Operation 133 [5/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 133 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [5/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 134 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [5/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 135 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [5/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 136 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [3/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 137 'fadd' 'X_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [3/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 138 'fadd' 'Y_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.37>
ST_23 : Operation 139 [4/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 139 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [4/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 140 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 141 [4/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 141 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 142 [4/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 142 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [2/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 143 'fadd' 'X_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 144 [2/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 144 'fadd' 'Y_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.37>
ST_24 : Operation 145 [3/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 145 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 146 [3/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 146 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [3/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 147 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [3/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 148 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 149 [1/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 149 'fadd' 'X_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [1/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 150 'fadd' 'Y_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.37>
ST_25 : Operation 151 [2/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 151 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [2/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 152 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 153 [2/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 153 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 154 [2/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 154 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.37>
ST_26 : Operation 155 [1/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 155 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 156 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [1/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 157 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 158 [1/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 158 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.78>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign_6 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 159 'bitcast' 'p_Val2_s' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 160 'partselect' 'loc_V' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 161 'trunc' 'loc_V_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 162 'bitconcatenate' 'tmp_7_i_i_i_i' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_7_i_i_i_i_cast = zext i54 %tmp_7_i_i_i_i to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 163 'zext' 'tmp_7_i_i_i_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_i_cast = zext i11 %loc_V to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 164 'zext' 'tmp_i_i_i_i_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (2.12ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 165 'add' 'sh_assign' <Predicate = (tmp_4)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 166 'bitselect' 'isNeg' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (2.12ns)   --->   "%tmp_9_i_i_i_i = sub i11 1023, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 167 'sub' 'tmp_9_i_i_i_i' <Predicate = (tmp_4)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_9_i_i_i_i_cast = sext i11 %tmp_9_i_i_i_i to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 168 'sext' 'tmp_9_i_i_i_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (1.37ns)   --->   "%sh_assign_1 = select i1 %isNeg, i12 %tmp_9_i_i_i_i_cast, i12 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 169 'select' 'sh_assign_1' <Predicate = (tmp_4)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%sh_assign_1_i_cast = sext i12 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 170 'sext' 'sh_assign_1_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_i_i_i_i = zext i32 %sh_assign_1_i_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 171 'zext' 'tmp_i_i_i_i' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_i_i_i_i_cast = zext i32 %sh_assign_1_i_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 172 'zext' 'tmp_i_i_i_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_1_i_i_i_i = lshr i54 %tmp_7_i_i_i_i, %tmp_i_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 173 'lshr' 'tmp_1_i_i_i_i' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_3_i_i_i_i = shl i137 %tmp_7_i_i_i_i_cast, %tmp_i_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 174 'shl' 'tmp_3_i_i_i_i' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_1_i_i_i_i, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 175 'bitselect' 'tmp_18' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_10 = zext i1 %tmp_18 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 176 'zext' 'tmp_10' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_3_i_i_i_i, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 177 'partselect' 'tmp_14' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %isNeg, i32 %tmp_10, i32 %tmp_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 178 'select' 'p_Val2_2' <Predicate = (tmp_4)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast double %x_assign_7 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 179 'bitcast' 'p_Val2_5' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 180 'partselect' 'loc_V_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%loc_V_3 = trunc i64 %p_Val2_5 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 181 'trunc' 'loc_V_3' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i7_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_3, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 182 'bitconcatenate' 'tmp_7_i_i_i7_i' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_7_i_i_i7_i_cast = zext i54 %tmp_7_i_i_i7_i to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 183 'zext' 'tmp_7_i_i_i7_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i8_i_cast = zext i11 %loc_V_2 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 184 'zext' 'tmp_i_i_i_i8_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 185 [1/1] (2.12ns)   --->   "%sh_assign_2 = add i12 -1023, %tmp_i_i_i_i8_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 185 'add' 'sh_assign_2' <Predicate = (!tmp_4)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 186 'bitselect' 'isNeg_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 187 [1/1] (2.12ns)   --->   "%tmp_9_i_i_i1_i = sub i11 1023, %loc_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 187 'sub' 'tmp_9_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_9_i_i_i1_i_cast = sext i11 %tmp_9_i_i_i1_i to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 188 'sext' 'tmp_9_i_i_i1_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 189 [1/1] (1.37ns)   --->   "%sh_assign_3 = select i1 %isNeg_1, i12 %tmp_9_i_i_i1_i_cast, i12 %sh_assign_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 189 'select' 'sh_assign_3' <Predicate = (!tmp_4)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%sh_assign_3_i_cast = sext i12 %sh_assign_3 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 190 'sext' 'sh_assign_3_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_i_i_i1_i = zext i32 %sh_assign_3_i_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 191 'zext' 'tmp_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_i_i_i1_i_cast = zext i32 %sh_assign_3_i_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 192 'zext' 'tmp_i_i_i1_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_1_i_i_i1_i = lshr i54 %tmp_7_i_i_i7_i, %tmp_i_i_i1_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 193 'lshr' 'tmp_1_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_3_i_i_i1_i = shl i137 %tmp_7_i_i_i7_i_cast, %tmp_i_i_i1_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 194 'shl' 'tmp_3_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_1_i_i_i1_i, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 195 'bitselect' 'tmp_26' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_15 = zext i1 %tmp_26 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 196 'zext' 'tmp_15' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_3_i_i_i1_i, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 197 'partselect' 'tmp_16' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %isNeg_1, i32 %tmp_15, i32 %tmp_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 198 'select' 'p_Val2_7' <Predicate = (!tmp_4)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%p_Val2_10 = bitcast double %x_assign_8 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 199 'bitcast' 'p_Val2_10' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "%loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_10, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 200 'partselect' 'loc_V_4' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%loc_V_5 = trunc i64 %p_Val2_10 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 201 'trunc' 'loc_V_5' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i_i1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_5, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 202 'bitconcatenate' 'tmp_7_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_7_i_i_i_i12_cast = zext i54 %tmp_7_i_i_i_i1 to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 203 'zext' 'tmp_7_i_i_i_i12_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_i13_cast = zext i11 %loc_V_4 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 204 'zext' 'tmp_i_i_i_i_i13_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (2.12ns)   --->   "%sh_assign_4 = add i12 -1023, %tmp_i_i_i_i_i13_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 205 'add' 'sh_assign_4' <Predicate = (tmp_13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_4, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 206 'bitselect' 'isNeg_2' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (2.12ns)   --->   "%tmp_9_i_i_i_i1 = sub i11 1023, %loc_V_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 207 'sub' 'tmp_9_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_9_i_i_i_i16_cast = sext i11 %tmp_9_i_i_i_i1 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 208 'sext' 'tmp_9_i_i_i_i16_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 209 [1/1] (1.37ns)   --->   "%sh_assign_5 = select i1 %isNeg_2, i12 %tmp_9_i_i_i_i16_cast, i12 %sh_assign_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 209 'select' 'sh_assign_5' <Predicate = (tmp_13)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%sh_assign_1_i17_cast = sext i12 %sh_assign_5 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 210 'sext' 'sh_assign_1_i17_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_i_i_i_i1 = zext i32 %sh_assign_1_i17_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 211 'zext' 'tmp_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_i_i_i_i18_cast = zext i32 %sh_assign_1_i17_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 212 'zext' 'tmp_i_i_i_i18_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_1_i_i_i_i1 = lshr i54 %tmp_7_i_i_i_i1, %tmp_i_i_i_i18_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 213 'lshr' 'tmp_1_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_3_i_i_i_i1 = shl i137 %tmp_7_i_i_i_i12_cast, %tmp_i_i_i_i1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 214 'shl' 'tmp_3_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_1_i_i_i_i1, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 215 'bitselect' 'tmp_33' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_17 = zext i1 %tmp_33 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 216 'zext' 'tmp_17' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_3_i_i_i_i1, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 217 'partselect' 'tmp_19' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %isNeg_2, i32 %tmp_17, i32 %tmp_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 218 'select' 'p_Val2_12' <Predicate = (tmp_13)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%p_Val2_15 = bitcast double %x_assign_9 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 219 'bitcast' 'p_Val2_15' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%loc_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_15, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 220 'partselect' 'loc_V_6' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%loc_V_7 = trunc i64 %p_Val2_15 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 221 'trunc' 'loc_V_7' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i7_i1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_7, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 222 'bitconcatenate' 'tmp_7_i_i_i7_i1' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_7_i_i_i7_i33_cas = zext i54 %tmp_7_i_i_i7_i1 to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 223 'zext' 'tmp_7_i_i_i7_i33_cas' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i8_i34_cas = zext i11 %loc_V_6 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 224 'zext' 'tmp_i_i_i_i8_i34_cas' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (2.12ns)   --->   "%sh_assign_6 = add i12 -1023, %tmp_i_i_i_i8_i34_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 225 'add' 'sh_assign_6' <Predicate = (!tmp_13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_6, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 226 'bitselect' 'isNeg_3' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (2.12ns)   --->   "%tmp_9_i_i_i1_i1 = sub i11 1023, %loc_V_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 227 'sub' 'tmp_9_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_9_i_i_i1_i37_cas = sext i11 %tmp_9_i_i_i1_i1 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 228 'sext' 'tmp_9_i_i_i1_i37_cas' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (1.37ns)   --->   "%sh_assign_7 = select i1 %isNeg_3, i12 %tmp_9_i_i_i1_i37_cas, i12 %sh_assign_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 229 'select' 'sh_assign_7' <Predicate = (!tmp_13)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%sh_assign_3_i38_cast = sext i12 %sh_assign_7 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 230 'sext' 'sh_assign_3_i38_cast' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_i_i_i1_i1 = zext i32 %sh_assign_3_i38_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 231 'zext' 'tmp_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_i_i_i1_i39_cast = zext i32 %sh_assign_3_i38_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 232 'zext' 'tmp_i_i_i1_i39_cast' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_1_i_i_i1_i1 = lshr i54 %tmp_7_i_i_i7_i1, %tmp_i_i_i1_i39_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 233 'lshr' 'tmp_1_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_3_i_i_i1_i1 = shl i137 %tmp_7_i_i_i7_i33_cas, %tmp_i_i_i1_i1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 234 'shl' 'tmp_3_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_1_i_i_i1_i1, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 235 'bitselect' 'tmp_37' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_20 = zext i1 %tmp_37 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 236 'zext' 'tmp_20' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_3_i_i_i1_i1, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 237 'partselect' 'tmp_21' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 238 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_17 = select i1 %isNeg_3, i32 %tmp_20, i32 %tmp_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 238 'select' 'p_Val2_17' <Predicate = (!tmp_13)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.44>
ST_28 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 239 'bitselect' 'p_Result_s' <Predicate = (tmp_4)> <Delay = 0.00>
ST_28 : Operation 240 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i_i = sub i32 0, %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 240 'sub' 'p_Val2_6_i_i_i_i' <Predicate = (tmp_4)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%p_Val2_4 = select i1 %p_Result_s, i32 %p_Val2_6_i_i_i_i, i32 %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 241 'select' 'p_Val2_4' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 242 'bitselect' 'p_Result_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_28 : Operation 243 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i1_i = sub i32 0, %p_Val2_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 243 'sub' 'p_Val2_6_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 244 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %p_Result_1, i32 %p_Val2_6_i_i_i1_i, i32 %p_Val2_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 244 'select' 'p_Val2_9' <Predicate = (!tmp_4)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 245 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_0_i = select i1 %tmp_4, i32 %p_Val2_4, i32 %p_Val2_9" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 245 'select' 'p_0_i' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 246 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %xp, i32 %p_0_i) nounwind" [../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 246 'write' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_0_i1)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_10, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 247 'bitselect' 'p_Result_2' <Predicate = (tmp_13)> <Delay = 0.00>
ST_28 : Operation 248 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i_i1 = sub i32 0, %p_Val2_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 248 'sub' 'p_Val2_6_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node p_0_i1)   --->   "%p_Val2_14 = select i1 %p_Result_2, i32 %p_Val2_6_i_i_i_i1, i32 %p_Val2_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 249 'select' 'p_Val2_14' <Predicate = (tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_15, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 250 'bitselect' 'p_Result_3' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i1_i1 = sub i32 0, %p_Val2_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 251 'sub' 'p_Val2_6_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 252 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_19 = select i1 %p_Result_3, i32 %p_Val2_6_i_i_i1_i1, i32 %p_Val2_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 252 'select' 'p_Val2_19' <Predicate = (!tmp_13)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 253 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_0_i1 = select i1 %tmp_13, i32 %p_Val2_14, i32 %p_Val2_19" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 253 'select' 'p_0_i1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %yp, i32 %p_0_i1) nounwind" [../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 254 'write' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (0.00ns)   --->   "br label %1" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ yp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y1_read              (read          ) [ 00000000000000000000000000000]
x1_read              (read          ) [ 00000000000000000000000000000]
y0_read              (read          ) [ 00111111111111111110000000000]
x0_read              (read          ) [ 00111111111111111110000000000]
dx                   (sub           ) [ 00111111000000000000000000000]
dy                   (sub           ) [ 00111111000000000000000000000]
tmp_i                (icmp          ) [ 00000000000000000000000000000]
tmp_i_8              (sub           ) [ 00000000000000000000000000000]
n_assign_1           (select        ) [ 00000000000000000000000000000]
tmp_i1               (icmp          ) [ 00000000000000000000000000000]
tmp_i2               (sub           ) [ 00000000000000000000000000000]
n_assign_3           (select        ) [ 00000000000000000000000000000]
tmp_5                (icmp          ) [ 00000000000000000000000000000]
steps                (select        ) [ 00011111111111111111111111111]
tmp_6                (sitofp        ) [ 00000000111111111111000000000]
tmp_7                (sitofp        ) [ 00000000111111111111000000000]
tmp_8                (sitofp        ) [ 00000000111111111111000000000]
X                    (sitofp        ) [ 00000000000000000001111111111]
Y                    (sitofp        ) [ 00000000000000000001111111111]
StgValue_90          (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_91          (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_92          (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_93          (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_94          (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_95          (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_96          (spectopmodule ) [ 00000000000000000000000000000]
Xinc                 (fdiv          ) [ 00000000000000000000111111111]
Yinc                 (fdiv          ) [ 00000000000000000000111111111]
StgValue_99          (br            ) [ 00000000000000000001111111111]
x_assign             (phi           ) [ 00000000000000000000111110000]
x_assign_3           (phi           ) [ 00000000000000000000111110000]
i                    (phi           ) [ 00000000000000000000100000000]
tmp_9                (icmp          ) [ 00000000000000000000111111111]
i_1                  (add           ) [ 00000000000000000001111111111]
StgValue_105         (br            ) [ 00000000000000000000000000000]
X1_to_int            (bitcast       ) [ 00000000000000000000000000000]
tmp                  (partselect    ) [ 00000000000000000000000000000]
tmp_1                (trunc         ) [ 00000000000000000000000000000]
notlhs               (icmp          ) [ 00000000000000000000000000000]
notrhs               (icmp          ) [ 00000000000000000000000000000]
tmp_2                (or            ) [ 00000000000000000000000000000]
tmp_3                (fcmp          ) [ 00000000000000000000000000000]
tmp_4                (and           ) [ 00000000000000000000011111111]
tmp_1_i              (fpext         ) [ 00000000000000000000011111100]
Y1_to_int            (bitcast       ) [ 00000000000000000000000000000]
tmp_s                (partselect    ) [ 00000000000000000000000000000]
tmp_27               (trunc         ) [ 00000000000000000000000000000]
notlhs1              (icmp          ) [ 00000000000000000000000000000]
notrhs1              (icmp          ) [ 00000000000000000000000000000]
tmp_11               (or            ) [ 00000000000000000000000000000]
tmp_12               (fcmp          ) [ 00000000000000000000000000000]
tmp_13               (and           ) [ 00000000000000000000011111111]
tmp_1_i4             (fpext         ) [ 00000000000000000000011111100]
StgValue_126         (ret           ) [ 00000000000000000000000000000]
X_1                  (fadd          ) [ 00000000000000000001100001111]
Y_1                  (fadd          ) [ 00000000000000000001100001111]
x_assign_6           (dadd          ) [ 00000000000000000000000000010]
x_assign_7           (dadd          ) [ 00000000000000000000000000010]
x_assign_8           (dadd          ) [ 00000000000000000000000000010]
x_assign_9           (dadd          ) [ 00000000000000000000000000010]
p_Val2_s             (bitcast       ) [ 00000000000000000000000000001]
loc_V                (partselect    ) [ 00000000000000000000000000000]
loc_V_1              (trunc         ) [ 00000000000000000000000000000]
tmp_7_i_i_i_i        (bitconcatenate) [ 00000000000000000000000000000]
tmp_7_i_i_i_i_cast   (zext          ) [ 00000000000000000000000000000]
tmp_i_i_i_i_i_cast   (zext          ) [ 00000000000000000000000000000]
sh_assign            (add           ) [ 00000000000000000000000000000]
isNeg                (bitselect     ) [ 00000000000000000000000000000]
tmp_9_i_i_i_i        (sub           ) [ 00000000000000000000000000000]
tmp_9_i_i_i_i_cast   (sext          ) [ 00000000000000000000000000000]
sh_assign_1          (select        ) [ 00000000000000000000000000000]
sh_assign_1_i_cast   (sext          ) [ 00000000000000000000000000000]
tmp_i_i_i_i          (zext          ) [ 00000000000000000000000000000]
tmp_i_i_i_i_cast     (zext          ) [ 00000000000000000000000000000]
tmp_1_i_i_i_i        (lshr          ) [ 00000000000000000000000000000]
tmp_3_i_i_i_i        (shl           ) [ 00000000000000000000000000000]
tmp_18               (bitselect     ) [ 00000000000000000000000000000]
tmp_10               (zext          ) [ 00000000000000000000000000000]
tmp_14               (partselect    ) [ 00000000000000000000000000000]
p_Val2_2             (select        ) [ 00000000000000000000000000001]
p_Val2_5             (bitcast       ) [ 00000000000000000000000000001]
loc_V_2              (partselect    ) [ 00000000000000000000000000000]
loc_V_3              (trunc         ) [ 00000000000000000000000000000]
tmp_7_i_i_i7_i       (bitconcatenate) [ 00000000000000000000000000000]
tmp_7_i_i_i7_i_cast  (zext          ) [ 00000000000000000000000000000]
tmp_i_i_i_i8_i_cast  (zext          ) [ 00000000000000000000000000000]
sh_assign_2          (add           ) [ 00000000000000000000000000000]
isNeg_1              (bitselect     ) [ 00000000000000000000000000000]
tmp_9_i_i_i1_i       (sub           ) [ 00000000000000000000000000000]
tmp_9_i_i_i1_i_cast  (sext          ) [ 00000000000000000000000000000]
sh_assign_3          (select        ) [ 00000000000000000000000000000]
sh_assign_3_i_cast   (sext          ) [ 00000000000000000000000000000]
tmp_i_i_i1_i         (zext          ) [ 00000000000000000000000000000]
tmp_i_i_i1_i_cast    (zext          ) [ 00000000000000000000000000000]
tmp_1_i_i_i1_i       (lshr          ) [ 00000000000000000000000000000]
tmp_3_i_i_i1_i       (shl           ) [ 00000000000000000000000000000]
tmp_26               (bitselect     ) [ 00000000000000000000000000000]
tmp_15               (zext          ) [ 00000000000000000000000000000]
tmp_16               (partselect    ) [ 00000000000000000000000000000]
p_Val2_7             (select        ) [ 00000000000000000000000000001]
p_Val2_10            (bitcast       ) [ 00000000000000000000000000001]
loc_V_4              (partselect    ) [ 00000000000000000000000000000]
loc_V_5              (trunc         ) [ 00000000000000000000000000000]
tmp_7_i_i_i_i1       (bitconcatenate) [ 00000000000000000000000000000]
tmp_7_i_i_i_i12_cast (zext          ) [ 00000000000000000000000000000]
tmp_i_i_i_i_i13_cast (zext          ) [ 00000000000000000000000000000]
sh_assign_4          (add           ) [ 00000000000000000000000000000]
isNeg_2              (bitselect     ) [ 00000000000000000000000000000]
tmp_9_i_i_i_i1       (sub           ) [ 00000000000000000000000000000]
tmp_9_i_i_i_i16_cast (sext          ) [ 00000000000000000000000000000]
sh_assign_5          (select        ) [ 00000000000000000000000000000]
sh_assign_1_i17_cast (sext          ) [ 00000000000000000000000000000]
tmp_i_i_i_i1         (zext          ) [ 00000000000000000000000000000]
tmp_i_i_i_i18_cast   (zext          ) [ 00000000000000000000000000000]
tmp_1_i_i_i_i1       (lshr          ) [ 00000000000000000000000000000]
tmp_3_i_i_i_i1       (shl           ) [ 00000000000000000000000000000]
tmp_33               (bitselect     ) [ 00000000000000000000000000000]
tmp_17               (zext          ) [ 00000000000000000000000000000]
tmp_19               (partselect    ) [ 00000000000000000000000000000]
p_Val2_12            (select        ) [ 00000000000000000000000000001]
p_Val2_15            (bitcast       ) [ 00000000000000000000000000001]
loc_V_6              (partselect    ) [ 00000000000000000000000000000]
loc_V_7              (trunc         ) [ 00000000000000000000000000000]
tmp_7_i_i_i7_i1      (bitconcatenate) [ 00000000000000000000000000000]
tmp_7_i_i_i7_i33_cas (zext          ) [ 00000000000000000000000000000]
tmp_i_i_i_i8_i34_cas (zext          ) [ 00000000000000000000000000000]
sh_assign_6          (add           ) [ 00000000000000000000000000000]
isNeg_3              (bitselect     ) [ 00000000000000000000000000000]
tmp_9_i_i_i1_i1      (sub           ) [ 00000000000000000000000000000]
tmp_9_i_i_i1_i37_cas (sext          ) [ 00000000000000000000000000000]
sh_assign_7          (select        ) [ 00000000000000000000000000000]
sh_assign_3_i38_cast (sext          ) [ 00000000000000000000000000000]
tmp_i_i_i1_i1        (zext          ) [ 00000000000000000000000000000]
tmp_i_i_i1_i39_cast  (zext          ) [ 00000000000000000000000000000]
tmp_1_i_i_i1_i1      (lshr          ) [ 00000000000000000000000000000]
tmp_3_i_i_i1_i1      (shl           ) [ 00000000000000000000000000000]
tmp_37               (bitselect     ) [ 00000000000000000000000000000]
tmp_20               (zext          ) [ 00000000000000000000000000000]
tmp_21               (partselect    ) [ 00000000000000000000000000000]
p_Val2_17            (select        ) [ 00000000000000000000000000001]
p_Result_s           (bitselect     ) [ 00000000000000000000000000000]
p_Val2_6_i_i_i_i     (sub           ) [ 00000000000000000000000000000]
p_Val2_4             (select        ) [ 00000000000000000000000000000]
p_Result_1           (bitselect     ) [ 00000000000000000000000000000]
p_Val2_6_i_i_i1_i    (sub           ) [ 00000000000000000000000000000]
p_Val2_9             (select        ) [ 00000000000000000000000000000]
p_0_i                (select        ) [ 00000000000000000000000000000]
StgValue_246         (write         ) [ 00000000000000000000000000000]
p_Result_2           (bitselect     ) [ 00000000000000000000000000000]
p_Val2_6_i_i_i_i1    (sub           ) [ 00000000000000000000000000000]
p_Val2_14            (select        ) [ 00000000000000000000000000000]
p_Result_3           (bitselect     ) [ 00000000000000000000000000000]
p_Val2_6_i_i_i1_i1   (sub           ) [ 00000000000000000000000000000]
p_Val2_19            (select        ) [ 00000000000000000000000000000]
p_0_i1               (select        ) [ 00000000000000000000000000000]
StgValue_254         (write         ) [ 00000000000000000000000000000]
StgValue_255         (br            ) [ 00000000000000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="yp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dda_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="y1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x1_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x1_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="y0_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y0_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x0_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x0_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_246_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_246/28 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_254_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_254/28 "/>
</bind>
</comp>

<comp id="112" class="1005" name="x_assign_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="x_assign_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="32" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/20 "/>
</bind>
</comp>

<comp id="122" class="1005" name="x_assign_3_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="x_assign_3_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign_3/20 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/20 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="X_1/20 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="Y_1/20 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="Xinc/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="Yinc/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_6/3 X/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_7/3 Y/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_1_i/20 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_1_i4_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_1_i4/20 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_12_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/20 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="x_assign_6/21 x_assign_7/21 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="x_assign_8/21 x_assign_9/21 "/>
</bind>
</comp>

<comp id="202" class="1005" name="reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_6 x_assign_7 "/>
</bind>
</comp>

<comp id="206" class="1005" name="reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_8 x_assign_9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="dx_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dx/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="dy_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dy/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_i_8_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_8/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="n_assign_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_assign_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_i1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_i2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="n_assign_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_assign_3/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="steps_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="steps/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_9_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="18"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/20 "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/20 "/>
</bind>
</comp>

<comp id="281" class="1004" name="X1_to_int_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="X1_to_int/20 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="299" class="1004" name="notlhs_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/20 "/>
</bind>
</comp>

<comp id="305" class="1004" name="notrhs_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="23" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/20 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/20 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/20 "/>
</bind>
</comp>

<comp id="323" class="1004" name="Y1_to_int_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="Y1_to_int/20 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_27_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/20 "/>
</bind>
</comp>

<comp id="341" class="1004" name="notlhs1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/20 "/>
</bind>
</comp>

<comp id="347" class="1004" name="notrhs1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="23" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/20 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_11_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/20 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_13/20 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Val2_s_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/27 "/>
</bind>
</comp>

<comp id="369" class="1004" name="loc_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="0" index="2" bw="7" slack="0"/>
<pin id="373" dir="0" index="3" bw="7" slack="0"/>
<pin id="374" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/27 "/>
</bind>
</comp>

<comp id="379" class="1004" name="loc_V_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/27 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_7_i_i_i_i_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="54" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="52" slack="0"/>
<pin id="387" dir="0" index="3" bw="1" slack="0"/>
<pin id="388" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i_i_i_i/27 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_7_i_i_i_i_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="54" slack="0"/>
<pin id="395" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i_i_i_cast/27 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_i_i_i_i_i_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_i_cast/27 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sh_assign_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/27 "/>
</bind>
</comp>

<comp id="407" class="1004" name="isNeg_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="12" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/27 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_9_i_i_i_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="11" slack="0"/>
<pin id="418" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9_i_i_i_i/27 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_9_i_i_i_i_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_i_i_i_i_cast/27 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sh_assign_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="11" slack="0"/>
<pin id="428" dir="0" index="2" bw="12" slack="0"/>
<pin id="429" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/27 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sh_assign_1_i_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast/27 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_i_i_i_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i/27 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_i_i_i_i_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast/27 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_1_i_i_i_i_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="54" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_1_i_i_i_i/27 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_3_i_i_i_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="54" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3_i_i_i_i/27 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_18_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="54" slack="0"/>
<pin id="460" dir="0" index="2" bw="7" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/27 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_10_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/27 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_14_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="137" slack="0"/>
<pin id="472" dir="0" index="2" bw="7" slack="0"/>
<pin id="473" dir="0" index="3" bw="8" slack="0"/>
<pin id="474" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/27 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Val2_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="32" slack="0"/>
<pin id="483" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/27 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Val2_5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_5/27 "/>
</bind>
</comp>

<comp id="491" class="1004" name="loc_V_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="0"/>
<pin id="494" dir="0" index="2" bw="7" slack="0"/>
<pin id="495" dir="0" index="3" bw="7" slack="0"/>
<pin id="496" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/27 "/>
</bind>
</comp>

<comp id="501" class="1004" name="loc_V_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/27 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_7_i_i_i7_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="54" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="52" slack="0"/>
<pin id="509" dir="0" index="3" bw="1" slack="0"/>
<pin id="510" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i_i_i7_i/27 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_7_i_i_i7_i_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="54" slack="0"/>
<pin id="517" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i_i7_i_cast/27 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_i_i_i_i8_i_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i8_i_cast/27 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sh_assign_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="0"/>
<pin id="525" dir="0" index="1" bw="11" slack="0"/>
<pin id="526" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_2/27 "/>
</bind>
</comp>

<comp id="529" class="1004" name="isNeg_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="12" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/27 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_9_i_i_i1_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="0" index="1" bw="11" slack="0"/>
<pin id="540" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9_i_i_i1_i/27 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_9_i_i_i1_i_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_i_i_i1_i_cast/27 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sh_assign_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="11" slack="0"/>
<pin id="550" dir="0" index="2" bw="12" slack="0"/>
<pin id="551" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_3/27 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sh_assign_3_i_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_i_cast/27 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_i_i_i1_i_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="0"/>
<pin id="561" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i1_i/27 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_i_i_i1_i_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="0"/>
<pin id="565" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i1_i_cast/27 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_1_i_i_i1_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="54" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_1_i_i_i1_i/27 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_3_i_i_i1_i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="54" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3_i_i_i1_i/27 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_26_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="54" slack="0"/>
<pin id="582" dir="0" index="2" bw="7" slack="0"/>
<pin id="583" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/27 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_15_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/27 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_16_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="137" slack="0"/>
<pin id="594" dir="0" index="2" bw="7" slack="0"/>
<pin id="595" dir="0" index="3" bw="8" slack="0"/>
<pin id="596" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/27 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_Val2_7_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="0" index="2" bw="32" slack="0"/>
<pin id="605" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/27 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_Val2_10_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="1"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_10/27 "/>
</bind>
</comp>

<comp id="613" class="1004" name="loc_V_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="0"/>
<pin id="616" dir="0" index="2" bw="7" slack="0"/>
<pin id="617" dir="0" index="3" bw="7" slack="0"/>
<pin id="618" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_4/27 "/>
</bind>
</comp>

<comp id="623" class="1004" name="loc_V_5_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_5/27 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_7_i_i_i_i1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="54" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="0" index="2" bw="52" slack="0"/>
<pin id="631" dir="0" index="3" bw="1" slack="0"/>
<pin id="632" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i_i_i_i1/27 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_7_i_i_i_i12_cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="54" slack="0"/>
<pin id="639" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i_i_i12_cast/27 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_i_i_i_i_i13_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="0"/>
<pin id="643" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_i13_cast/27 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sh_assign_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="0"/>
<pin id="647" dir="0" index="1" bw="11" slack="0"/>
<pin id="648" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_4/27 "/>
</bind>
</comp>

<comp id="651" class="1004" name="isNeg_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="12" slack="0"/>
<pin id="654" dir="0" index="2" bw="5" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/27 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_9_i_i_i_i1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="0"/>
<pin id="661" dir="0" index="1" bw="11" slack="0"/>
<pin id="662" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9_i_i_i_i1/27 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_9_i_i_i_i16_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="0"/>
<pin id="667" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_i_i_i_i16_cast/27 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sh_assign_5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="11" slack="0"/>
<pin id="672" dir="0" index="2" bw="12" slack="0"/>
<pin id="673" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_5/27 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sh_assign_1_i17_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="12" slack="0"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i17_cast/27 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_i_i_i_i1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="12" slack="0"/>
<pin id="683" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i1/27 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_i_i_i_i18_cast_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="0"/>
<pin id="687" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i18_cast/27 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_1_i_i_i_i1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="54" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_1_i_i_i_i1/27 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_3_i_i_i_i1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="54" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3_i_i_i_i1/27 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_33_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="54" slack="0"/>
<pin id="704" dir="0" index="2" bw="7" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/27 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_17_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/27 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_19_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="137" slack="0"/>
<pin id="716" dir="0" index="2" bw="7" slack="0"/>
<pin id="717" dir="0" index="3" bw="8" slack="0"/>
<pin id="718" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/27 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_Val2_12_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="0" index="2" bw="32" slack="0"/>
<pin id="727" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/27 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_Val2_15_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_15/27 "/>
</bind>
</comp>

<comp id="735" class="1004" name="loc_V_6_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="0"/>
<pin id="737" dir="0" index="1" bw="64" slack="0"/>
<pin id="738" dir="0" index="2" bw="7" slack="0"/>
<pin id="739" dir="0" index="3" bw="7" slack="0"/>
<pin id="740" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_6/27 "/>
</bind>
</comp>

<comp id="745" class="1004" name="loc_V_7_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="0"/>
<pin id="747" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_7/27 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_7_i_i_i7_i1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="54" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="0" index="2" bw="52" slack="0"/>
<pin id="753" dir="0" index="3" bw="1" slack="0"/>
<pin id="754" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i_i_i7_i1/27 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_7_i_i_i7_i33_cas_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="54" slack="0"/>
<pin id="761" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i_i7_i33_cas/27 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_i_i_i_i8_i34_cas_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="11" slack="0"/>
<pin id="765" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i8_i34_cas/27 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sh_assign_6_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="0"/>
<pin id="769" dir="0" index="1" bw="11" slack="0"/>
<pin id="770" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_6/27 "/>
</bind>
</comp>

<comp id="773" class="1004" name="isNeg_3_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="12" slack="0"/>
<pin id="776" dir="0" index="2" bw="5" slack="0"/>
<pin id="777" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/27 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_9_i_i_i1_i1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="11" slack="0"/>
<pin id="783" dir="0" index="1" bw="11" slack="0"/>
<pin id="784" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9_i_i_i1_i1/27 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_9_i_i_i1_i37_cas_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="0"/>
<pin id="789" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_i_i_i1_i37_cas/27 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sh_assign_7_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="11" slack="0"/>
<pin id="794" dir="0" index="2" bw="12" slack="0"/>
<pin id="795" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_7/27 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sh_assign_3_i38_cast_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="0"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_i38_cast/27 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_i_i_i1_i1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="12" slack="0"/>
<pin id="805" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i1_i1/27 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_i_i_i1_i39_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="0"/>
<pin id="809" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i1_i39_cast/27 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_1_i_i_i1_i1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="54" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_1_i_i_i1_i1/27 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_3_i_i_i1_i1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="54" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3_i_i_i1_i1/27 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_37_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="54" slack="0"/>
<pin id="826" dir="0" index="2" bw="7" slack="0"/>
<pin id="827" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/27 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_20_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/27 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_21_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="137" slack="0"/>
<pin id="838" dir="0" index="2" bw="7" slack="0"/>
<pin id="839" dir="0" index="3" bw="8" slack="0"/>
<pin id="840" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/27 "/>
</bind>
</comp>

<comp id="845" class="1004" name="p_Val2_17_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="0" index="2" bw="32" slack="0"/>
<pin id="849" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_17/27 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_Result_s_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="64" slack="1"/>
<pin id="856" dir="0" index="2" bw="7" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/28 "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_Val2_6_i_i_i_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="1"/>
<pin id="863" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_6_i_i_i_i/28 "/>
</bind>
</comp>

<comp id="865" class="1004" name="p_Val2_4_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="32" slack="1"/>
<pin id="869" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/28 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_Result_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="64" slack="1"/>
<pin id="875" dir="0" index="2" bw="7" slack="0"/>
<pin id="876" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/28 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_Val2_6_i_i_i1_i_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="32" slack="1"/>
<pin id="882" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_6_i_i_i1_i/28 "/>
</bind>
</comp>

<comp id="884" class="1004" name="p_Val2_9_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="0" index="2" bw="32" slack="1"/>
<pin id="888" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/28 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_0_i_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="8"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="0" index="2" bw="32" slack="0"/>
<pin id="895" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_i/28 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_Result_2_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="64" slack="1"/>
<pin id="902" dir="0" index="2" bw="7" slack="0"/>
<pin id="903" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/28 "/>
</bind>
</comp>

<comp id="906" class="1004" name="p_Val2_6_i_i_i_i1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="1"/>
<pin id="909" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_6_i_i_i_i1/28 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_Val2_14_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="0" index="2" bw="32" slack="1"/>
<pin id="915" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_14/28 "/>
</bind>
</comp>

<comp id="918" class="1004" name="p_Result_3_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="64" slack="1"/>
<pin id="921" dir="0" index="2" bw="7" slack="0"/>
<pin id="922" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/28 "/>
</bind>
</comp>

<comp id="925" class="1004" name="p_Val2_6_i_i_i1_i1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="1"/>
<pin id="928" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_6_i_i_i1_i1/28 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_Val2_19_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="0" index="2" bw="32" slack="1"/>
<pin id="934" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_19/28 "/>
</bind>
</comp>

<comp id="937" class="1004" name="p_0_i1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="8"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="0" index="2" bw="32" slack="0"/>
<pin id="941" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_i1/28 "/>
</bind>
</comp>

<comp id="945" class="1005" name="y0_read_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="13"/>
<pin id="947" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="y0_read "/>
</bind>
</comp>

<comp id="950" class="1005" name="x0_read_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="13"/>
<pin id="952" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="x0_read "/>
</bind>
</comp>

<comp id="955" class="1005" name="dx_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dx "/>
</bind>
</comp>

<comp id="963" class="1005" name="dy_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dy "/>
</bind>
</comp>

<comp id="971" class="1005" name="steps_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="steps "/>
</bind>
</comp>

<comp id="977" class="1005" name="tmp_6_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_7_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_8_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="993" class="1005" name="X_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="2"/>
<pin id="995" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="X "/>
</bind>
</comp>

<comp id="998" class="1005" name="Y_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="2"/>
<pin id="1000" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="1003" class="1005" name="Xinc_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Xinc "/>
</bind>
</comp>

<comp id="1008" class="1005" name="Yinc_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Yinc "/>
</bind>
</comp>

<comp id="1016" class="1005" name="i_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="0"/>
<pin id="1018" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_4_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_1_i_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="1"/>
<pin id="1028" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_13_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_1_i4_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="64" slack="1"/>
<pin id="1038" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i4 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="X_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="Y_1_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_1 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="p_Val2_s_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="64" slack="1"/>
<pin id="1053" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1056" class="1005" name="p_Val2_2_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="p_Val2_5_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="1"/>
<pin id="1064" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="p_Val2_7_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="p_Val2_10_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="64" slack="1"/>
<pin id="1075" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="p_Val2_12_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="p_Val2_15_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="64" slack="1"/>
<pin id="1086" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="p_Val2_17_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="1"/>
<pin id="1091" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="72" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="72" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="115" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="131"><net_src comp="125" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="115" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="125" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="173"><net_src comp="115" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="125" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="115" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="125" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="190" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="196" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="80" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="92" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="74" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="86" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="222" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="239" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="232" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="232" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="249" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="136" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="136" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="115" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="281" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="285" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="295" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="299" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="178" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="125" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="323" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="327" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="337" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="341" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="184" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="202" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="382"><net_src comp="365" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="379" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="369" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="58" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="369" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="407" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="401" pin="2"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="433" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="383" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="393" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="437" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="60" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="445" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="62" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="64" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="451" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="66" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="484"><net_src comp="407" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="465" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="469" pin="4"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="202" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="42" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="44" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="487" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="46" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="48" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="501" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="505" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="491" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="52" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="54" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="58" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="491" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="529" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="523" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="555" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="505" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="515" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="559" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="60" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="567" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="62" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="64" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="573" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="62" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="606"><net_src comp="529" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="587" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="591" pin="4"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="206" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="40" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="42" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="44" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="626"><net_src comp="609" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="46" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="48" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="623" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="50" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="627" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="613" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="52" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="56" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="58" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="613" pin="4"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="651" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="645" pin="2"/><net_sink comp="669" pin=2"/></net>

<net id="680"><net_src comp="669" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="677" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="627" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="685" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="637" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="681" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="60" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="689" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="62" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="719"><net_src comp="64" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="695" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="62" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="66" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="728"><net_src comp="651" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="709" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="713" pin="4"/><net_sink comp="723" pin=2"/></net>

<net id="734"><net_src comp="206" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="741"><net_src comp="40" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="42" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="44" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="748"><net_src comp="731" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="755"><net_src comp="46" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="48" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="745" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="758"><net_src comp="50" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="762"><net_src comp="749" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="735" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="52" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="763" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="54" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="56" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="58" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="735" pin="4"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="773" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="767" pin="2"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="791" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="799" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="749" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="807" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="759" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="803" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="60" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="811" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="62" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="834"><net_src comp="823" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="841"><net_src comp="64" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="817" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="62" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="844"><net_src comp="66" pin="0"/><net_sink comp="835" pin=3"/></net>

<net id="850"><net_src comp="773" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="831" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="835" pin="4"/><net_sink comp="845" pin=2"/></net>

<net id="858"><net_src comp="68" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="70" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="14" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="870"><net_src comp="853" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="860" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="877"><net_src comp="68" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="70" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="883"><net_src comp="14" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="889"><net_src comp="872" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="879" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="896"><net_src comp="865" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="897"><net_src comp="884" pin="3"/><net_sink comp="891" pin=2"/></net>

<net id="898"><net_src comp="891" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="904"><net_src comp="68" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="70" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="910"><net_src comp="14" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="916"><net_src comp="899" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="906" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="923"><net_src comp="68" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="70" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="929"><net_src comp="14" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="935"><net_src comp="918" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="925" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="942"><net_src comp="911" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="943"><net_src comp="930" pin="3"/><net_sink comp="937" pin=2"/></net>

<net id="944"><net_src comp="937" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="948"><net_src comp="86" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="953"><net_src comp="92" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="958"><net_src comp="210" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="962"><net_src comp="955" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="966"><net_src comp="216" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="970"><net_src comp="963" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="974"><net_src comp="262" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="980"><net_src comp="161" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="985"><net_src comp="164" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="991"><net_src comp="167" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="996"><net_src comp="161" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="1001"><net_src comp="164" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1006"><net_src comp="153" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="1011"><net_src comp="157" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="1019"><net_src comp="275" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1024"><net_src comp="317" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1029"><net_src comp="170" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1034"><net_src comp="359" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1039"><net_src comp="174" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1044"><net_src comp="143" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="1049"><net_src comp="148" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="1054"><net_src comp="365" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1059"><net_src comp="479" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="1065"><net_src comp="487" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1070"><net_src comp="601" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="1076"><net_src comp="609" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1081"><net_src comp="723" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="1087"><net_src comp="731" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1092"><net_src comp="845" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="930" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xp | {28 }
	Port: yp | {28 }
 - Input state : 
	Port: dda : x0 | {1 }
	Port: dda : y0 | {1 }
	Port: dda : x1 | {1 }
	Port: dda : y1 | {1 }
  - Chain level:
	State 1
	State 2
		n_assign_1 : 1
		n_assign_3 : 1
		tmp_5 : 2
		steps : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp_9 : 1
		i_1 : 1
		StgValue_105 : 2
		X1_to_int : 1
		tmp : 2
		tmp_1 : 2
		notlhs : 3
		notrhs : 3
		tmp_2 : 4
		tmp_3 : 1
		tmp_4 : 4
		tmp_1_i : 1
		Y1_to_int : 1
		tmp_s : 2
		tmp_27 : 2
		notlhs1 : 3
		notrhs1 : 3
		tmp_11 : 4
		tmp_12 : 1
		tmp_13 : 4
		tmp_1_i4 : 1
		X_1 : 1
		Y_1 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		loc_V : 1
		loc_V_1 : 1
		tmp_7_i_i_i_i : 2
		tmp_7_i_i_i_i_cast : 3
		tmp_i_i_i_i_i_cast : 2
		sh_assign : 3
		isNeg : 4
		tmp_9_i_i_i_i : 2
		tmp_9_i_i_i_i_cast : 3
		sh_assign_1 : 5
		sh_assign_1_i_cast : 6
		tmp_i_i_i_i : 7
		tmp_i_i_i_i_cast : 7
		tmp_1_i_i_i_i : 8
		tmp_3_i_i_i_i : 8
		tmp_18 : 9
		tmp_10 : 10
		tmp_14 : 9
		p_Val2_2 : 11
		loc_V_2 : 1
		loc_V_3 : 1
		tmp_7_i_i_i7_i : 2
		tmp_7_i_i_i7_i_cast : 3
		tmp_i_i_i_i8_i_cast : 2
		sh_assign_2 : 3
		isNeg_1 : 4
		tmp_9_i_i_i1_i : 2
		tmp_9_i_i_i1_i_cast : 3
		sh_assign_3 : 5
		sh_assign_3_i_cast : 6
		tmp_i_i_i1_i : 7
		tmp_i_i_i1_i_cast : 7
		tmp_1_i_i_i1_i : 8
		tmp_3_i_i_i1_i : 8
		tmp_26 : 9
		tmp_15 : 10
		tmp_16 : 9
		p_Val2_7 : 11
		loc_V_4 : 1
		loc_V_5 : 1
		tmp_7_i_i_i_i1 : 2
		tmp_7_i_i_i_i12_cast : 3
		tmp_i_i_i_i_i13_cast : 2
		sh_assign_4 : 3
		isNeg_2 : 4
		tmp_9_i_i_i_i1 : 2
		tmp_9_i_i_i_i16_cast : 3
		sh_assign_5 : 5
		sh_assign_1_i17_cast : 6
		tmp_i_i_i_i1 : 7
		tmp_i_i_i_i18_cast : 7
		tmp_1_i_i_i_i1 : 8
		tmp_3_i_i_i_i1 : 8
		tmp_33 : 9
		tmp_17 : 10
		tmp_19 : 9
		p_Val2_12 : 11
		loc_V_6 : 1
		loc_V_7 : 1
		tmp_7_i_i_i7_i1 : 2
		tmp_7_i_i_i7_i33_cas : 3
		tmp_i_i_i_i8_i34_cas : 2
		sh_assign_6 : 3
		isNeg_3 : 4
		tmp_9_i_i_i1_i1 : 2
		tmp_9_i_i_i1_i37_cas : 3
		sh_assign_7 : 5
		sh_assign_3_i38_cast : 6
		tmp_i_i_i1_i1 : 7
		tmp_i_i_i1_i39_cast : 7
		tmp_1_i_i_i1_i1 : 8
		tmp_3_i_i_i1_i1 : 8
		tmp_37 : 9
		tmp_20 : 10
		tmp_21 : 9
		p_Val2_17 : 11
	State 28
		p_Val2_4 : 1
		p_Val2_9 : 1
		p_0_i : 2
		StgValue_246 : 3
		p_Val2_14 : 1
		p_Val2_19 : 1
		p_0_i1 : 2
		StgValue_254 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_190         |    3    |   509   |   1165  |
|          |          grp_fu_196         |    3    |   509   |   1165  |
|----------|-----------------------------|---------|---------|---------|
|   fdiv   |          grp_fu_153         |    0    |   564   |   991   |
|          |          grp_fu_157         |    0    |   564   |   991   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_161         |    0    |   229   |   549   |
|  sitofp  |          grp_fu_164         |    0    |   229   |   549   |
|          |          grp_fu_167         |    0    |   229   |   549   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_143         |    2    |   205   |   390   |
|          |          grp_fu_148         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_1_i_i_i_i_fu_445    |    0    |    0    |   162   |
|   lshr   |    tmp_1_i_i_i1_i_fu_567    |    0    |    0    |   162   |
|          |    tmp_1_i_i_i_i1_fu_689    |    0    |    0    |   162   |
|          |    tmp_1_i_i_i1_i1_fu_811   |    0    |    0    |   162   |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_3_i_i_i_i_fu_451    |    0    |    0    |   162   |
|    shl   |    tmp_3_i_i_i1_i_fu_573    |    0    |    0    |   162   |
|          |    tmp_3_i_i_i_i1_fu_695    |    0    |    0    |   162   |
|          |    tmp_3_i_i_i1_i1_fu_817   |    0    |    0    |   162   |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |         tmp_3_fu_178        |    0    |    66   |   239   |
|          |        tmp_12_fu_184        |    0    |    66   |   239   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |        tmp_1_i_fu_170       |    0    |   100   |   137   |
|          |       tmp_1_i4_fu_174       |    0    |   100   |   137   |
|----------|-----------------------------|---------|---------|---------|
|          |      n_assign_1_fu_232      |    0    |    0    |    32   |
|          |      n_assign_3_fu_249      |    0    |    0    |    32   |
|          |         steps_fu_262        |    0    |    0    |    32   |
|          |      sh_assign_1_fu_425     |    0    |    0    |    12   |
|          |       p_Val2_2_fu_479       |    0    |    0    |    32   |
|          |      sh_assign_3_fu_547     |    0    |    0    |    12   |
|          |       p_Val2_7_fu_601       |    0    |    0    |    32   |
|          |      sh_assign_5_fu_669     |    0    |    0    |    12   |
|  select  |       p_Val2_12_fu_723      |    0    |    0    |    32   |
|          |      sh_assign_7_fu_791     |    0    |    0    |    12   |
|          |       p_Val2_17_fu_845      |    0    |    0    |    32   |
|          |       p_Val2_4_fu_865       |    0    |    0    |    32   |
|          |       p_Val2_9_fu_884       |    0    |    0    |    32   |
|          |         p_0_i_fu_891        |    0    |    0    |    32   |
|          |       p_Val2_14_fu_911      |    0    |    0    |    32   |
|          |       p_Val2_19_fu_930      |    0    |    0    |    32   |
|          |        p_0_i1_fu_937        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |          dx_fu_210          |    0    |    0    |    39   |
|          |          dy_fu_216          |    0    |    0    |    39   |
|          |        tmp_i_8_fu_227       |    0    |    0    |    39   |
|          |        tmp_i2_fu_244        |    0    |    0    |    39   |
|          |     tmp_9_i_i_i_i_fu_415    |    0    |    0    |    18   |
|    sub   |    tmp_9_i_i_i1_i_fu_537    |    0    |    0    |    18   |
|          |    tmp_9_i_i_i_i1_fu_659    |    0    |    0    |    18   |
|          |    tmp_9_i_i_i1_i1_fu_781   |    0    |    0    |    18   |
|          |   p_Val2_6_i_i_i_i_fu_860   |    0    |    0    |    39   |
|          |   p_Val2_6_i_i_i1_i_fu_879  |    0    |    0    |    39   |
|          |   p_Val2_6_i_i_i_i1_fu_906  |    0    |    0    |    39   |
|          |  p_Val2_6_i_i_i1_i1_fu_925  |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_i_fu_222        |    0    |    0    |    18   |
|          |        tmp_i1_fu_239        |    0    |    0    |    18   |
|          |         tmp_5_fu_256        |    0    |    0    |    18   |
|   icmp   |         tmp_9_fu_270        |    0    |    0    |    18   |
|          |        notlhs_fu_299        |    0    |    0    |    11   |
|          |        notrhs_fu_305        |    0    |    0    |    18   |
|          |        notlhs1_fu_341       |    0    |    0    |    11   |
|          |        notrhs1_fu_347       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_1_fu_275         |    0    |    0    |    39   |
|          |       sh_assign_fu_401      |    0    |    0    |    18   |
|    add   |      sh_assign_2_fu_523     |    0    |    0    |    18   |
|          |      sh_assign_4_fu_645     |    0    |    0    |    18   |
|          |      sh_assign_6_fu_767     |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|    or    |         tmp_2_fu_311        |    0    |    0    |    8    |
|          |        tmp_11_fu_353        |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    and   |         tmp_4_fu_317        |    0    |    0    |    8    |
|          |        tmp_13_fu_359        |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |      y1_read_read_fu_74     |    0    |    0    |    0    |
|   read   |      x1_read_read_fu_80     |    0    |    0    |    0    |
|          |      y0_read_read_fu_86     |    0    |    0    |    0    |
|          |      x0_read_read_fu_92     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   StgValue_246_write_fu_98  |    0    |    0    |    0    |
|          |  StgValue_254_write_fu_105  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_285         |    0    |    0    |    0    |
|          |         tmp_s_fu_327        |    0    |    0    |    0    |
|          |         loc_V_fu_369        |    0    |    0    |    0    |
|          |        tmp_14_fu_469        |    0    |    0    |    0    |
|partselect|        loc_V_2_fu_491       |    0    |    0    |    0    |
|          |        tmp_16_fu_591        |    0    |    0    |    0    |
|          |        loc_V_4_fu_613       |    0    |    0    |    0    |
|          |        tmp_19_fu_713        |    0    |    0    |    0    |
|          |        loc_V_6_fu_735       |    0    |    0    |    0    |
|          |        tmp_21_fu_835        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_295        |    0    |    0    |    0    |
|          |        tmp_27_fu_337        |    0    |    0    |    0    |
|   trunc  |        loc_V_1_fu_379       |    0    |    0    |    0    |
|          |        loc_V_3_fu_501       |    0    |    0    |    0    |
|          |        loc_V_5_fu_623       |    0    |    0    |    0    |
|          |        loc_V_7_fu_745       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_7_i_i_i_i_fu_383    |    0    |    0    |    0    |
|bitconcatenate|    tmp_7_i_i_i7_i_fu_505    |    0    |    0    |    0    |
|          |    tmp_7_i_i_i_i1_fu_627    |    0    |    0    |    0    |
|          |    tmp_7_i_i_i7_i1_fu_749   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  tmp_7_i_i_i_i_cast_fu_393  |    0    |    0    |    0    |
|          |  tmp_i_i_i_i_i_cast_fu_397  |    0    |    0    |    0    |
|          |      tmp_i_i_i_i_fu_437     |    0    |    0    |    0    |
|          |   tmp_i_i_i_i_cast_fu_441   |    0    |    0    |    0    |
|          |        tmp_10_fu_465        |    0    |    0    |    0    |
|          |  tmp_7_i_i_i7_i_cast_fu_515 |    0    |    0    |    0    |
|          |  tmp_i_i_i_i8_i_cast_fu_519 |    0    |    0    |    0    |
|          |     tmp_i_i_i1_i_fu_559     |    0    |    0    |    0    |
|          |   tmp_i_i_i1_i_cast_fu_563  |    0    |    0    |    0    |
|   zext   |        tmp_15_fu_587        |    0    |    0    |    0    |
|          | tmp_7_i_i_i_i12_cast_fu_637 |    0    |    0    |    0    |
|          | tmp_i_i_i_i_i13_cast_fu_641 |    0    |    0    |    0    |
|          |     tmp_i_i_i_i1_fu_681     |    0    |    0    |    0    |
|          |  tmp_i_i_i_i18_cast_fu_685  |    0    |    0    |    0    |
|          |        tmp_17_fu_709        |    0    |    0    |    0    |
|          | tmp_7_i_i_i7_i33_cas_fu_759 |    0    |    0    |    0    |
|          | tmp_i_i_i_i8_i34_cas_fu_763 |    0    |    0    |    0    |
|          |     tmp_i_i_i1_i1_fu_803    |    0    |    0    |    0    |
|          |  tmp_i_i_i1_i39_cast_fu_807 |    0    |    0    |    0    |
|          |        tmp_20_fu_831        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         isNeg_fu_407        |    0    |    0    |    0    |
|          |        tmp_18_fu_457        |    0    |    0    |    0    |
|          |        isNeg_1_fu_529       |    0    |    0    |    0    |
|          |        tmp_26_fu_579        |    0    |    0    |    0    |
|          |        isNeg_2_fu_651       |    0    |    0    |    0    |
| bitselect|        tmp_33_fu_701        |    0    |    0    |    0    |
|          |        isNeg_3_fu_773       |    0    |    0    |    0    |
|          |        tmp_37_fu_823        |    0    |    0    |    0    |
|          |      p_Result_s_fu_853      |    0    |    0    |    0    |
|          |      p_Result_1_fu_872      |    0    |    0    |    0    |
|          |      p_Result_2_fu_899      |    0    |    0    |    0    |
|          |      p_Result_3_fu_918      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  tmp_9_i_i_i_i_cast_fu_421  |    0    |    0    |    0    |
|          |  sh_assign_1_i_cast_fu_433  |    0    |    0    |    0    |
|          |  tmp_9_i_i_i1_i_cast_fu_543 |    0    |    0    |    0    |
|   sext   |  sh_assign_3_i_cast_fu_555  |    0    |    0    |    0    |
|          | tmp_9_i_i_i_i16_cast_fu_665 |    0    |    0    |    0    |
|          | sh_assign_1_i17_cast_fu_677 |    0    |    0    |    0    |
|          | tmp_9_i_i_i1_i37_cas_fu_787 |    0    |    0    |    0    |
|          | sh_assign_3_i38_cast_fu_799 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    10   |   3575  |   9908  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   X_1_reg_1041   |   32   |
|     X_reg_993    |   32   |
|   Xinc_reg_1003  |   32   |
|   Y_1_reg_1046   |   32   |
|     Y_reg_998    |   32   |
|   Yinc_reg_1008  |   32   |
|    dx_reg_955    |   32   |
|    dy_reg_963    |   32   |
|   i_1_reg_1016   |   32   |
|     i_reg_132    |   32   |
|p_Val2_10_reg_1073|   64   |
|p_Val2_12_reg_1078|   32   |
|p_Val2_15_reg_1084|   64   |
|p_Val2_17_reg_1089|   32   |
| p_Val2_2_reg_1056|   32   |
| p_Val2_5_reg_1062|   64   |
| p_Val2_7_reg_1067|   32   |
| p_Val2_s_reg_1051|   64   |
|      reg_202     |   64   |
|      reg_206     |   64   |
|   steps_reg_971  |   32   |
|  tmp_13_reg_1031 |    1   |
| tmp_1_i4_reg_1036|   64   |
| tmp_1_i_reg_1026 |   64   |
|  tmp_4_reg_1021  |    1   |
|   tmp_6_reg_977  |   32   |
|   tmp_7_reg_982  |   32   |
|   tmp_8_reg_988  |   32   |
|  x0_read_reg_950 |   32   |
|x_assign_3_reg_122|   32   |
| x_assign_reg_112 |   32   |
|  y0_read_reg_945 |   32   |
+------------------+--------+
|       Total      |  1218  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_161 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_164 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_190 |  p1  |   2  |  64  |   128  |
| grp_fu_196 |  p1  |   2  |  64  |   128  |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   384  ||  6.656  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |  3575  |  9908  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   18   |
|  Register |    -   |    -   |  1218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    6   |  4793  |  9926  |
+-----------+--------+--------+--------+--------+
