<!DOCTYPE html>

<html lang="en" data-content_root="../../../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>python2verilog.backend.verilog.codegen &#8212; python2verilog  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=4f649999" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/alabaster.css?v=039e1c02" />
    <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../../../_static/doctools.js?v=888ff710"></script>
    <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
   
  <link rel="stylesheet" href="../../../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <h1>Source code for python2verilog.backend.verilog.codegen</h1><div class="highlight"><pre>
<span></span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Verilog Codegen</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">import</span> <span class="nn">itertools</span>

<span class="kn">from</span> <span class="nn">python2verilog.optimizer.optimizer</span> <span class="kn">import</span> <span class="n">backwards_replace</span>

<span class="kn">from</span> <span class="nn">...</span> <span class="kn">import</span> <span class="n">ir</span>
<span class="kn">from</span> <span class="nn">...utils.assertions</span> <span class="kn">import</span> <span class="n">assert_dict_type</span><span class="p">,</span> <span class="n">assert_list_type</span><span class="p">,</span> <span class="n">assert_type</span>
<span class="kn">from</span> <span class="nn">.</span> <span class="kn">import</span> <span class="n">ast</span> <span class="k">as</span> <span class="n">ver</span>


<div class="viewcode-block" id="CodeGen">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CodeGen">[docs]</a>
<span class="k">class</span> <span class="nc">CodeGen</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Code Generator for Verilog</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">root</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Vertex</span><span class="p">,</span> <span class="n">context</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot; &quot;</span>
<span class="sd">        Builds tree from Graph IR</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">assert_type</span><span class="p">(</span><span class="n">root</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Vertex</span><span class="p">)</span>
        <span class="n">assert_type</span><span class="p">(</span><span class="n">context</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">context</span> <span class="o">=</span> <span class="n">context</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">output_vars</span> <span class="o">=</span> <span class="p">[</span>
            <span class="n">ir</span><span class="o">.</span><span class="n">Var</span><span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="n">i</span><span class="p">))</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">output_types</span><span class="p">))</span>
        <span class="p">]</span>

        <span class="n">root_case</span> <span class="o">=</span> <span class="n">CaseBuilder</span><span class="p">(</span><span class="n">root</span><span class="p">,</span> <span class="n">context</span><span class="p">)</span><span class="o">.</span><span class="n">case</span>

        <span class="k">for</span> <span class="n">item</span> <span class="ow">in</span> <span class="n">root_case</span><span class="o">.</span><span class="n">case_items</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">add_state</span><span class="p">(</span><span class="n">item</span><span class="o">.</span><span class="n">condition</span><span class="o">.</span><span class="n">to_string</span><span class="p">())</span>

        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">ready_state</span><span class="p">,</span> <span class="nb">str</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">add_state_weak</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">ready_state</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">add_global_var</span><span class="p">(</span>
            <span class="n">ir</span><span class="o">.</span><span class="n">Var</span><span class="p">(</span><span class="s2">&quot;state&quot;</span><span class="p">,</span> <span class="n">initial_value</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">ready_state</span><span class="p">)</span>
        <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_module</span> <span class="o">=</span> <span class="n">CodeGen</span><span class="o">.</span><span class="n">__new_module</span><span class="p">(</span><span class="n">root_case</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="p">)</span>

    <span class="nd">@staticmethod</span>
    <span class="k">def</span> <span class="nf">__new_module</span><span class="p">(</span><span class="n">root</span><span class="p">:</span> <span class="n">ver</span><span class="o">.</span><span class="n">Case</span><span class="p">,</span> <span class="n">context</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Creates a module wrapper from the context</span>

<span class="sd">        Requires context for I/O and declarations</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">root</span><span class="p">,</span> <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">)</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">context</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">)</span>

        <span class="n">inputs</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span><span class="p">:</span>
            <span class="n">inputs</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">py_name</span><span class="p">)</span>

        <span class="n">outputs</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">output_vars</span><span class="p">:</span>
            <span class="n">outputs</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">)</span>

        <span class="n">always</span> <span class="o">=</span> <span class="n">ver</span><span class="o">.</span><span class="n">PosedgeSyncAlways</span><span class="p">(</span>
            <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="s2">&quot;_clock&quot;</span><span class="p">),</span>
            <span class="n">body</span><span class="o">=</span><span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">valid_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">)),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">ready_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">)),</span>
            <span class="p">]</span>
            <span class="o">+</span> <span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Int</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
                <span class="k">for</span> <span class="n">out</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">output_vars</span>
            <span class="p">]</span>
            <span class="o">+</span> <span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">IfElse</span><span class="p">(</span>
                    <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="s2">&quot;_reset&quot;</span><span class="p">),</span>
                    <span class="n">then_body</span><span class="o">=</span><span class="p">[</span>
                        <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                            <span class="n">lvalue</span><span class="o">=</span><span class="n">context</span><span class="o">.</span><span class="n">state_var</span><span class="p">,</span>
                            <span class="n">rvalue</span><span class="o">=</span><span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">ready_state</span><span class="p">),</span>
                        <span class="p">)</span>
                    <span class="p">],</span>
                    <span class="n">else_body</span><span class="o">=</span><span class="p">[],</span>
                <span class="p">)</span>
            <span class="p">]</span>
            <span class="o">+</span> <span class="p">[</span><span class="n">CodeGen</span><span class="o">.</span><span class="n">__get_start_ifelse</span><span class="p">(</span><span class="n">root</span><span class="p">,</span> <span class="n">context</span><span class="p">)],</span>
        <span class="p">)</span>
        <span class="n">body</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">]</span> <span class="o">=</span> <span class="p">[</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">is_reg</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">is_signed</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span> <span class="k">for</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">global_vars</span>
        <span class="p">]</span>
        <span class="n">body</span> <span class="o">+=</span> <span class="p">[</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">is_reg</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">is_signed</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span>
        <span class="p">]</span>

        <span class="n">body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">always</span><span class="p">)</span>

        <span class="n">state_vars</span> <span class="o">=</span> <span class="p">{</span><span class="n">key</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="n">index</span><span class="p">)</span> <span class="k">for</span> <span class="n">index</span><span class="p">,</span> <span class="n">key</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">states</span><span class="p">)}</span>

        <span class="k">return</span> <span class="n">ver</span><span class="o">.</span><span class="n">Module</span><span class="p">(</span>
            <span class="n">name</span><span class="o">=</span><span class="n">context</span><span class="o">.</span><span class="n">name</span><span class="p">,</span>
            <span class="n">inputs</span><span class="o">=</span><span class="n">inputs</span><span class="p">,</span>
            <span class="n">outputs</span><span class="o">=</span><span class="n">outputs</span><span class="p">,</span>
            <span class="n">body</span><span class="o">=</span><span class="n">body</span><span class="p">,</span>
            <span class="n">localparams</span><span class="o">=</span><span class="n">state_vars</span><span class="p">,</span>
        <span class="p">)</span>

    <span class="nd">@staticmethod</span>
    <span class="k">def</span> <span class="nf">__get_start_ifelse</span><span class="p">(</span><span class="n">root</span><span class="p">:</span> <span class="n">ver</span><span class="o">.</span><span class="n">Case</span><span class="p">,</span> <span class="n">context</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        if (_start) begin</span>
<span class="sd">            &lt;var&gt; = &lt;value&gt;;</span>
<span class="sd">            ...</span>
<span class="sd">        end else begin</span>
<span class="sd">            case(...)</span>
<span class="sd">            ...</span>
<span class="sd">            endcase</span>
<span class="sd">        end</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># The first case can be included here</span>
        <span class="n">mapping</span> <span class="o">=</span> <span class="p">{</span>
            <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">):</span> <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">py_name</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span>
        <span class="p">}</span>
        <span class="n">stmt_stack</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">init_body</span> <span class="o">=</span> <span class="p">[]</span>

        <span class="k">for</span> <span class="n">item</span> <span class="ow">in</span> <span class="n">root</span><span class="o">.</span><span class="n">case_items</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">item</span><span class="o">.</span><span class="n">condition</span> <span class="o">==</span> <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">entry_state</span><span class="p">):</span>
                <span class="n">stmt_stack</span> <span class="o">+=</span> <span class="n">item</span><span class="o">.</span><span class="n">statements</span>
                <span class="n">init_body</span> <span class="o">+=</span> <span class="n">item</span><span class="o">.</span><span class="n">statements</span>
                <span class="n">root</span><span class="o">.</span><span class="n">case_items</span><span class="o">.</span><span class="n">remove</span><span class="p">(</span><span class="n">item</span><span class="p">)</span>
                <span class="k">break</span>

        <span class="k">while</span> <span class="n">stmt_stack</span><span class="p">:</span>
            <span class="n">stmt</span> <span class="o">=</span> <span class="n">stmt_stack</span><span class="o">.</span><span class="n">pop</span><span class="p">()</span>
            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">stmt</span><span class="p">,</span> <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">):</span>
                <span class="n">stmt</span><span class="o">.</span><span class="n">rvalue</span> <span class="o">=</span> <span class="n">backwards_replace</span><span class="p">(</span><span class="n">stmt</span><span class="o">.</span><span class="n">rvalue</span><span class="p">,</span> <span class="n">mapping</span><span class="p">)</span>
            <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">stmt</span><span class="p">,</span> <span class="n">ver</span><span class="o">.</span><span class="n">IfElse</span><span class="p">):</span>
                <span class="n">stmt</span><span class="o">.</span><span class="n">condition</span> <span class="o">=</span> <span class="n">backwards_replace</span><span class="p">(</span><span class="n">stmt</span><span class="o">.</span><span class="n">condition</span><span class="p">,</span> <span class="n">mapping</span><span class="p">)</span>
                <span class="n">stmt_stack</span> <span class="o">+=</span> <span class="n">stmt</span><span class="o">.</span><span class="n">then_body</span>
                <span class="n">stmt_stack</span> <span class="o">+=</span> <span class="n">stmt</span><span class="o">.</span><span class="n">else_body</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">raise</span> <span class="ne">TypeError</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Unexpected </span><span class="si">{</span><span class="nb">type</span><span class="p">(</span><span class="n">stmt</span><span class="p">)</span><span class="si">}</span><span class="s2"> </span><span class="si">{</span><span class="n">stmt</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>

        <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span><span class="p">:</span>
            <span class="n">init_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                    <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">),</span> <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">py_name</span><span class="p">)</span>
                <span class="p">)</span>
            <span class="p">)</span>

        <span class="n">block</span> <span class="o">=</span> <span class="n">ver</span><span class="o">.</span><span class="n">IfElse</span><span class="p">(</span>
            <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="s2">&quot;_start&quot;</span><span class="p">),</span>
            <span class="n">init_body</span><span class="p">,</span>
            <span class="p">[</span><span class="n">root</span><span class="p">],</span>
        <span class="p">)</span>
        <span class="k">return</span> <span class="n">block</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">module</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Get Verilog module</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_module</span><span class="p">,</span> <span class="n">ver</span><span class="o">.</span><span class="n">Module</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_module</span>

<div class="viewcode-block" id="CodeGen.get_module_lines">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CodeGen.get_module_lines">[docs]</a>
    <span class="k">def</span> <span class="nf">get_module_lines</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Get Verilog module as Lines</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">module</span><span class="o">.</span><span class="n">to_lines</span><span class="p">()</span></div>


<div class="viewcode-block" id="CodeGen.get_module_str">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CodeGen.get_module_str">[docs]</a>
    <span class="k">def</span> <span class="nf">get_module_str</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Get Verilog module as string</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="nb">str</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">get_module_lines</span><span class="p">())</span></div>


<div class="viewcode-block" id="CodeGen.get_testbench">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CodeGen.get_testbench">[docs]</a>
    <span class="k">def</span> <span class="nf">get_testbench</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Creates testbench with multiple test cases</span>

<span class="sd">        Each element of self.context.test_cases represents a single test case</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">input_vars</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">RuntimeError</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Input var names not deduced for </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">output_vars</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">RuntimeError</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Output var types not deduced for </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">, </span><span class="se">\</span>
<span class="s2">                    types are </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">output_types</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>

        <span class="k">def</span> <span class="nf">make_display_stmt</span><span class="p">():</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">            Creates a display statement for valid + outputs</span>

<span class="sd">            $display(&quot;%0d, ...&quot;, _valid, ...);</span>
<span class="sd">            &quot;&quot;&quot;</span>
            <span class="n">string</span> <span class="o">=</span> <span class="s1">&#39;$display(&quot;</span><span class="si">%0d</span><span class="s1">, &#39;</span>
            <span class="n">string</span> <span class="o">+=</span> <span class="s2">&quot;</span><span class="si">%0d</span><span class="s2">, &quot;</span> <span class="o">*</span> <span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">output_vars</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
            <span class="n">string</span> <span class="o">+=</span> <span class="s1">&#39;</span><span class="si">%0d</span><span class="s1">&quot;, _valid&#39;</span>
            <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">output_vars</span><span class="p">:</span>
                <span class="n">string</span> <span class="o">+=</span> <span class="sa">f</span><span class="s2">&quot;, </span><span class="si">{</span><span class="n">var</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="n">string</span> <span class="o">+=</span> <span class="s2">&quot;);&quot;</span>
            <span class="k">return</span> <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span><span class="n">literal</span><span class="o">=</span><span class="n">string</span><span class="p">)</span>

        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">)</span>
        <span class="n">decl</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">decl</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="s2">&quot;_clock&quot;</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">is_reg</span><span class="o">=</span><span class="kc">True</span><span class="p">))</span>
        <span class="n">decl</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="s2">&quot;_start&quot;</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">is_reg</span><span class="o">=</span><span class="kc">True</span><span class="p">))</span>
        <span class="n">decl</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="s2">&quot;_reset&quot;</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">is_reg</span><span class="o">=</span><span class="kc">True</span><span class="p">))</span>
        <span class="n">decl</span> <span class="o">+=</span> <span class="p">[</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">is_signed</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">output_vars</span>
        <span class="p">]</span>
        <span class="n">decl</span> <span class="o">+=</span> <span class="p">[</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">py_name</span><span class="p">,</span> <span class="n">is_signed</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">is_reg</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">input_vars</span>
        <span class="p">]</span>
        <span class="n">decl</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="s2">&quot;_ready&quot;</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mi">1</span><span class="p">))</span>
        <span class="n">decl</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="s2">&quot;_valid&quot;</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mi">1</span><span class="p">))</span>

        <span class="n">ports</span> <span class="o">=</span> <span class="p">{</span><span class="n">decl</span><span class="o">.</span><span class="n">name</span><span class="p">:</span> <span class="n">decl</span><span class="o">.</span><span class="n">name</span> <span class="k">for</span> <span class="n">decl</span> <span class="ow">in</span> <span class="n">decl</span><span class="p">}</span>

        <span class="n">setups</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">]</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">decl</span><span class="p">)</span>
        <span class="n">setups</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Instantiation</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="s2">&quot;DUT&quot;</span><span class="p">,</span> <span class="n">ports</span><span class="p">))</span>

        <span class="n">setups</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span><span class="n">literal</span><span class="o">=</span><span class="s2">&quot;always #5 _clock = !_clock;&quot;</span><span class="p">))</span>

        <span class="n">initial_body</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span> <span class="o">|</span> <span class="n">ver</span><span class="o">.</span><span class="n">While</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">BlockingSubsitution</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">clock_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
        <span class="p">)</span>
        <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">BlockingSubsitution</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">start_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
        <span class="p">)</span>
        <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">BlockingSubsitution</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">reset_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span>
        <span class="p">)</span>
        <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">AtNegedgeStatement</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">clock_signal</span><span class="p">))</span>
        <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">BlockingSubsitution</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">reset_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
        <span class="p">)</span>
        <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">())</span>

        <span class="k">for</span> <span class="n">i</span><span class="p">,</span> <span class="n">test_case</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">test_cases</span><span class="p">):</span>
            <span class="c1"># New test case and start</span>
            <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span>
                    <span class="n">comment</span><span class="o">=</span><span class="sa">f</span><span class="s2">&quot;============ Test Case </span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2"> with &quot;</span>
                    <span class="sa">f</span><span class="s2">&quot;arguments </span><span class="si">{</span><span class="nb">str</span><span class="p">(</span><span class="n">test_case</span><span class="p">)</span><span class="si">}</span><span class="s2"> ============&quot;</span>
                <span class="p">)</span>
            <span class="p">)</span>
            <span class="k">for</span> <span class="n">i</span><span class="p">,</span> <span class="n">var</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">input_vars</span><span class="p">):</span>
                <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                    <span class="n">ver</span><span class="o">.</span><span class="n">BlockingSubsitution</span><span class="p">(</span>
                        <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">py_name</span><span class="p">),</span> <span class="n">ir</span><span class="o">.</span><span class="n">Int</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">test_case</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
                    <span class="p">)</span>
                <span class="p">)</span>
            <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">BlockingSubsitution</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">start_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span>
            <span class="p">)</span>

            <span class="c1"># Post-start</span>
            <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">())</span>
            <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">AtNegedgeStatement</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">clock_signal</span><span class="p">))</span>
            <span class="k">for</span> <span class="n">i</span><span class="p">,</span> <span class="n">var</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">input_vars</span><span class="p">):</span>
                <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                    <span class="n">ver</span><span class="o">.</span><span class="n">BlockingSubsitution</span><span class="p">(</span>
                        <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">py_name</span><span class="p">),</span>
                        <span class="n">ir</span><span class="o">.</span><span class="n">Unknown</span><span class="p">(),</span>
                        <span class="n">comment</span><span class="o">=</span><span class="s2">&quot;only need inputs at start&quot;</span><span class="p">,</span>
                    <span class="p">)</span>
                <span class="p">)</span>
            <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">BlockingSubsitution</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">start_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
            <span class="p">)</span>
            <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">())</span>

            <span class="c1"># While loop waitng for ready signal</span>
            <span class="n">while_body</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="n">while_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">make_display_stmt</span><span class="p">())</span>
            <span class="n">while_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">AtNegedgeStatement</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">clock_signal</span><span class="p">))</span>

            <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">While</span><span class="p">(</span>
                    <span class="n">condition</span><span class="o">=</span><span class="n">ir</span><span class="o">.</span><span class="n">UnaryOp</span><span class="p">(</span><span class="s2">&quot;!&quot;</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">ready_signal</span><span class="p">),</span>
                    <span class="n">body</span><span class="o">=</span><span class="n">while_body</span><span class="p">,</span>
                <span class="p">)</span>
            <span class="p">)</span>
            <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">make_display_stmt</span><span class="p">())</span>
            <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">())</span>

        <span class="n">initial_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span><span class="n">literal</span><span class="o">=</span><span class="s2">&quot;$finish;&quot;</span><span class="p">))</span>

        <span class="n">initial_loop</span> <span class="o">=</span> <span class="n">ver</span><span class="o">.</span><span class="n">Initial</span><span class="p">(</span><span class="n">body</span><span class="o">=</span><span class="n">initial_body</span><span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="p">:</span>
            <span class="n">module</span> <span class="o">=</span> <span class="n">ver</span><span class="o">.</span><span class="n">Module</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">_tb&quot;</span><span class="p">,</span>
                <span class="p">[],</span>
                <span class="p">[],</span>
                <span class="n">body</span><span class="o">=</span><span class="n">setups</span> <span class="o">+</span> <span class="p">[</span><span class="n">initial_loop</span><span class="p">],</span>
                <span class="n">add_default_ports</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span>
            <span class="p">)</span>
            <span class="k">return</span> <span class="n">module</span>
        <span class="k">raise</span> <span class="ne">RuntimeError</span><span class="p">(</span><span class="s2">&quot;Needs the context&quot;</span><span class="p">)</span></div>


<div class="viewcode-block" id="CodeGen.get_testbench_lines">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CodeGen.get_testbench_lines">[docs]</a>
    <span class="k">def</span> <span class="nf">get_testbench_lines</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        New Testbench as lines</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_testbench</span><span class="p">()</span><span class="o">.</span><span class="n">to_lines</span><span class="p">()</span></div>


<div class="viewcode-block" id="CodeGen.get_testbench_str">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CodeGen.get_testbench_str">[docs]</a>
    <span class="k">def</span> <span class="nf">get_testbench_str</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        New testbench as str</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="nb">str</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">get_testbench_lines</span><span class="p">())</span></div>
</div>



<div class="viewcode-block" id="CaseBuilder">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CaseBuilder">[docs]</a>
<span class="k">class</span> <span class="nc">CaseBuilder</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Creates a case statement for the IR Graph</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">root</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Vertex</span><span class="p">,</span> <span class="n">context</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">):</span>
        <span class="c1"># Member Vars</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">visited</span><span class="p">:</span> <span class="nb">set</span><span class="p">[</span><span class="nb">str</span><span class="p">]</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">context</span> <span class="o">=</span> <span class="n">context</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">case</span> <span class="o">=</span> <span class="n">ver</span><span class="o">.</span><span class="n">Case</span><span class="p">(</span><span class="n">expression</span><span class="o">=</span><span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="s2">&quot;_state&quot;</span><span class="p">),</span> <span class="n">case_items</span><span class="o">=</span><span class="p">[])</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">added_ready_node</span> <span class="o">=</span> <span class="kc">False</span>

        <span class="c1"># Member Funcs</span>
        <span class="n">instance</span> <span class="o">=</span> <span class="n">itertools</span><span class="o">.</span><span class="n">count</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">next_unique</span> <span class="o">=</span> <span class="k">lambda</span><span class="p">:</span> <span class="nb">next</span><span class="p">(</span><span class="n">instance</span><span class="p">)</span>

        <span class="c1"># Work</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">case</span><span class="o">.</span><span class="n">case_items</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">new_caseitem</span><span class="p">(</span><span class="n">root</span><span class="p">))</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">added_ready_node</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">case</span><span class="o">.</span><span class="n">case_items</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">CaseItem</span><span class="p">(</span>
                    <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">ready_state</span><span class="p">),</span>
                    <span class="n">statements</span><span class="o">=</span><span class="p">[</span>
                        <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                            <span class="n">lvalue</span><span class="o">=</span><span class="n">ir</span><span class="o">.</span><span class="n">State</span><span class="p">(</span><span class="s2">&quot;_ready&quot;</span><span class="p">),</span> <span class="n">rvalue</span><span class="o">=</span><span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
                        <span class="p">)</span>
                    <span class="p">],</span>
                <span class="p">)</span>
            <span class="p">)</span>

<div class="viewcode-block" id="CaseBuilder.new_caseitem">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CaseBuilder.new_caseitem">[docs]</a>
    <span class="k">def</span> <span class="nf">new_caseitem</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">root</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Vertex</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Creates a new case item with the root&#39;s unique id as identifier</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">stmts</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">do_vertex</span><span class="p">(</span><span class="n">root</span><span class="p">)</span>
        <span class="n">item</span> <span class="o">=</span> <span class="n">ver</span><span class="o">.</span><span class="n">CaseItem</span><span class="p">(</span><span class="n">condition</span><span class="o">=</span><span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">root</span><span class="o">.</span><span class="n">unique_id</span><span class="p">),</span> <span class="n">statements</span><span class="o">=</span><span class="n">stmts</span><span class="p">)</span>

        <span class="k">return</span> <span class="n">item</span></div>


<div class="viewcode-block" id="CaseBuilder.do_vertex">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CaseBuilder.do_vertex">[docs]</a>
    <span class="k">def</span> <span class="nf">do_vertex</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">vertex</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Vertex</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Processes a node</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">vertex</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Vertex</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">visited</span><span class="o">.</span><span class="n">add</span><span class="p">(</span><span class="n">vertex</span><span class="o">.</span><span class="n">unique_id</span><span class="p">)</span>

        <span class="n">stmts</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>

        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">vertex</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">DoneNode</span><span class="p">):</span>
            <span class="n">stmts</span> <span class="o">+=</span> <span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">ready_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">1</span><span class="p">)),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">case</span><span class="o">.</span><span class="n">condition</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">ready_state</span><span class="p">)</span>
                <span class="p">),</span>
            <span class="p">]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">added_ready_node</span> <span class="o">=</span> <span class="kc">True</span>

        <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">vertex</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">AssignNode</span><span class="p">):</span>
            <span class="n">stmts</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="n">vertex</span><span class="o">.</span><span class="n">lvalue</span><span class="p">,</span> <span class="n">vertex</span><span class="o">.</span><span class="n">rvalue</span><span class="p">))</span>
            <span class="n">stmts</span> <span class="o">+=</span> <span class="bp">self</span><span class="o">.</span><span class="n">do_edge</span><span class="p">(</span><span class="n">vertex</span><span class="o">.</span><span class="n">optimal_child</span><span class="p">)</span>

        <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">vertex</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">IfElseNode</span><span class="p">):</span>
            <span class="n">then_body</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">do_edge</span><span class="p">(</span><span class="n">vertex</span><span class="o">.</span><span class="n">optimal_true_edge</span><span class="p">)</span>
            <span class="n">else_body</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">do_edge</span><span class="p">(</span><span class="n">vertex</span><span class="o">.</span><span class="n">optimal_false_edge</span><span class="p">)</span>
            <span class="n">stmts</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">IfElse</span><span class="p">(</span>
                    <span class="n">condition</span><span class="o">=</span><span class="n">vertex</span><span class="o">.</span><span class="n">condition</span><span class="p">,</span>
                    <span class="n">then_body</span><span class="o">=</span><span class="n">then_body</span><span class="p">,</span>
                    <span class="n">else_body</span><span class="o">=</span><span class="n">else_body</span><span class="p">,</span>
                <span class="p">)</span>
            <span class="p">)</span>

        <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">vertex</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">YieldNode</span><span class="p">):</span>
            <span class="n">outputs</span> <span class="o">=</span> <span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="n">var</span><span class="p">,</span> <span class="n">expr</span><span class="p">)</span>
                <span class="k">for</span> <span class="n">var</span><span class="p">,</span> <span class="n">expr</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">output_vars</span><span class="p">,</span> <span class="n">vertex</span><span class="o">.</span><span class="n">stmts</span><span class="p">)</span>
            <span class="p">]</span> <span class="o">+</span> <span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">valid_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">1</span><span class="p">))]</span>
            <span class="n">state_change</span> <span class="o">=</span> <span class="p">[]</span>

            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">vertex</span><span class="o">.</span><span class="n">optimal_child</span><span class="o">.</span><span class="n">optimal_child</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">DoneNode</span><span class="p">):</span>
                <span class="n">outputs</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                    <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">ready_signal</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span>
                <span class="p">)</span>

            <span class="n">state_change</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">state_var</span><span class="p">,</span>
                    <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">vertex</span><span class="o">.</span><span class="n">optimal_child</span><span class="o">.</span><span class="n">optimal_child</span><span class="o">.</span><span class="n">unique_id</span><span class="p">),</span>
                <span class="p">)</span>
            <span class="p">)</span>
            <span class="k">if</span> <span class="n">vertex</span><span class="o">.</span><span class="n">optimal_child</span><span class="o">.</span><span class="n">optimal_child</span><span class="o">.</span><span class="n">unique_id</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">visited</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">case</span><span class="o">.</span><span class="n">case_items</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">new_caseitem</span><span class="p">(</span><span class="n">vertex</span><span class="o">.</span><span class="n">optimal_child</span><span class="o">.</span><span class="n">optimal_child</span><span class="p">)</span>
                <span class="p">)</span>

            <span class="c1"># stmts += outputs + self.do_edge(vertex.optimal_child)</span>
            <span class="n">stmts</span> <span class="o">+=</span> <span class="n">outputs</span> <span class="o">+</span> <span class="n">state_change</span>

        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">TypeError</span><span class="p">(</span><span class="nb">type</span><span class="p">(</span><span class="n">vertex</span><span class="p">))</span>

        <span class="k">return</span> <span class="n">stmts</span></div>


<div class="viewcode-block" id="CaseBuilder.do_edge">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.codegen.CaseBuilder.do_edge">[docs]</a>
    <span class="k">def</span> <span class="nf">do_edge</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">edge</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Edge</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Processes a edge</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">edge</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">NonClockedEdge</span><span class="p">):</span>
            <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">do_vertex</span><span class="p">(</span><span class="n">edge</span><span class="o">.</span><span class="n">optimal_child</span><span class="p">)</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">edge</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">ClockedEdge</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">edge</span><span class="o">.</span><span class="n">optimal_child</span><span class="o">.</span><span class="n">unique_id</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">visited</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">case</span><span class="o">.</span><span class="n">case_items</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">new_caseitem</span><span class="p">(</span><span class="n">edge</span><span class="o">.</span><span class="n">optimal_child</span><span class="p">))</span>
            <span class="k">return</span> <span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">context</span><span class="o">.</span><span class="n">state_var</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">edge</span><span class="o">.</span><span class="n">optimal_child</span><span class="o">.</span><span class="n">unique_id</span><span class="p">)</span>
                <span class="p">)</span>
            <span class="p">]</span>
        <span class="k">raise</span> <span class="ne">RuntimeError</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="nb">type</span><span class="p">(</span><span class="n">edge</span><span class="p">)</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span></div>
</div>

</pre></div>

          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../../../index.html">python2verilog</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../python2verilog.html">python2verilog package</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../../../index.html">Documentation overview</a><ul>
  <li><a href="../../../index.html">Module code</a><ul>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2023, Kerry Wang.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.13</a>
      
    </div>

    

    
  </body>
</html>