// Seed: 2221130004
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input id_18;
  output id_17;
  input id_16;
  input id_15;
  inout id_14;
  output id_13;
  output id_12;
  inout id_11;
  input id_10;
  inout id_9;
  input id_8;
  output id_7;
  input id_6;
  inout id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  always @(negedge id_14) begin
    if (1) id_3 <= id_5;
    else begin
      #1;
      if (1)
        if (!id_18) begin
          #1 begin
            id_12 = new;
          end
          SystemTFIdentifier(1, 1, id_5 !== 1);
        end else id_2 <= 1;
    end
  end
endmodule
