#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000011a44e0 .scope module, "axi_spi_master_tb" "axi_spi_master_tb" 2 3;
 .timescale -9 -12;
P_0000000001195c00 .param/l "CLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v00000000011faab0_0 .var "araddr", 31 0;
v00000000011f96b0_0 .net "arready", 0 0, v000000000119ee70_0;  1 drivers
v00000000011fa1f0_0 .var "arvalid", 0 0;
v00000000011fac90_0 .var "awaddr", 31 0;
v00000000011f9930_0 .net "awready", 0 0, v000000000119f410_0;  1 drivers
v00000000011fabf0_0 .var "awvalid", 0 0;
v00000000011f9750_0 .var "bready", 0 0;
v00000000011fb230_0 .net "bresp", 1 0, v000000000118d3a0_0;  1 drivers
v00000000011fae70_0 .net "bvalid", 0 0, v000000000118db20_0;  1 drivers
v00000000011fa510_0 .var "clk", 0 0;
v00000000011fb4b0_0 .net "cs", 0 0, v000000000119e5b0_0;  1 drivers
v00000000011fa830_0 .net "irq", 0 0, L_00000000011a02a0;  1 drivers
v00000000011f9a70_0 .var "miso", 0 0;
v00000000011fb190_0 .net "mosi", 0 0, v000000000119f230_0;  1 drivers
v00000000011f99d0_0 .net "rdata", 31 0, v000000000118dda0_0;  1 drivers
v00000000011f9bb0_0 .var "resetn", 0 0;
v00000000011fb2d0_0 .var "rready", 0 0;
v00000000011f9c50_0 .net "rresp", 1 0, v000000000118cf40_0;  1 drivers
v00000000011fb050_0 .net "rvalid", 0 0, v000000000118cfe0_0;  1 drivers
v00000000011fa290_0 .net "sclk", 0 0, v000000000119f730_0;  1 drivers
v00000000011fa8d0_0 .var "wdata", 31 0;
v00000000011f9cf0_0 .net "wready", 0 0, v000000000118d620_0;  1 drivers
v00000000011f9e30_0 .var "wstrb", 3 0;
v00000000011f9ed0_0 .var "wvalid", 0 0;
E_0000000001195ec0 .event edge, v000000000118cfe0_0;
E_0000000001193cc0 .event posedge, v000000000119fcd0_0;
E_0000000001193f80 .event edge, v000000000119ee70_0;
E_0000000001193dc0 .event edge, v000000000118db20_0;
E_0000000001193b40 .event edge, v000000000119f410_0, v000000000118d620_0;
E_00000000011933c0 .event edge, v000000000118d620_0;
E_00000000011935c0 .event edge, v000000000119f410_0;
E_00000000011936c0 .event posedge, v000000000119f730_0;
S_00000000011a1d30 .scope module, "dut" "axi_spi_master" 2 34, 3 3 0, S_00000000011a44e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "axi_aclk";
    .port_info 1 /INPUT 1 "axi_aresetn";
    .port_info 2 /INPUT 32 "s_axi_awaddr";
    .port_info 3 /INPUT 3 "s_axi_awprot";
    .port_info 4 /INPUT 1 "s_axi_awvalid";
    .port_info 5 /OUTPUT 1 "s_axi_awready";
    .port_info 6 /INPUT 32 "s_axi_wdata";
    .port_info 7 /INPUT 4 "s_axi_wstrb";
    .port_info 8 /INPUT 1 "s_axi_wvalid";
    .port_info 9 /OUTPUT 1 "s_axi_wready";
    .port_info 10 /OUTPUT 2 "s_axi_bresp";
    .port_info 11 /OUTPUT 1 "s_axi_bvalid";
    .port_info 12 /INPUT 1 "s_axi_bready";
    .port_info 13 /INPUT 32 "s_axi_araddr";
    .port_info 14 /INPUT 3 "s_axi_arprot";
    .port_info 15 /INPUT 1 "s_axi_arvalid";
    .port_info 16 /OUTPUT 1 "s_axi_arready";
    .port_info 17 /OUTPUT 32 "s_axi_rdata";
    .port_info 18 /OUTPUT 2 "s_axi_rresp";
    .port_info 19 /OUTPUT 1 "s_axi_rvalid";
    .port_info 20 /INPUT 1 "s_axi_rready";
    .port_info 21 /INPUT 1 "miso";
    .port_info 22 /OUTPUT 1 "mosi";
    .port_info 23 /OUTPUT 1 "sclk";
    .port_info 24 /OUTPUT 1 "cs";
    .port_info 25 /OUTPUT 1 "irq_out";
P_0000000001175520 .param/l "ADDR_CLK_DIV" 1 3 62, C4<10000>;
P_0000000001175558 .param/l "ADDR_CONTROL" 1 3 58, C4<00000>;
P_0000000001175590 .param/l "ADDR_RX_DATA" 1 3 61, C4<01100>;
P_00000000011755c8 .param/l "ADDR_STATUS" 1 3 59, C4<00100>;
P_0000000001175600 .param/l "ADDR_TX_DATA" 1 3 60, C4<01000>;
P_0000000001175638 .param/l "AXI_ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0000000001175670 .param/l "AXI_DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_00000000011756a8 .param/l "AXI_READ_DATA" 1 3 70, C4<01>;
P_00000000011756e0 .param/l "AXI_READ_IDLE" 1 3 69, C4<00>;
P_0000000001175718 .param/l "AXI_WRITE_DATA" 1 3 66, C4<01>;
P_0000000001175750 .param/l "AXI_WRITE_IDLE" 1 3 65, C4<00>;
P_0000000001175788 .param/l "AXI_WRITE_RESP" 1 3 67, C4<10>;
P_00000000011757c0 .param/l "DEFAULT_CLK_DIV" 0 3 4, +C4<00000000000000000000000000000100>;
L_00000000011a0b60 .functor NOT 1, v00000000011f9bb0_0, C4<0>, C4<0>, C4<0>;
L_00000000011a02a0 .functor AND 1, v000000000119e330_0, v00000000011a0090_0, C4<1>, C4<1>;
v000000000119f910_0 .net "axi_aclk", 0 0, v00000000011fa510_0;  1 drivers
v000000000119ebf0_0 .net "axi_aresetn", 0 0, v00000000011f9bb0_0;  1 drivers
v000000000119e790_0 .var "axi_read_state", 1 0;
v000000000119f9b0_0 .var "axi_write_state", 1 0;
v000000000119f5f0_0 .var "clk_div_reg", 15 0;
v00000000011a0090_0 .var "control_enable_irq", 0 0;
v00000000011a0130_0 .var "control_start", 0 0;
v000000000119e290_0 .net "cs", 0 0, v000000000119e5b0_0;  alias, 1 drivers
v000000000119e330_0 .var "irq_flag", 0 0;
v000000000119e3d0_0 .net "irq_out", 0 0, L_00000000011a02a0;  alias, 1 drivers
v000000000119f690_0 .net "miso", 0 0, v00000000011f9a70_0;  1 drivers
v000000000119eb50_0 .net "mosi", 0 0, v000000000119f230_0;  alias, 1 drivers
v000000000119e970_0 .var "read_addr", 31 0;
v000000000119ec90_0 .net "reset", 0 0, L_00000000011a0b60;  1 drivers
v000000000119ed30_0 .net "s_axi_araddr", 31 0, v00000000011faab0_0;  1 drivers
L_00000000012388f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000000000119edd0_0 .net "s_axi_arprot", 2 0, L_00000000012388f0;  1 drivers
v000000000119ee70_0 .var "s_axi_arready", 0 0;
v000000000119ef10_0 .net "s_axi_arvalid", 0 0, v00000000011fa1f0_0;  1 drivers
v000000000119efb0_0 .net "s_axi_awaddr", 31 0, v00000000011fac90_0;  1 drivers
L_00000000012388a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000000000119f370_0 .net "s_axi_awprot", 2 0, L_00000000012388a8;  1 drivers
v000000000119f410_0 .var "s_axi_awready", 0 0;
v000000000118d300_0 .net "s_axi_awvalid", 0 0, v00000000011fabf0_0;  1 drivers
v000000000118d9e0_0 .net "s_axi_bready", 0 0, v00000000011f9750_0;  1 drivers
v000000000118d3a0_0 .var "s_axi_bresp", 1 0;
v000000000118db20_0 .var "s_axi_bvalid", 0 0;
v000000000118dda0_0 .var "s_axi_rdata", 31 0;
v000000000118dc60_0 .net "s_axi_rready", 0 0, v00000000011fb2d0_0;  1 drivers
v000000000118cf40_0 .var "s_axi_rresp", 1 0;
v000000000118cfe0_0 .var "s_axi_rvalid", 0 0;
v000000000118d440_0 .net "s_axi_wdata", 31 0, v00000000011fa8d0_0;  1 drivers
v000000000118d620_0 .var "s_axi_wready", 0 0;
v000000000118d800_0 .net "s_axi_wstrb", 3 0, v00000000011f9e30_0;  1 drivers
v000000000118d8a0_0 .net "s_axi_wvalid", 0 0, v00000000011f9ed0_0;  1 drivers
v000000000118da80_0 .net "sclk", 0 0, v000000000119f730_0;  alias, 1 drivers
v00000000011fa790_0 .net "spi_busy", 0 0, v000000000119fd70_0;  1 drivers
v00000000011f9890_0 .net "spi_done", 0 0, v000000000119e8d0_0;  1 drivers
v00000000011f9d90_0 .net "spi_irq", 0 0, v000000000119fe10_0;  1 drivers
v00000000011fb410_0 .net "spi_ready", 0 0, v000000000119fa50_0;  1 drivers
v00000000011f9b10_0 .net "spi_rx_data", 7 0, v000000000119eab0_0;  1 drivers
v00000000011fb550_0 .var "tx_data_reg", 7 0;
v00000000011fa3d0_0 .var "write_addr", 31 0;
S_00000000011aa030 .scope module, "spi_core" "spi_master" 3 98, 4 3 0, S_00000000011a1d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 16 "clk_div_in";
    .port_info 5 /OUTPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "ready";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "irq";
    .port_info 10 /INPUT 1 "miso";
    .port_info 11 /OUTPUT 1 "mosi";
    .port_info 12 /OUTPUT 1 "sclk";
    .port_info 13 /OUTPUT 1 "cs";
P_00000000011396b0 .param/l "DEFAULT_CLK_DIV" 0 4 4, +C4<00000000000000000000000000000100>;
P_00000000011396e8 .param/l "FINISH" 1 4 38, C4<11>;
P_0000000001139720 .param/l "IDLE" 1 4 36, C4<01>;
P_0000000001139758 .param/l "READY" 1 4 35, C4<00>;
P_0000000001139790 .param/l "TRANSFER" 1 4 37, C4<10>;
v000000000119ea10_0 .var "bit_cnt", 3 0;
v000000000119fd70_0 .var "busy", 0 0;
v000000000119fcd0_0 .net "clk", 0 0, v00000000011fa510_0;  alias, 1 drivers
v000000000119e510_0 .var "clk_cnt", 15 0;
v000000000119fb90_0 .net "clk_div_in", 15 0, v000000000119f5f0_0;  1 drivers
v000000000119f2d0_0 .var "clk_div_reg", 15 0;
v000000000119e5b0_0 .var "cs", 0 0;
v000000000119e8d0_0 .var "done", 0 0;
v000000000119fe10_0 .var "irq", 0 0;
v000000000119f4b0_0 .net "miso", 0 0, v00000000011f9a70_0;  alias, 1 drivers
v000000000119f230_0 .var "mosi", 0 0;
v000000000119feb0_0 .var "next_state", 1 0;
v000000000119fa50_0 .var "ready", 0 0;
v000000000119f550_0 .net "reset", 0 0, L_00000000011a0b60;  alias, 1 drivers
v000000000119eab0_0 .var "rx_data", 7 0;
v000000000119fc30_0 .var "rx_shift", 7 0;
v000000000119f730_0 .var "sclk", 0 0;
v000000000119ff50_0 .var "sclk_en", 0 0;
v000000000119e650_0 .net "start", 0 0, v00000000011a0130_0;  1 drivers
v000000000119fff0_0 .var "state", 1 0;
v000000000119f7d0_0 .net "tx_data", 7 0, v00000000011fb550_0;  1 drivers
v000000000119e6f0_0 .var "tx_shift", 7 0;
E_0000000001193040/0 .event edge, v000000000119fff0_0, v000000000119e650_0, v000000000119ea10_0, v000000000119f730_0;
E_0000000001193040/1 .event edge, v000000000119e510_0;
E_0000000001193040 .event/or E_0000000001193040/0, E_0000000001193040/1;
E_00000000011938c0 .event posedge, v000000000119f550_0, v000000000119fcd0_0;
    .scope S_00000000011aa030;
T_0 ;
    %wait E_00000000011938c0;
    %load/vec4 v000000000119f550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000119e510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119f730_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000119ff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000119e510_0;
    %pad/u 32;
    %load/vec4 v000000000119f2d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000119e510_0, 0;
    %load/vec4 v000000000119f730_0;
    %inv;
    %assign/vec4 v000000000119f730_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000000000119e510_0;
    %addi 1, 0, 16;
    %assign/vec4 v000000000119e510_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000119e510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119f730_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000011aa030;
T_1 ;
    %wait E_00000000011938c0;
    %load/vec4 v000000000119f550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000119fff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119fa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119fd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119e8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119fe10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119f230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000119eab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000119e6f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000119fc30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000119ea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119ff50_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v000000000119f2d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000119feb0_0;
    %assign/vec4 v000000000119fff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119fe10_0, 0;
    %load/vec4 v000000000119fff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119fa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119fd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119e8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119e5b0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119fa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119fd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119e8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119ff50_0, 0;
    %load/vec4 v000000000119e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119fd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119e5b0_0, 0;
    %load/vec4 v000000000119f7d0_0;
    %assign/vec4 v000000000119e6f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000119fc30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000000000119ea10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119ff50_0, 0;
    %load/vec4 v000000000119fb90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %load/vec4 v000000000119fb90_0;
    %pad/u 32;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %pad/u 16;
    %assign/vec4 v000000000119f2d0_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000000000119f730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000119e510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v000000000119e6f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000000000119f230_0, 0;
    %load/vec4 v000000000119e6f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000000000119e6f0_0, 0;
T_1.11 ;
    %load/vec4 v000000000119f730_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000119e510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v000000000119fc30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000000000119f4b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000119fc30_0, 0;
    %load/vec4 v000000000119ea10_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v000000000119ea10_0;
    %subi 1, 0, 4;
    %assign/vec4 v000000000119ea10_0, 0;
T_1.15 ;
T_1.13 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119fd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119e8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119ff50_0, 0;
    %load/vec4 v000000000119fc30_0;
    %assign/vec4 v000000000119eab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119fe10_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011aa030;
T_2 ;
    %wait E_0000000001193040;
    %load/vec4 v000000000119fff0_0;
    %store/vec4 v000000000119feb0_0, 0, 2;
    %load/vec4 v000000000119fff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000119feb0_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000000000119e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000119feb0_0, 0, 2;
T_2.5 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000000000119ea10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000119f730_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000119e510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000119feb0_0, 0, 2;
T_2.7 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000119feb0_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000011a1d30;
T_3 ;
    %wait E_00000000011938c0;
    %load/vec4 v000000000119ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119e330_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000119f9b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011fa3d0_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000118d800_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v000000000118d440_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119e330_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000011f9d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119e330_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011a1d30;
T_4 ;
    %wait E_00000000011938c0;
    %load/vec4 v000000000119ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000119f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000118d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000118db20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000118d3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011fa3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011a0130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011a0090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011fb550_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v000000000119f5f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011a0130_0, 0;
    %load/vec4 v000000000119f9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000118db20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000118d3a0_0, 0;
    %load/vec4 v000000000118d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119f410_0, 0;
    %load/vec4 v000000000119efb0_0;
    %assign/vec4 v00000000011fa3d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000119f9b0_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119f410_0, 0;
    %load/vec4 v000000000118d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000118d620_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000119f9b0_0, 0;
    %load/vec4 v00000000011fa3d0_0;
    %parti/s 5, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000118d3a0_0, 0;
    %jmp T_4.14;
T_4.10 ;
    %load/vec4 v000000000118d800_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v000000000118d440_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000011a0130_0, 0;
    %load/vec4 v000000000118d440_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000000011a0090_0, 0;
T_4.15 ;
    %jmp T_4.14;
T_4.11 ;
    %load/vec4 v000000000118d800_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v000000000118d440_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000000011fb550_0, 0;
T_4.17 ;
    %jmp T_4.14;
T_4.12 ;
    %load/vec4 v00000000011fa790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %load/vec4 v000000000118d800_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %load/vec4 v000000000118d440_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000119f5f0_0, 4, 5;
T_4.21 ;
    %load/vec4 v000000000118d800_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %load/vec4 v000000000118d440_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000119f5f0_0, 4, 5;
T_4.23 ;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000118d3a0_0, 0;
T_4.20 ;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
T_4.8 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000118d620_0, 0;
    %load/vec4 v000000000118db20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000118db20_0, 0;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v000000000118d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000118db20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000119f9b0_0, 0;
T_4.27 ;
T_4.26 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000011a1d30;
T_5 ;
    %wait E_00000000011938c0;
    %load/vec4 v000000000119ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000119e790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000118cfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000118dda0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000118cf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000119e970_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000119e790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000118cfe0_0, 0;
    %load/vec4 v000000000119ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000119ee70_0, 0;
    %load/vec4 v000000000119ed30_0;
    %assign/vec4 v000000000119e970_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000119e790_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119ee70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000118cfe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000118cf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000118dda0_0, 0;
    %load/vec4 v000000000119e970_0;
    %parti/s 5, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000118cf40_0, 0;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v00000000011a0090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000011a0130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000118dda0_0, 0;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v000000000119e330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000011f9890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000011fa790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000011fb410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000118dda0_0, 0;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000000011fb550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000118dda0_0, 0;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000000011f9b10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000118dda0_0, 0;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000000000119f5f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000118dda0_0, 0;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %load/vec4 v000000000118dc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000118cfe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000119e790_0, 0;
T_5.14 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011a44e0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v00000000011fa510_0;
    %inv;
    %store/vec4 v00000000011fa510_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000011a44e0;
T_7 ;
    %wait E_00000000011936c0;
    %load/vec4 v00000000011fb4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000011fb190_0;
    %assign/vec4 v00000000011f9a70_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000011a44e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fa510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f9bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011fac90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fabf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011fa8d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000011f9e30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f9ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f9750_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011faab0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fa1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011fb2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f9a70_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f9bb0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 89 "$display", "=== AXI SPI Master Testbench ===" {0 0 0};
    %vpi_call 2 92 "$display", "[INFO] Writing TX data: 0x55" {0 0 0};
    %wait E_0000000001193cc0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000000011fac90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011fabf0_0, 0, 1;
    %vpi_call 2 99 "$display", "[DEBUG] Waiting for awready..." {0 0 0};
T_8.0 ;
    %load/vec4 v00000000011f9930_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_00000000011935c0;
    %jmp T_8.0;
T_8.1 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fabf0_0, 0, 1;
    %vpi_call 2 103 "$display", "[DEBUG] Address phase complete" {0 0 0};
    %pushi/vec4 85, 0, 32;
    %store/vec4 v00000000011fa8d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f9ed0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000011f9e30_0, 0, 4;
    %vpi_call 2 110 "$display", "[DEBUG] Waiting for wready..." {0 0 0};
T_8.2 ;
    %load/vec4 v00000000011f9cf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.3, 6;
    %wait E_00000000011933c0;
    %jmp T_8.2;
T_8.3 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f9ed0_0, 0, 1;
    %vpi_call 2 114 "$display", "[DEBUG] Data phase complete" {0 0 0};
    %vpi_call 2 117 "$display", "[DEBUG] Waiting for bvalid..." {0 0 0};
T_8.4 ;
    %load/vec4 v00000000011fae70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.5, 6;
    %wait E_0000000001193dc0;
    %jmp T_8.4;
T_8.5 ;
    %wait E_0000000001193cc0;
    %vpi_call 2 120 "$display", "[INFO] TX Data written successfully" {0 0 0};
    %vpi_call 2 123 "$display", "[INFO] Starting SPI transfer" {0 0 0};
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011fac90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011fabf0_0, 0, 1;
T_8.6 ;
    %load/vec4 v00000000011f9930_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.7, 6;
    %wait E_00000000011935c0;
    %jmp T_8.6;
T_8.7 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fabf0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000011fa8d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f9ed0_0, 0, 1;
T_8.8 ;
    %load/vec4 v00000000011f9cf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.9, 6;
    %wait E_00000000011933c0;
    %jmp T_8.8;
T_8.9 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f9ed0_0, 0, 1;
T_8.10 ;
    %load/vec4 v00000000011fae70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.11, 6;
    %wait E_0000000001193dc0;
    %jmp T_8.10;
T_8.11 ;
    %wait E_0000000001193cc0;
    %vpi_call 2 143 "$display", "[INFO] Transfer started" {0 0 0};
    %vpi_call 2 146 "$display", "[INFO] Waiting for SPI completion..." {0 0 0};
    %delay 5000000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000011faab0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011fa1f0_0, 0, 1;
T_8.12 ;
    %load/vec4 v00000000011f96b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.13, 6;
    %wait E_0000000001193f80;
    %jmp T_8.12;
T_8.13 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fa1f0_0, 0, 1;
T_8.14 ;
    %load/vec4 v00000000011fb050_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.15, 6;
    %wait E_0000000001195ec0;
    %jmp T_8.14;
T_8.15 ;
    %vpi_call 2 158 "$display", "[INFO] Status register: 0x%08h", v00000000011f99d0_0 {0 0 0};
    %wait E_0000000001193cc0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000000011faab0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011fa1f0_0, 0, 1;
T_8.16 ;
    %load/vec4 v00000000011f96b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.17, 6;
    %wait E_0000000001193f80;
    %jmp T_8.16;
T_8.17 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fa1f0_0, 0, 1;
T_8.18 ;
    %load/vec4 v00000000011fb050_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.19, 6;
    %wait E_0000000001195ec0;
    %jmp T_8.18;
T_8.19 ;
    %vpi_call 2 170 "$display", "[INFO] RX Data: 0x%08h", v00000000011f99d0_0 {0 0 0};
    %load/vec4 v00000000011f99d0_0;
    %parti/s 8, 0, 2;
    %cmpi/e 85, 0, 8;
    %jmp/0xz  T_8.20, 4;
    %vpi_call 2 173 "$display", "[PASS] Loopback test successful!" {0 0 0};
    %jmp T_8.21;
T_8.20 ;
    %vpi_call 2 175 "$display", "[FAIL] Loopback test failed - expected 0x55, got 0x%02h", &PV<v00000000011f99d0_0, 0, 8> {0 0 0};
T_8.21 ;
    %vpi_call 2 179 "$display", "\012=== Testing pattern 0xAA ===" {0 0 0};
    %wait E_0000000001193cc0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000000011fac90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011fabf0_0, 0, 1;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v00000000011fa8d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f9ed0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000011f9e30_0, 0, 4;
T_8.22 ;
    %load/vec4 v00000000011f9930_0;
    %load/vec4 v00000000011f9cf0_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.23, 6;
    %wait E_0000000001193b40;
    %jmp T_8.22;
T_8.23 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f9ed0_0, 0, 1;
T_8.24 ;
    %load/vec4 v00000000011fae70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.25, 6;
    %wait E_0000000001193dc0;
    %jmp T_8.24;
T_8.25 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011fac90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011fabf0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000011fa8d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f9ed0_0, 0, 1;
T_8.26 ;
    %load/vec4 v00000000011f9930_0;
    %load/vec4 v00000000011f9cf0_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.27, 6;
    %wait E_0000000001193b40;
    %jmp T_8.26;
T_8.27 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f9ed0_0, 0, 1;
T_8.28 ;
    %load/vec4 v00000000011fae70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.29, 6;
    %wait E_0000000001193dc0;
    %jmp T_8.28;
T_8.29 ;
    %delay 5000000, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000000011faab0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011fa1f0_0, 0, 1;
T_8.30 ;
    %load/vec4 v00000000011f96b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.31, 6;
    %wait E_0000000001193f80;
    %jmp T_8.30;
T_8.31 ;
    %wait E_0000000001193cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fa1f0_0, 0, 1;
T_8.32 ;
    %load/vec4 v00000000011fb050_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.33, 6;
    %wait E_0000000001195ec0;
    %jmp T_8.32;
T_8.33 ;
    %vpi_call 2 218 "$display", "[INFO] RX Data: 0x%08h", v00000000011f99d0_0 {0 0 0};
    %load/vec4 v00000000011f99d0_0;
    %parti/s 8, 0, 2;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_8.34, 4;
    %vpi_call 2 220 "$display", "[PASS] Second test successful!" {0 0 0};
    %jmp T_8.35;
T_8.34 ;
    %vpi_call 2 222 "$display", "[FAIL] Second test failed" {0 0 0};
T_8.35 ;
    %delay 1000000, 0;
    %vpi_call 2 226 "$display", "\012=== Test completed ===" {0 0 0};
    %vpi_call 2 227 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000000011a44e0;
T_9 ;
    %delay 10000000, 0;
    %vpi_call 2 233 "$display", "[ERROR] Testbench timeout!" {0 0 0};
    %vpi_call 2 234 "$display", "[DEBUG] Current signals:" {0 0 0};
    %vpi_call 2 235 "$display", "  awready = %b", v00000000011f9930_0 {0 0 0};
    %vpi_call 2 236 "$display", "  wready = %b", v00000000011f9cf0_0 {0 0 0};
    %vpi_call 2 237 "$display", "  bvalid = %b", v00000000011fae70_0 {0 0 0};
    %vpi_call 2 238 "$display", "  arready = %b", v00000000011f96b0_0 {0 0 0};
    %vpi_call 2 239 "$display", "  rvalid = %b", v00000000011fb050_0 {0 0 0};
    %vpi_call 2 240 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000000011a44e0;
T_10 ;
    %vpi_call 2 245 "$dumpfile", "axi_spi_master_tb.vcd" {0 0 0};
    %vpi_call 2 246 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000011a44e0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "axi_spi_master_tb.v";
    "axi_spi_master.v";
    "spi_master.v";
