{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490721672170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490721672172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 18:21:11 2017 " "Processing started: Tue Mar 28 18:21:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490721672172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721672172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off isolated_clusters -c isolated_clusters_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off isolated_clusters -c isolated_clusters_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721672172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490721672493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller/data_processor/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/active_controller/data_processor/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a " "Found design unit 1: counter-a" {  } { { "isolated_clusters_top/active_controller/data_processor/counter.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor/counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681058 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "isolated_clusters_top/active_controller/data_processor/counter.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor/counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller/data_processor/flagger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/active_controller/data_processor/flagger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flagger-a " "Found design unit 1: flagger-a" {  } { { "isolated_clusters_top/active_controller/data_processor/flagger.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor/flagger.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681058 ""} { "Info" "ISGN_ENTITY_NAME" "1 flagger " "Found entity 1: flagger" {  } { { "isolated_clusters_top/active_controller/data_processor/flagger.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor/flagger.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller/data_processor/sorter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/active_controller/data_processor/sorter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sorter-a " "Found design unit 1: sorter-a" {  } { { "isolated_clusters_top/active_controller/data_processor/sorter.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor/sorter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681059 ""} { "Info" "ISGN_ENTITY_NAME" "1 sorter " "Found entity 1: sorter" {  } { { "isolated_clusters_top/active_controller/data_processor/sorter.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor/sorter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller/data_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/active_controller/data_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_processor-dataflow " "Found design unit 1: data_processor-dataflow" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681060 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_processor " "Found entity 1: data_processor" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/active_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 active_controller-control " "Found design unit 1: active_controller-control" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681060 ""} { "Info" "ISGN_ENTITY_NAME" "1 active_controller " "Found entity 1: active_controller" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/bypass_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/bypass_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bypass_controller-bypass " "Found design unit 1: bypass_controller-bypass" {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/bypass_controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681061 ""} { "Info" "ISGN_ENTITY_NAME" "1 bypass_controller " "Found entity 1: bypass_controller" {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/bypass_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/isolated_clusters_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file isolated_clusters_top/isolated_clusters_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isolated_clusters_package " "Found design unit 1: isolated_clusters_package" {  } { { "isolated_clusters_top/isolated_clusters_package.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/isolated_clusters_package.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/mep_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/mep_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mep_fifo-fifo " "Found design unit 1: mep_fifo-fifo" {  } { { "isolated_clusters_top/mep_fifo.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/mep_fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681062 ""} { "Info" "ISGN_ENTITY_NAME" "1 mep_fifo " "Found entity 1: mep_fifo" {  } { { "isolated_clusters_top/mep_fifo.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/mep_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isolated_clusters_top-top_level " "Found design unit 1: isolated_clusters_top-top_level" {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681062 ""} { "Info" "ISGN_ENTITY_NAME" "1 isolated_clusters_top " "Found entity 1: isolated_clusters_top" {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_constant_declaration.vhd 1 0 " "Found 1 design units, including 0 entities, in source file detector_constant_declaration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_constant_declaration " "Found design unit 1: detector_constant_declaration" {  } { { "detector_constant_declaration.vhd" "" { Text "/home/velo/donal/flag_rewrite2/detector_constant_declaration.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490721681063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "isolated_clusters_top " "Elaborating entity \"isolated_clusters_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490721681100 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_addr isolated_clusters_top.vhd(29) " "VHDL Signal Declaration warning at isolated_clusters_top.vhd(29): used implicit default value for signal \"wr_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681103 "|isolated_clusters_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ac_en isolated_clusters_top.vhd(37) " "VHDL Signal Declaration warning at isolated_clusters_top.vhd(37): used implicit default value for signal \"ac_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681103 "|isolated_clusters_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_wr_addr isolated_clusters_top.vhd(42) " "Verilog HDL or VHDL warning at isolated_clusters_top.vhd(42): object \"ac_wr_addr\" assigned a value but never read" {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490721681103 "|isolated_clusters_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_rd_data isolated_clusters_top.vhd(48) " "VHDL Signal Declaration warning at isolated_clusters_top.vhd(48): used implicit default value for signal \"fifo_rd_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681103 "|isolated_clusters_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "by_rd_en isolated_clusters_top.vhd(52) " "Verilog HDL or VHDL warning at isolated_clusters_top.vhd(52): object \"by_rd_en\" assigned a value but never read" {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490721681103 "|isolated_clusters_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "by_rd_data isolated_clusters_top.vhd(54) " "VHDL Signal Declaration warning at isolated_clusters_top.vhd(54): used implicit default value for signal \"by_rd_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681103 "|isolated_clusters_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "by_wr_en isolated_clusters_top.vhd(55) " "Verilog HDL or VHDL warning at isolated_clusters_top.vhd(55): object \"by_wr_en\" assigned a value but never read" {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490721681103 "|isolated_clusters_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "by_wr_addr isolated_clusters_top.vhd(56) " "Verilog HDL or VHDL warning at isolated_clusters_top.vhd(56): object \"by_wr_addr\" assigned a value but never read" {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490721681103 "|isolated_clusters_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "by_wr_data isolated_clusters_top.vhd(57) " "Verilog HDL or VHDL warning at isolated_clusters_top.vhd(57): object \"by_wr_data\" assigned a value but never read" {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490721681103 "|isolated_clusters_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_controller active_controller:active_controller_component " "Elaborating entity \"active_controller\" for hierarchy \"active_controller:active_controller_component\"" {  } { { "isolated_clusters_top.vhd" "active_controller_component" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490721681104 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_addr active_controller.vhd(26) " "VHDL Signal Declaration warning at active_controller.vhd(26): used implicit default value for signal \"wr_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681106 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_data active_controller.vhd(27) " "VHDL Signal Declaration warning at active_controller.vhd(27): used implicit default value for signal \"wr_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681107 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_en active_controller.vhd(30) " "VHDL Signal Declaration warning at active_controller.vhd(30): used implicit default value for signal \"fifo_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681107 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_data active_controller.vhd(31) " "VHDL Signal Declaration warning at active_controller.vhd(31): used implicit default value for signal \"fifo_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681107 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bypass_en active_controller.vhd(34) " "VHDL Signal Declaration warning at active_controller.vhd(34): used implicit default value for signal \"bypass_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681107 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dp_rd_bcid active_controller.vhd(55) " "VHDL Signal Declaration warning at active_controller.vhd(55): used implicit default value for signal \"dp_rd_bcid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681108 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dp_rd_data active_controller.vhd(57) " "VHDL Signal Declaration warning at active_controller.vhd(57): used implicit default value for signal \"dp_rd_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681108 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dp_rd_size active_controller.vhd(58) " "VHDL Signal Declaration warning at active_controller.vhd(58): used implicit default value for signal \"dp_rd_size\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681108 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dp_wr_en active_controller.vhd(61) " "VHDL Signal Declaration warning at active_controller.vhd(61): used implicit default value for signal \"dp_wr_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681108 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dp_wr_data active_controller.vhd(62) " "Verilog HDL or VHDL warning at active_controller.vhd(62): object \"dp_wr_data\" assigned a value but never read" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490721681108 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dp_wr_bcid active_controller.vhd(63) " "Verilog HDL or VHDL warning at active_controller.vhd(63): object \"dp_wr_bcid\" assigned a value but never read" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490721681108 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dp_wr_size active_controller.vhd(64) " "Verilog HDL or VHDL warning at active_controller.vhd(64): object \"dp_wr_size\" assigned a value but never read" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490721681108 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_bcid active_controller.vhd(109) " "VHDL Process Statement warning at active_controller.vhd(109): inferring latch(es) for signal or variable \"current_bcid\", which holds its previous value in one or more paths through the process" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490721681167 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_bcid\[0\] active_controller.vhd(109) " "Inferred latch for \"current_bcid\[0\]\" at active_controller.vhd(109)" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681187 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_bcid\[1\] active_controller.vhd(109) " "Inferred latch for \"current_bcid\[1\]\" at active_controller.vhd(109)" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681187 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_bcid\[2\] active_controller.vhd(109) " "Inferred latch for \"current_bcid\[2\]\" at active_controller.vhd(109)" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681187 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_bcid\[3\] active_controller.vhd(109) " "Inferred latch for \"current_bcid\[3\]\" at active_controller.vhd(109)" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681187 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_bcid\[4\] active_controller.vhd(109) " "Inferred latch for \"current_bcid\[4\]\" at active_controller.vhd(109)" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681187 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_bcid\[5\] active_controller.vhd(109) " "Inferred latch for \"current_bcid\[5\]\" at active_controller.vhd(109)" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681187 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_bcid\[6\] active_controller.vhd(109) " "Inferred latch for \"current_bcid\[6\]\" at active_controller.vhd(109)" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681187 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_bcid\[7\] active_controller.vhd(109) " "Inferred latch for \"current_bcid\[7\]\" at active_controller.vhd(109)" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681187 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_bcid\[8\] active_controller.vhd(109) " "Inferred latch for \"current_bcid\[8\]\" at active_controller.vhd(109)" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681188 "|isolated_clusters_top|active_controller:active_controller_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_processor active_controller:active_controller_component\|data_processor:\\gen_processors:0:data_processor_component " "Elaborating entity \"data_processor\" for hierarchy \"active_controller:active_controller_component\|data_processor:\\gen_processors:0:data_processor_component\"" {  } { { "isolated_clusters_top/active_controller.vhd" "\\gen_processors:0:data_processor_component" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490721681245 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "st_rd_data data_processor.vhd(84) " "VHDL Signal Declaration warning at data_processor.vhd(84): used implicit default value for signal \"st_rd_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681251 "|isolated_clusters_top|active_controller:active_controller_component|data_processor:gen_processors:0:data_processor_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "st_rst data_processor.vhd(126) " "VHDL Process Statement warning at data_processor.vhd(126): inferring latch(es) for signal or variable \"st_rst\", which holds its previous value in one or more paths through the process" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490721681251 "|isolated_clusters_top|active_controller:active_controller_component|data_processor:gen_processors:0:data_processor_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fl_rst data_processor.vhd(126) " "VHDL Process Statement warning at data_processor.vhd(126): inferring latch(es) for signal or variable \"fl_rst\", which holds its previous value in one or more paths through the process" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490721681251 "|isolated_clusters_top|active_controller:active_controller_component|data_processor:gen_processors:0:data_processor_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fl_rst data_processor.vhd(126) " "Inferred latch for \"fl_rst\" at data_processor.vhd(126)" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681251 "|isolated_clusters_top|active_controller:active_controller_component|data_processor:gen_processors:0:data_processor_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_rst data_processor.vhd(126) " "Inferred latch for \"st_rst\" at data_processor.vhd(126)" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681251 "|isolated_clusters_top|active_controller:active_controller_component|data_processor:gen_processors:0:data_processor_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorter active_controller:active_controller_component\|data_processor:\\gen_processors:0:data_processor_component\|sorter:sorter_component " "Elaborating entity \"sorter\" for hierarchy \"active_controller:active_controller_component\|data_processor:\\gen_processors:0:data_processor_component\|sorter:sorter_component\"" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "sorter_component" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490721681252 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_data sorter.vhd(20) " "VHDL Signal Declaration warning at sorter.vhd(20): used implicit default value for signal \"wr_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/active_controller/data_processor/sorter.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor/sorter.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681253 "|isolated_clusters_top|active_controller:active_controller_component|data_processor:gen_processors:0:data_processor_component|sorter:sorter_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter active_controller:active_controller_component\|data_processor:\\gen_processors:0:data_processor_component\|counter:counter_component " "Elaborating entity \"counter\" for hierarchy \"active_controller:active_controller_component\|data_processor:\\gen_processors:0:data_processor_component\|counter:counter_component\"" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "counter_component" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490721681253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagger active_controller:active_controller_component\|data_processor:\\gen_processors:0:data_processor_component\|flagger:flagger_component " "Elaborating entity \"flagger\" for hierarchy \"active_controller:active_controller_component\|data_processor:\\gen_processors:0:data_processor_component\|flagger:flagger_component\"" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "flagger_component" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490721681256 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "inter_reg\[255..128\] flagger.vhd(23) " "Using initial value X (don't care) for net \"inter_reg\[255..128\]\" at flagger.vhd(23)" {  } { { "isolated_clusters_top/active_controller/data_processor/flagger.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor/flagger.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681256 "|isolated_clusters_top|active_controller:active_controller_component|data_processor:gen_processors:0:data_processor_component|flagger:flagger_component"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "inter_reg\[126..1\] flagger.vhd(23) " "Using initial value X (don't care) for net \"inter_reg\[126..1\]\" at flagger.vhd(23)" {  } { { "isolated_clusters_top/active_controller/data_processor/flagger.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/active_controller/data_processor/flagger.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721681256 "|isolated_clusters_top|active_controller:active_controller_component|data_processor:gen_processors:0:data_processor_component|flagger:flagger_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mep_fifo mep_fifo:interface_fifo_component " "Elaborating entity \"mep_fifo\" for hierarchy \"mep_fifo:interface_fifo_component\"" {  } { { "isolated_clusters_top.vhd" "interface_fifo_component" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490721681330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "empty mep_fifo.vhd(13) " "VHDL Signal Declaration warning at mep_fifo.vhd(13): used implicit default value for signal \"empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/mep_fifo.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/mep_fifo.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681331 "|isolated_clusters_top|mep_fifo:interface_fifo_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_controller bypass_controller:bypass_controller_component " "Elaborating entity \"bypass_controller\" for hierarchy \"bypass_controller:bypass_controller_component\"" {  } { { "isolated_clusters_top.vhd" "bypass_controller_component" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490721681331 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd_en bypass_controller.vhd(17) " "VHDL Signal Declaration warning at bypass_controller.vhd(17): used implicit default value for signal \"rd_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/bypass_controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681332 "|isolated_clusters_top|bypass_controller:bypass_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd_addr bypass_controller.vhd(18) " "VHDL Signal Declaration warning at bypass_controller.vhd(18): used implicit default value for signal \"rd_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/bypass_controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681332 "|isolated_clusters_top|bypass_controller:bypass_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_en bypass_controller.vhd(21) " "VHDL Signal Declaration warning at bypass_controller.vhd(21): used implicit default value for signal \"wr_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/bypass_controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681332 "|isolated_clusters_top|bypass_controller:bypass_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_addr bypass_controller.vhd(22) " "VHDL Signal Declaration warning at bypass_controller.vhd(22): used implicit default value for signal \"wr_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/bypass_controller.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681332 "|isolated_clusters_top|bypass_controller:bypass_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_data bypass_controller.vhd(23) " "VHDL Signal Declaration warning at bypass_controller.vhd(23): used implicit default value for signal \"wr_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/bypass_controller.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681332 "|isolated_clusters_top|bypass_controller:bypass_controller_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_rd_en bypass_controller.vhd(25) " "VHDL Signal Declaration warning at bypass_controller.vhd(25): used implicit default value for signal \"fifo_rd_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top/bypass_controller.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490721681332 "|isolated_clusters_top|bypass_controller:bypass_controller_component"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bcid_in active_controller_component " "Port \"bcid_in\" does not exist in macrofunction \"active_controller_component\"" {  } { { "isolated_clusters_top.vhd" "active_controller_component" { Text "/home/velo/donal/flag_rewrite2/isolated_clusters_top.vhd" 121 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490721682078 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1490721682085 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1362 " "Peak virtual memory: 1362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490721682217 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 18:21:22 2017 " "Processing ended: Tue Mar 28 18:21:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490721682217 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490721682217 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490721682217 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721682217 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 36 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 36 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490721682822 ""}
