# Generated by vmake version 2.0

# Define path to each library
LIB_STD = c:\Modeltech_6.1b\win32/../std
LIB_IEEE = c:\Modeltech_6.1b\win32/../ieee
LIB_UNISIM = c:\Modeltech_6.1b\win32/../unisim
LIB_WORK = work

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
IEEE__std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
WORK__transmitter__behavioral = $(LIB_WORK)/transmitter/behavioral.dat
WORK__transmitter = $(LIB_WORK)/transmitter/_primary.dat
WORK__testbench__behavioral = $(LIB_WORK)/testbench/behavioral.dat
WORK__testbench = $(LIB_WORK)/testbench/_primary.dat
WORK__rio_test__behavioral = $(LIB_WORK)/rio_test/behavioral.dat
WORK__rio_test = $(LIB_WORK)/rio_test/_primary.dat
WORK__rio_ctrl__behavioral = $(LIB_WORK)/rio_ctrl/behavioral.dat
WORK__rio_ctrl = $(LIB_WORK)/rio_ctrl/_primary.dat
WORK__rio_codes__body = $(LIB_WORK)/rio_codes/body.dat
WORK__rio_codes = $(LIB_WORK)/rio_codes/_primary.dat
WORK__rio4__behavioral = $(LIB_WORK)/rio4/behavioral.dat
WORK__rio4 = $(LIB_WORK)/rio4/_primary.dat
WORK__rio2cmd__behavioral = $(LIB_WORK)/rio2cmd/behavioral.dat
WORK__rio2cmd = $(LIB_WORK)/rio2cmd/_primary.dat
WORK__reg32bit__full = $(LIB_WORK)/reg32bit/full.dat
WORK__reg32bit = $(LIB_WORK)/reg32bit/_primary.dat
WORK__recv_fsm__behavioral = $(LIB_WORK)/recv_fsm/behavioral.dat
WORK__recv_fsm = $(LIB_WORK)/recv_fsm/_primary.dat
WORK__receiver__behavioral = $(LIB_WORK)/receiver/behavioral.dat
WORK__receiver = $(LIB_WORK)/receiver/_primary.dat
WORK__plx_sim__behavioral = $(LIB_WORK)/plx_sim/behavioral.dat
WORK__plx_sim = $(LIB_WORK)/plx_sim/_primary.dat
WORK__plx_oper__body = $(LIB_WORK)/plx_oper/body.dat
WORK__plx_oper = $(LIB_WORK)/plx_oper/_primary.dat
WORK__math_pack__body = $(LIB_WORK)/math_pack/body.dat
WORK__math_pack = $(LIB_WORK)/math_pack/_primary.dat
WORK__local_bus__full = $(LIB_WORK)/local_bus/full.dat
WORK__local_bus = $(LIB_WORK)/local_bus/_primary.dat
WORK__lbconn_reg__behavioral = $(LIB_WORK)/lbconn_reg/behavioral.dat
WORK__lbconn_reg = $(LIB_WORK)/lbconn_reg/_primary.dat
WORK__lbconn_mem__behavioral = $(LIB_WORK)/lbconn_mem/behavioral.dat
WORK__lbconn_mem = $(LIB_WORK)/lbconn_mem/_primary.dat
WORK__lb_ifc__behavioral = $(LIB_WORK)/lb_ifc/behavioral.dat
WORK__lb_ifc = $(LIB_WORK)/lb_ifc/_primary.dat
WORK__lb_connect__full = $(LIB_WORK)/lb_connect/full.dat
WORK__lb_connect = $(LIB_WORK)/lb_connect/_primary.dat
WORK__lb_bridge__behavioral = $(LIB_WORK)/lb_bridge/behavioral.dat
WORK__lb_bridge = $(LIB_WORK)/lb_bridge/_primary.dat
WORK__lb_async_fsmb__behavioral = $(LIB_WORK)/lb_async_fsmb/behavioral.dat
WORK__lb_async_fsmb = $(LIB_WORK)/lb_async_fsmb/_primary.dat
WORK__lb_async_fsma__behavioral = $(LIB_WORK)/lb_async_fsma/behavioral.dat
WORK__lb_async_fsma = $(LIB_WORK)/lb_async_fsma/_primary.dat
WORK__lb_async__behavioral = $(LIB_WORK)/lb_async/behavioral.dat
WORK__lb_async = $(LIB_WORK)/lb_async/_primary.dat
WORK__id_comp_lb__id_comp_lb_arch = $(LIB_WORK)/id_comp_lb/id_comp_lb_arch.dat
WORK__id_comp_lb = $(LIB_WORK)/id_comp_lb/_primary.dat
WORK__id_comp__full = $(LIB_WORK)/id_comp/full.dat
WORK__id_comp = $(LIB_WORK)/id_comp/_primary.dat
WORK__fpga_u5__behavioral = $(LIB_WORK)/fpga_u5/behavioral.dat
WORK__fpga_u5 = $(LIB_WORK)/fpga_u5/_primary.dat
WORK__dp_distmem_distram__dp_distmem_distram_arch = $(LIB_WORK)/dp_distmem_distram/dp_distmem_distram_arch.dat
WORK__dp_distmem_distram = $(LIB_WORK)/dp_distmem_distram/_primary.dat
WORK__dp_distmem__dp_distmem_arch = $(LIB_WORK)/dp_distmem/dp_distmem_arch.dat
WORK__dp_distmem = $(LIB_WORK)/dp_distmem/_primary.dat
WORK__dp_bmem_bram__dp_bmem_bram_arch = $(LIB_WORK)/dp_bmem_bram/dp_bmem_bram_arch.dat
WORK__dp_bmem_bram = $(LIB_WORK)/dp_bmem_bram/_primary.dat
WORK__dp_bmem__dp_bmem_arch = $(LIB_WORK)/dp_bmem/dp_bmem_arch.dat
WORK__dp_bmem = $(LIB_WORK)/dp_bmem/_primary.dat
WORK__distmem_func__body = $(LIB_WORK)/distmem_func/body.dat
WORK__distmem_func = $(LIB_WORK)/distmem_func/_primary.dat
WORK__constants__body = $(LIB_WORK)/constants/body.dat
WORK__constants = $(LIB_WORK)/constants/_primary.dat
WORK__commands__body = $(LIB_WORK)/commands/body.dat
WORK__commands = $(LIB_WORK)/commands/_primary.dat
WORK__cnt_types = $(LIB_WORK)/cnt_types/_primary.dat
WORK__cnt__full = $(LIB_WORK)/cnt/full.dat
WORK__cnt = $(LIB_WORK)/cnt/_primary.dat
WORK__cmd_parser_oper__body = $(LIB_WORK)/cmd_parser_oper/body.dat
WORK__cmd_parser_oper = $(LIB_WORK)/cmd_parser_oper/_primary.dat
WORK__cmd_parser__cmd_parser_arch = $(LIB_WORK)/cmd_parser/cmd_parser_arch.dat
WORK__cmd_parser = $(LIB_WORK)/cmd_parser/_primary.dat
WORK__cmd_encoder__behavioral = $(LIB_WORK)/cmd_encoder/behavioral.dat
WORK__cmd_encoder = $(LIB_WORK)/cmd_encoder/_primary.dat
WORK__cmd_decoder__behavioral = $(LIB_WORK)/cmd_decoder/behavioral.dat
WORK__cmd_decoder = $(LIB_WORK)/cmd_decoder/_primary.dat
WORK__clkgen_rio__behavioral = $(LIB_WORK)/clkgen_rio/behavioral.dat
WORK__clkgen_rio = $(LIB_WORK)/clkgen_rio/_primary.dat
WORK__clkgen_54__behavioral = $(LIB_WORK)/clkgen_54/behavioral.dat
WORK__clkgen_54 = $(LIB_WORK)/clkgen_54/_primary.dat
WORK__clk_gen__full = $(LIB_WORK)/clk_gen/full.dat
WORK__clk_gen = $(LIB_WORK)/clk_gen/_primary.dat
WORK__bmem_func__body = $(LIB_WORK)/bmem_func/body.dat
WORK__bmem_func = $(LIB_WORK)/bmem_func/_primary.dat
WORK__asfifo_bram__behavioral = $(LIB_WORK)/asfifo_bram/behavioral.dat
WORK__asfifo_bram = $(LIB_WORK)/asfifo_bram/_primary.dat
WORK__asfifo__behavioral = $(LIB_WORK)/asfifo/behavioral.dat
WORK__asfifo = $(LIB_WORK)/asfifo/_primary.dat
WORK__align_comma_32__translated = $(LIB_WORK)/align_comma_32/translated.dat
WORK__align_comma_32 = $(LIB_WORK)/align_comma_32/_primary.dat
WORK__addr_space__body = $(LIB_WORK)/addr_space/body.dat
WORK__addr_space = $(LIB_WORK)/addr_space/_primary.dat
WORK__adc2lb__adc2lb_50mhz = $(LIB_WORK)/adc2lb/adc2lb_50mhz.dat
WORK__adc2lb__adc2lb_100mhz = $(LIB_WORK)/adc2lb/adc2lb_100mhz.dat
WORK__adc2lb__full = $(LIB_WORK)/adc2lb/full.dat
WORK__adc2lb = $(LIB_WORK)/adc2lb/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(WORK__transmitter__behavioral) \
    $(WORK__transmitter) \
    $(WORK__testbench__behavioral) \
    $(WORK__testbench) \
    $(WORK__rio_test__behavioral) \
    $(WORK__rio_test) \
    $(WORK__rio_ctrl__behavioral) \
    $(WORK__rio_ctrl) \
    $(WORK__rio_codes__body) \
    $(WORK__rio_codes) \
    $(WORK__rio4__behavioral) \
    $(WORK__rio4) \
    $(WORK__rio2cmd__behavioral) \
    $(WORK__rio2cmd) \
    $(WORK__reg32bit__full) \
    $(WORK__reg32bit) \
    $(WORK__recv_fsm__behavioral) \
    $(WORK__recv_fsm) \
    $(WORK__receiver__behavioral) \
    $(WORK__receiver) \
    $(WORK__plx_sim__behavioral) \
    $(WORK__plx_sim) \
    $(WORK__plx_oper__body) \
    $(WORK__plx_oper) \
    $(WORK__math_pack__body) \
    $(WORK__math_pack) \
    $(WORK__local_bus__full) \
    $(WORK__local_bus) \
    $(WORK__lbconn_reg__behavioral) \
    $(WORK__lbconn_reg) \
    $(WORK__lbconn_mem__behavioral) \
    $(WORK__lbconn_mem) \
    $(WORK__lb_ifc__behavioral) \
    $(WORK__lb_ifc) \
    $(WORK__lb_connect__full) \
    $(WORK__lb_connect) \
    $(WORK__lb_bridge__behavioral) \
    $(WORK__lb_bridge) \
    $(WORK__lb_async_fsmb__behavioral) \
    $(WORK__lb_async_fsmb) \
    $(WORK__lb_async_fsma__behavioral) \
    $(WORK__lb_async_fsma) \
    $(WORK__lb_async__behavioral) \
    $(WORK__lb_async) \
    $(WORK__id_comp_lb__id_comp_lb_arch) \
    $(WORK__id_comp_lb) \
    $(WORK__id_comp__full) \
    $(WORK__id_comp) \
    $(WORK__fpga_u5__behavioral) \
    $(WORK__fpga_u5) \
    $(WORK__dp_distmem_distram__dp_distmem_distram_arch) \
    $(WORK__dp_distmem_distram) \
    $(WORK__dp_distmem__dp_distmem_arch) \
    $(WORK__dp_distmem) \
    $(WORK__dp_bmem_bram__dp_bmem_bram_arch) \
    $(WORK__dp_bmem_bram) \
    $(WORK__dp_bmem__dp_bmem_arch) \
    $(WORK__dp_bmem) \
    $(WORK__distmem_func__body) \
    $(WORK__distmem_func) \
    $(WORK__constants__body) \
    $(WORK__constants) \
    $(WORK__commands__body) \
    $(WORK__commands) \
    $(WORK__cnt_types) \
    $(WORK__cnt__full) \
    $(WORK__cnt) \
    $(WORK__cmd_parser_oper__body) \
    $(WORK__cmd_parser_oper) \
    $(WORK__cmd_parser__cmd_parser_arch) \
    $(WORK__cmd_parser) \
    $(WORK__cmd_encoder__behavioral) \
    $(WORK__cmd_encoder) \
    $(WORK__cmd_decoder__behavioral) \
    $(WORK__cmd_decoder) \
    $(WORK__clkgen_rio__behavioral) \
    $(WORK__clkgen_rio) \
    $(WORK__clkgen_54__behavioral) \
    $(WORK__clkgen_54) \
    $(WORK__clk_gen__full) \
    $(WORK__clk_gen) \
    $(WORK__bmem_func__body) \
    $(WORK__bmem_func) \
    $(WORK__asfifo_bram__behavioral) \
    $(WORK__asfifo_bram) \
    $(WORK__asfifo__behavioral) \
    $(WORK__asfifo) \
    $(WORK__align_comma_32__translated) \
    $(WORK__align_comma_32) \
    $(WORK__addr_space__body) \
    $(WORK__addr_space) \
    $(WORK__adc2lb__adc2lb_50mhz) \
    $(WORK__adc2lb__adc2lb_100mhz) \
    $(WORK__adc2lb__full) \
    $(WORK__adc2lb)

$(WORK__adc2lb) : ../../../../../../units/lb/comp/adc2lb/adc2lb_ent.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/adc2lb/adc2lb_ent.vhd

$(WORK__adc2lb__full) : ../../../../../../units/lb/comp/adc2lb/adc2lb.vhd \
		$(WORK__adc2lb) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/adc2lb/adc2lb.vhd

$(WORK__adc2lb__adc2lb_100mhz) : ../../../../../../units/lb/comp/adc2lb/adc2lb_100mhz.vhd \
		$(WORK__adc2lb) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/adc2lb/adc2lb_100mhz.vhd

$(WORK__adc2lb__adc2lb_50mhz) : ../../../../../../units/lb/comp/adc2lb/adc2lb_50mhz.vhd \
		$(WORK__adc2lb) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/adc2lb/adc2lb_50mhz.vhd

$(WORK__addr_space) \
$(WORK__addr_space__body) : ../../../../../../tests/pkg/c6_addr_space.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../tests/pkg/c6_addr_space.vhd

$(WORK__align_comma_32) \
$(WORK__align_comma_32__translated) : ../../../../../../units/rio/rio2cmd/comp/align_comma_32.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/align_comma_32.vhd

$(WORK__asfifo) \
$(WORK__asfifo__behavioral) : ../../../../../../units/common/asfifo/asfifo.vhd \
		$(WORK__cnt) \
		$(WORK__dp_distmem) \
		$(UNISIM__vcomponents) \
		$(WORK__distmem_func) \
		$(WORK__cnt_types) \
		$(WORK__math_pack) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/asfifo/asfifo.vhd

$(WORK__asfifo_bram) \
$(WORK__asfifo_bram__behavioral) : ../../../../../../units/common/asfifo_bram/asfifo_bram.vhd \
		$(WORK__cnt) \
		$(WORK__dp_bmem) \
		$(UNISIM__vcomponents) \
		$(WORK__cnt_types) \
		$(WORK__bmem_func) \
		$(WORK__math_pack) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/asfifo_bram/asfifo_bram.vhd

$(WORK__bmem_func) \
$(WORK__bmem_func__body) : ../../../../../../units/common/dp_bmem/bmem_func.vhd \
		$(WORK__math_pack) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_bmem/bmem_func.vhd

$(WORK__clk_gen) \
$(WORK__clk_gen__full) : ../../../../../../tests/comp/clk_gen/clk_gen.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../tests/comp/clk_gen/clk_gen.vhd

$(WORK__clkgen_54) \
$(WORK__clkgen_54__behavioral) : ../../../../../../units/rio/rio2cmd/comp/clkgen/clkgen_54.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/clkgen/clkgen_54.vhd

$(WORK__clkgen_rio) \
$(WORK__clkgen_rio__behavioral) : ../../../../../../units/rio/rio2cmd/comp/clkgen/clkgen_rio.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/clkgen/clkgen_rio.vhd

$(WORK__cmd_decoder) \
$(WORK__cmd_decoder__behavioral) : ../../../../../../units/rio/rio2cmd/comp/cmd_decoder.vhd \
		$(WORK__rio_codes) \
		$(WORK__commands) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/cmd_decoder.vhd

$(WORK__cmd_encoder) \
$(WORK__cmd_encoder__behavioral) : ../../../../../../units/rio/rio2cmd/comp/cmd_encoder.vhd \
		$(WORK__rio_codes) \
		$(WORK__commands) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/cmd_encoder.vhd

$(WORK__cmd_parser) \
$(WORK__cmd_parser__cmd_parser_arch) : ../../../../../../models/cmd_parser/cmd_parser.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(WORK__cmd_parser_oper) \
		$(WORK__plx_oper) \
		$(WORK__math_pack) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../models/cmd_parser/cmd_parser.vhd

$(WORK__cmd_parser_oper) \
$(WORK__cmd_parser_oper__body) : ../../../../../../models/cmd_parser/cmd_parser_oper.vhd \
		$(WORK__plx_oper) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../models/cmd_parser/cmd_parser_oper.vhd

$(WORK__cnt) \
$(WORK__cnt__full) : ../../../../../../units/common/cnt/cnt.vhd \
		$(UNISIM__vcomponents) \
		$(WORK__cnt_types) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/cnt/cnt.vhd

$(WORK__cnt_types) : ../../../../../../units/common/cnt/cnt_types.vhd
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/cnt/cnt_types.vhd

$(WORK__commands) \
$(WORK__commands__body) : ../../../../../../projects/liberouter/pkg/commands.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../projects/liberouter/pkg/commands.vhd

$(WORK__constants) \
$(WORK__constants__body) : ../../../../../../tests/pkg/c6_consts.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../tests/pkg/c6_consts.vhd

$(WORK__distmem_func) \
$(WORK__distmem_func__body) : ../../../../../../units/common/dp_distmem/distmem_func.vhd \
		$(WORK__math_pack) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_distmem/distmem_func.vhd

$(WORK__dp_bmem) \
$(WORK__dp_bmem__dp_bmem_arch) : ../../../../../../units/common/dp_bmem/dp_bmem.vhd \
		$(UNISIM__vcomponents) \
		$(WORK__bmem_func) \
		$(WORK__math_pack) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_bmem/dp_bmem.vhd

$(WORK__dp_bmem_bram) \
$(WORK__dp_bmem_bram__dp_bmem_bram_arch) : ../../../../../../units/common/dp_bmem/dp_bmem_bram.vhd \
		$(UNISIM__vcomponents) \
		$(WORK__math_pack) \
		$(WORK__bmem_func) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_bmem/dp_bmem_bram.vhd

$(WORK__dp_distmem) \
$(WORK__dp_distmem__dp_distmem_arch) : ../../../../../../units/common/dp_distmem/dp_distmem.vhd \
		$(UNISIM__vcomponents) \
		$(WORK__distmem_func) \
		$(WORK__math_pack) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_distmem/dp_distmem.vhd

$(WORK__dp_distmem_distram) \
$(WORK__dp_distmem_distram__dp_distmem_distram_arch) : ../../../../../../units/common/dp_distmem/dp_distmem_distram.vhd \
		$(UNISIM__vcomponents) \
		$(WORK__math_pack) \
		$(WORK__distmem_func) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/dp_distmem/dp_distmem_distram.vhd

$(WORK__fpga_u5) : ../../../../../../units/rio/rio2cmd/test/combo6x/sim/top_level_ent.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/test/combo6x/sim/top_level_ent.vhd

$(WORK__fpga_u5__behavioral) : ../../../../../../units/rio/rio2cmd/test/combo6x/c6x_top.vhd \
		$(WORK__local_bus) \
		$(WORK__fpga_u5) \
		$(UNISIM__vcomponents) \
		$(WORK__constants) \
		$(WORK__addr_space) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/test/combo6x/c6x_top.vhd

$(WORK__id_comp) \
$(WORK__id_comp__full) : ../../../../../../units/common/id/id.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/id/id.vhd

$(WORK__id_comp_lb) \
$(WORK__id_comp_lb__id_comp_lb_arch) : ../../../../../../units/common/id/id_lb.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/id/id_lb.vhd

$(WORK__lb_async) \
$(WORK__lb_async__behavioral) : ../../../../../../units/lb/comp/lb_async/lb_async.vhd \
		$(WORK__lb_async_fsma) \
		$(WORK__lb_async_fsmb) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/lb_async/lb_async.vhd

$(WORK__lb_async_fsma) \
$(WORK__lb_async_fsma__behavioral) : ../../../../../../units/lb/comp/lb_async/lb_async_fsma.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/lb_async/lb_async_fsma.vhd

$(WORK__lb_async_fsmb) \
$(WORK__lb_async_fsmb__behavioral) : ../../../../../../units/lb/comp/lb_async/lb_async_fsmb.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/comp/lb_async/lb_async_fsmb.vhd

$(WORK__lb_bridge) \
$(WORK__lb_bridge__behavioral) : ../../../../../../units/lb/lb_bridge.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lb_bridge.vhd

$(WORK__lb_connect) \
$(WORK__lb_connect__full) : ../../../../../../units/lb/lb_connect.vhd \
		$(WORK__adc2lb) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(WORK__lbconn_mem) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lb_connect.vhd

$(WORK__lb_ifc) \
$(WORK__lb_ifc__behavioral) : ../../../../../../units/lb/lb_ifc.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lb_ifc.vhd

$(WORK__lbconn_mem) \
$(WORK__lbconn_mem__behavioral) : ../../../../../../units/lb/lbconn_mem.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lbconn_mem.vhd

$(WORK__lbconn_reg) \
$(WORK__lbconn_reg__behavioral) : ../../../../../../units/lb/lbconn_reg.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/lbconn_reg.vhd

$(WORK__local_bus) \
$(WORK__local_bus__full) : ../../../../../../units/lb/local_bus.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/lb/local_bus.vhd

$(WORK__math_pack) \
$(WORK__math_pack__body) : ../../../../../../units/common/pkg/math_pack.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/pkg/math_pack.vhd

$(WORK__plx_oper) \
$(WORK__plx_oper__body) : ../../../../../../models/plx_9054/plx_oper.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../models/plx_9054/plx_oper.vhd

$(WORK__plx_sim) \
$(WORK__plx_sim__behavioral) : ../../../../../../models/plx_9054/plx_sim.vhd \
		$(WORK__plx_oper) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../models/plx_9054/plx_sim.vhd

$(WORK__receiver) \
$(WORK__receiver__behavioral) : ../../../../../../units/rio/rio2cmd/comp/receiver.vhd \
		$(WORK__commands) \
		$(WORK__rio_codes) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/receiver.vhd

$(WORK__recv_fsm) \
$(WORK__recv_fsm__behavioral) : ../../../../../../units/rio/rio2cmd/comp/recv_fsm.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/recv_fsm.vhd

$(WORK__reg32bit) \
$(WORK__reg32bit__full) : ../../../../../../units/common/id/reg32bit.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/common/id/reg32bit.vhd

$(WORK__rio2cmd) : ../../../../../../units/rio/rio2cmd/rio2cmd_ent.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/rio2cmd_ent.vhd

$(WORK__rio2cmd__behavioral) : ../../../../../../units/rio/rio2cmd/rio2cmd.vhd \
		$(WORK__rio2cmd) \
		$(WORK__commands) \
		$(WORK__rio_codes) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/rio2cmd.vhd

$(WORK__rio4) \
$(WORK__rio4__behavioral) : ../../../../../../units/rio/rio2cmd/comp/rio4.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/rio4.vhd

$(WORK__rio_codes) \
$(WORK__rio_codes__body) : ../../../../../../units/rio/pkg/rio_codes.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/pkg/rio_codes.vhd

$(WORK__rio_ctrl) \
$(WORK__rio_ctrl__behavioral) : ../../../../../../units/rio/rio2cmd/comp/rio_ctrl.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/rio_ctrl.vhd

$(WORK__rio_test) \
$(WORK__rio_test__behavioral) : ../../../../../../units/rio/rio2cmd/test/combo6x/rio_test.vhd \
		$(WORK__rio_codes) \
		$(WORK__commands) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/test/combo6x/rio_test.vhd

$(WORK__testbench) \
$(WORK__testbench__behavioral) : top_level_tb.vhd \
		$(WORK__plx_sim) \
		$(WORK__fpga_u5) \
		$(WORK__constants) \
		$(WORK__addr_space) \
		$(WORK__plx_oper) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work top_level_tb.vhd

$(WORK__transmitter) \
$(WORK__transmitter__behavioral) : ../../../../../../units/rio/rio2cmd/comp/transmitter.vhd \
		$(WORK__commands) \
		$(WORK__rio_codes) \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_textio) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../../../units/rio/rio2cmd/comp/transmitter.vhd
