11:25:34 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:26:41 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@E: CG285 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":91:25:91:25|Expecting statement
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":187:0:187:8|Expecting endmodule
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:26:42 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:26:42 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:28:23 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Synthesizing module two_digit_counter in library work.

@N: CG179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":155:17:155:25|Removing redundant assignment.
@N: CG179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":156:17:156:25|Removing redundant assignment.
@E: CL123 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Logic for r_Ticks[24:0] does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:28:23 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:28:23 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:30:40 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Synthesizing module two_digit_counter in library work.

@N: CG179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":155:17:155:25|Removing redundant assignment.
@N: CG179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":156:17:156:25|Removing redundant assignment.
@A: CL110 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Too many clocks (> 8) for set/reset analysis of r_Count_2, try moving enabling expressions outside always block
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Latch generated from always block for signal r_Count_2[3:0]; possible missing assignment in an if or case statement.
@A: CL110 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Too many clocks (> 8) for set/reset analysis of r_Count_1, try moving enabling expressions outside always block
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Latch generated from always block for signal r_Count_1[3:0]; possible missing assignment in an if or case statement.
@N: CL201 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Trying to extract state machine for register r_State.
Extracted state machine for register r_State
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Initial value is not supported on state machine r_State

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:30:40 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:30:40 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:30:40 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:30:41 2022

###########################################################]
Pre-mapping Report

# Thu May 26 23:30:41 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start      Requested     Requested     Clock        Clock                Clock
Clock      Frequency     Period        Type         Group                Load 
------------------------------------------------------------------------------
System     1.0 MHz       1000.000      system       system_clkgroup      8    
i_Clk      25.0 MHz      40.000        declared     default_clkgroup     80   
==============================================================================

@W: MT531 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found signal identified as System clock which controls 8 sequential elements including r_Count_1[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:30:42 2022

###########################################################]
Map & Optimize Report

# Thu May 26 23:30:43 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":87:1:87:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|User-specified initial value defined for instance r_Count_1[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    31.81ns		 126 /        79
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":7:7:7:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_122.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net r_Count_1[0]
1) instance r_Count_1_latch[0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[0]
    input  pin r_Count_1_latch[0]/I0
    instance   r_Count_1_latch[0] (cell SB_LUT4)
    output pin r_Count_1_latch[0]/O
    net        r_Count_1[0]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[0]
2) instance r_Count_2_latch[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[0]
    input  pin r_Count_2_latch[0]/I0
    instance   r_Count_2_latch[0] (cell SB_LUT4)
    output pin r_Count_2_latch[0]/O
    net        r_Count_2[0]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[1]
3) instance r_Count_2_latch[1] (in view: work.two_digit_counter(verilog)), output net r_Count_2[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[1]
    input  pin r_Count_2_latch[1]/I1
    instance   r_Count_2_latch[1] (cell SB_LUT4)
    output pin r_Count_2_latch[1]/O
    net        r_Count_2[1]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2_1_sqmuxa
4) instance du1.r_Count_2_1_sqmuxa (in view: work.two_digit_counter(verilog)), output net r_Count_2_1_sqmuxa (in view: work.two_digit_counter(verilog))
    net        r_Count_2_1_sqmuxa
    input  pin r_Count_2_latch[1]/I2
    instance   r_Count_2_latch[1] (cell SB_LUT4)
    output pin r_Count_2_latch[1]/O
    net        r_Count_2[1]
    input  pin du1.r_Count_29_0/I0
    instance   du1.r_Count_29_0 (cell SB_LUT4)
    output pin du1.r_Count_29_0/O
    net        du1.r_Count_29_0
    input  pin du1.r_Count_2_1_sqmuxa/I0
    instance   du1.r_Count_2_1_sqmuxa (cell SB_LUT4)
    output pin du1.r_Count_2_1_sqmuxa/O
    net        r_Count_2_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[3]
5) instance r_Count_2_latch[3] (in view: work.two_digit_counter(verilog)), output net r_Count_2[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[3]
    input  pin r_Count_2_latch[3]/I1
    instance   r_Count_2_latch[3] (cell SB_LUT4)
    output pin r_Count_2_latch[3]/O
    net        r_Count_2[3]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[2]
6) instance r_Count_2_latch[2] (in view: work.two_digit_counter(verilog)), output net r_Count_2[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[2]
    input  pin r_Count_2_latch[2]/I1
    instance   r_Count_2_latch[2] (cell SB_LUT4)
    output pin r_Count_2_latch[2]/O
    net        r_Count_2[2]
@W: BN137 :|Found combinational loop during mapping at net r_Count_1[1]
7) instance r_Count_1_latch[1] (in view: work.two_digit_counter(verilog)), output net r_Count_1[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[1]
    input  pin du1.m12/I1
    instance   du1.m12 (cell SB_LUT4)
    output pin du1.m12/O
    net        N_40_mux
    input  pin r_Count_1_latch[1]/I0
    instance   r_Count_1_latch[1] (cell SB_LUT4)
    output pin r_Count_1_latch[1]/O
    net        r_Count_1[1]
@W: BN137 :|Found combinational loop during mapping at net r_Count_1[2]
8) instance r_Count_1_latch[2] (in view: work.two_digit_counter(verilog)), output net r_Count_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[2]
    input  pin r_Count_1_latch[2]/I1
    instance   r_Count_1_latch[2] (cell SB_LUT4)
    output pin r_Count_1_latch[2]/O
    net        r_Count_1[2]
@W: BN137 :|Found combinational loop during mapping at net r_Count_1_1[2]
9) instance du1.m8 (in view: work.two_digit_counter(verilog)), output net r_Count_1_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1_1[2]
    input  pin r_Count_1_latch[2]/I2
    instance   r_Count_1_latch[2] (cell SB_LUT4)
    output pin r_Count_1_latch[2]/O
    net        r_Count_1[2]
    input  pin du1.m12/I2
    instance   du1.m12 (cell SB_LUT4)
    output pin du1.m12/O
    net        N_40_mux
    input  pin r_Count_1_latch[1]/I0
    instance   r_Count_1_latch[1] (cell SB_LUT4)
    output pin r_Count_1_latch[1]/O
    net        r_Count_1[1]
    input  pin du1.m8/I1
    instance   du1.m8 (cell SB_LUT4)
    output pin du1.m8/O
    net        r_Count_1_1[2]
@W: BN137 :|Found combinational loop during mapping at net r_Count_1[3]
10) instance r_Count_1_latch[3] (in view: work.two_digit_counter(verilog)), output net r_Count_1[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[3]
    input  pin r_Count_1_latch[3]/I1
    instance   r_Count_1_latch[3] (cell SB_LUT4)
    output pin r_Count_1_latch[3]/O
    net        r_Count_1[3]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 79 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               79         r_Ticks[10]    
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_83
1) instance r_Count_1_latch[0] (in view: work.two_digit_counter(verilog)), output net G_83 (in view: work.two_digit_counter(verilog))
    net        G_83
    input  pin r_Count_1_latch[0]/I0
    instance   r_Count_1_latch[0] (cell SB_LUT4)
    output pin r_Count_1_latch[0]/O
    net        du1.G_83
@W: BN137 :|Found combinational loop during mapping at net G_84
2) instance r_Count_2_latch[0] (in view: work.two_digit_counter(verilog)), output net G_84 (in view: work.two_digit_counter(verilog))
    net        G_84
    input  pin r_Count_2_latch[0]/I0
    instance   r_Count_2_latch[0] (cell SB_LUT4)
    output pin r_Count_2_latch[0]/O
    net        G_84
@W: BN137 :|Found combinational loop during mapping at net G_85
3) instance r_Count_2_latch[1] (in view: work.two_digit_counter(verilog)), output net G_85 (in view: work.two_digit_counter(verilog))
    net        G_85
    input  pin r_Count_2_latch[1]/I1
    instance   r_Count_2_latch[1] (cell SB_LUT4)
    output pin r_Count_2_latch[1]/O
    net        du1.G_85
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_2_1_sqmuxa
4) instance r_Count_2_1_sqmuxa (in view: work.debounce_module(netlist)), output net r_Count_2_1_sqmuxa (in view: work.debounce_module(netlist))
    net        G_86
    input  pin r_Count_2_latch[1]/I2
    instance   r_Count_2_latch[1] (cell SB_LUT4)
    output pin r_Count_2_latch[1]/O
    net        du1.G_85
    input  pin du1.r_Count_29_0/I0
    instance   du1.r_Count_29_0 (cell SB_LUT4)
    output pin du1.r_Count_29_0/O
    net        du1.r_Count_29_0
    input  pin du1.r_Count_2_1_sqmuxa/I0
    instance   du1.r_Count_2_1_sqmuxa (cell SB_LUT4)
    output pin du1.r_Count_2_1_sqmuxa/O
    net        du1.G_86
@W: BN137 :|Found combinational loop during mapping at net G_87
5) instance r_Count_2_latch[3] (in view: work.two_digit_counter(verilog)), output net G_87 (in view: work.two_digit_counter(verilog))
    net        G_87
    input  pin r_Count_2_latch[3]/I1
    instance   r_Count_2_latch[3] (cell SB_LUT4)
    output pin r_Count_2_latch[3]/O
    net        du1.G_87
@W: BN137 :|Found combinational loop during mapping at net G_88
6) instance r_Count_2_latch[2] (in view: work.two_digit_counter(verilog)), output net G_88 (in view: work.two_digit_counter(verilog))
    net        G_88
    input  pin r_Count_2_latch[2]/I1
    instance   r_Count_2_latch[2] (cell SB_LUT4)
    output pin r_Count_2_latch[2]/O
    net        du1.G_88
@W: BN137 :|Found combinational loop during mapping at net G_89
7) instance r_Count_1_latch[1] (in view: work.two_digit_counter(verilog)), output net G_89 (in view: work.two_digit_counter(verilog))
    net        du1.G_89
    input  pin du1.m12/I1
    instance   du1.m12 (cell SB_LUT4)
    output pin du1.m12/O
    net        N_40_mux
    input  pin r_Count_1_latch[1]/I0
    instance   r_Count_1_latch[1] (cell SB_LUT4)
    output pin r_Count_1_latch[1]/O
    net        du1.G_89
@W: BN137 :|Found combinational loop during mapping at net G_90
8) instance r_Count_1_latch[2] (in view: work.two_digit_counter(verilog)), output net G_90 (in view: work.two_digit_counter(verilog))
    net        G_90
    input  pin r_Count_1_latch[2]/I1
    instance   r_Count_1_latch[2] (cell SB_LUT4)
    output pin r_Count_1_latch[2]/O
    net        du1.G_90
@W: BN137 :|Found combinational loop during mapping at net G_92
9) instance r_Count_1_latch[3] (in view: work.two_digit_counter(verilog)), output net G_92 (in view: work.two_digit_counter(verilog))
    net        G_92
    input  pin r_Count_1_latch[3]/I1
    instance   r_Count_1_latch[3] (cell SB_LUT4)
    output pin r_Count_1_latch[3]/O
    net        du1.G_92
@W: BN137 :|Found combinational loop during mapping at net du1.N_5_0
10) instance m4 (in view: work.debounce_module(netlist)), output net N_5_0 (in view: work.debounce_module(netlist))
    net        du1.N_5_0
    input  pin du1.m6/I0
    instance   du1.m6 (cell SB_LUT4)
    output pin du1.m6/O
    net        r_Count_1_1[3]
    input  pin r_Count_1_latch[3]/I2
    instance   r_Count_1_latch[3] (cell SB_LUT4)
    output pin r_Count_1_latch[3]/O
    net        du1.G_92
    input  pin du1.m12/I3
    instance   du1.m12 (cell SB_LUT4)
    output pin du1.m12/O
    net        N_40_mux
    input  pin r_Count_1_latch[1]/I0
    instance   r_Count_1_latch[1] (cell SB_LUT4)
    output pin r_Count_1_latch[1]/O
    net        du1.G_89
    input  pin du1.m4/I0
    instance   du1.m4 (cell SB_LUT4)
    output pin du1.m4/O
    net        du1.N_5_0
End of loops
@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 26 23:30:44 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.776

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      81.8 MHz      40.000        12.225        27.776     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      27.776  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
r_Ticks[6]      i_Clk         SB_DFFSR     Q       r_Ticks[6]      0.540       27.776
r_Ticks[11]     i_Clk         SB_DFFSR     Q       r_Ticks[11]     0.540       27.825
r_Ticks[12]     i_Clk         SB_DFFSR     Q       r_Ticks[12]     0.540       27.846
r_Ticks[13]     i_Clk         SB_DFFSR     Q       r_Ticks[13]     0.540       27.909
r_Ticks[14]     i_Clk         SB_DFFSR     Q       r_Ticks[14]     0.540       27.916
r_Ticks[16]     i_Clk         SB_DFFSR     Q       r_Ticks[16]     0.540       27.965
r_Ticks[18]     i_Clk         SB_DFFSR     Q       r_Ticks[18]     0.540       27.986
r_Ticks[19]     i_Clk         SB_DFFSR     Q       r_Ticks[19]     0.540       28.049
r_Ticks[20]     i_Clk         SB_DFFSR     Q       r_Ticks[20]     0.540       28.056
r_Ticks[21]     i_Clk         SB_DFFSR     Q       r_Ticks[21]     0.540       28.105
=====================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                Required           
Instance                      Reference     Type       Pin     Net                    Time         Slack 
                              Clock                                                                      
---------------------------------------------------------------------------------------------------------
encoder2.r_Hex_Value_i[0]     i_Clk         SB_DFF     D       m5                     39.895       27.776
encoder2.r_Hex_Value_i[1]     i_Clk         SB_DFF     D       m10                    39.895       27.776
encoder2.r_Hex_Value_i[2]     i_Clk         SB_DFF     D       m14                    39.895       27.776
encoder2.r_Hex_Value_i[3]     i_Clk         SB_DFF     D       r_Hex_Value_2_i[3]     39.895       27.776
encoder2.r_Hex_Value_i[4]     i_Clk         SB_DFF     D       r_Hex_Value_2_i[4]     39.895       27.776
encoder2.r_Hex_Value_i[5]     i_Clk         SB_DFF     D       r_Hex_Value_2_i[5]     39.895       27.776
encoder2.r_Hex_Value_i[6]     i_Clk         SB_DFF     D       m26                    39.895       27.776
encoder1.r_Hex_Value_i[0]     i_Clk         SB_DFF     D       m37                    39.895       27.804
encoder1.r_Hex_Value_i[1]     i_Clk         SB_DFF     D       m34                    39.895       27.804
encoder1.r_Hex_Value_i[2]     i_Clk         SB_DFF     D       m31                    39.895       27.804
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      12.119
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.775

    Number of logic level(s):                12
    Starting point:                          r_Ticks[6] / Q
    Ending point:                            encoder2.r_Hex_Value_i[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
r_Ticks[6]                         SB_DFFSR     Q        Out     0.540     0.540       -         
r_Ticks[6]                         Net          -        -       1.599     -           3         
r_Count_213_0_c_RNO                SB_LUT4      I0       In      -         2.139       -         
r_Count_213_0_c_RNO                SB_LUT4      O        Out     0.449     2.588       -         
r_Count_213_0_and                  Net          -        -       0.905     -           1         
r_Count_213_0_c                    SB_CARRY     I0       In      -         3.493       -         
r_Count_213_0_c                    SB_CARRY     CO       Out     0.258     3.750       -         
r_Count_213_0                      Net          -        -       0.014     -           1         
r_Count_213_1_c                    SB_CARRY     CI       In      -         3.764       -         
r_Count_213_1_c                    SB_CARRY     CO       Out     0.126     3.890       -         
r_Count_213_1                      Net          -        -       0.014     -           1         
r_Count_213_2_c                    SB_CARRY     CI       In      -         3.905       -         
r_Count_213_2_c                    SB_CARRY     CO       Out     0.126     4.031       -         
r_Count_213_2                      Net          -        -       0.014     -           1         
r_Count_213_3_c                    SB_CARRY     CI       In      -         4.045       -         
r_Count_213_3_c                    SB_CARRY     CO       Out     0.126     4.171       -         
r_Count_213_3                      Net          -        -       0.014     -           1         
r_Count_213_4_c                    SB_CARRY     CI       In      -         4.185       -         
r_Count_213_4_c                    SB_CARRY     CO       Out     0.126     4.311       -         
r_Count_213_4                      Net          -        -       0.014     -           1         
r_Count_213_5_c                    SB_CARRY     CI       In      -         4.325       -         
r_Count_213_5_c                    SB_CARRY     CO       Out     0.126     4.451       -         
r_Count_213_5                      Net          -        -       0.014     -           1         
r_Count_213_6_c                    SB_CARRY     CI       In      -         4.465       -         
r_Count_213_6_c                    SB_CARRY     CO       Out     0.126     4.591       -         
r_Count_213                        Net          -        -       0.386     -           2         
du1.r_Ticks_1_sqmuxa               SB_LUT4      I3       In      -         4.978       -         
du1.r_Ticks_1_sqmuxa               SB_LUT4      O        Out     0.316     5.293       -         
r_Ticks_1_sqmuxa                   Net          -        -       1.371     -           4         
du1.un1_r_State                    SB_LUT4      I1       In      -         6.664       -         
du1.un1_r_State                    SB_LUT4      O        Out     0.379     7.043       -         
un1_r_State_0                      Net          -        -       1.371     -           4         
r_Count_2_latch[0]                 SB_LUT4      I2       In      -         8.414       -         
r_Count_2_latch[0]                 SB_LUT4      O        Out     0.379     8.793       -         
G_84                               Net          -        -       1.371     -           11        
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      I0       In      -         10.164      -         
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      O        Out     0.449     10.612      -         
m5                                 Net          -        -       1.507     -           1         
encoder2.r_Hex_Value_i[0]          SB_DFF       D        In      -         12.119      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.225 is 3.631(29.7%) logic and 8.594(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        63 uses
SB_DFF          18 uses
SB_DFFSR        61 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         129 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   79 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 129 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 129 = 129 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:30:44 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:31:05 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Synthesizing module two_digit_counter in library work.

@N: CG179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":155:17:155:25|Removing redundant assignment.
@N: CG179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":156:17:156:25|Removing redundant assignment.
@A: CL110 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Too many clocks (> 8) for set/reset analysis of r_Count_2, try moving enabling expressions outside always block
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Latch generated from always block for signal r_Count_2[3:0]; possible missing assignment in an if or case statement.
@A: CL110 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Too many clocks (> 8) for set/reset analysis of r_Count_1, try moving enabling expressions outside always block
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Latch generated from always block for signal r_Count_1[3:0]; possible missing assignment in an if or case statement.
@N: CL201 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Trying to extract state machine for register r_State.
Extracted state machine for register r_State
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Initial value is not supported on state machine r_State

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:31:05 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:31:05 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:31:05 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs changed - recompiling
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:31:06 2022

###########################################################]
Pre-mapping Report

# Thu May 26 23:31:06 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start      Requested     Requested     Clock        Clock                Clock
Clock      Frequency     Period        Type         Group                Load 
------------------------------------------------------------------------------
System     1.0 MHz       1000.000      system       system_clkgroup      8    
i_Clk      25.0 MHz      40.000        declared     default_clkgroup     80   
==============================================================================

@W: MT531 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found signal identified as System clock which controls 8 sequential elements including r_Count_1[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:31:07 2022

###########################################################]
Map & Optimize Report

# Thu May 26 23:31:07 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":87:1:87:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|User-specified initial value defined for instance r_Count_1[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    31.81ns		 126 /        79
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":7:7:7:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_122.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net r_Count_1[0]
1) instance r_Count_1_latch[0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[0]
    input  pin r_Count_1_latch[0]/I0
    instance   r_Count_1_latch[0] (cell SB_LUT4)
    output pin r_Count_1_latch[0]/O
    net        r_Count_1[0]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[0]
2) instance r_Count_2_latch[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[0]
    input  pin r_Count_2_latch[0]/I0
    instance   r_Count_2_latch[0] (cell SB_LUT4)
    output pin r_Count_2_latch[0]/O
    net        r_Count_2[0]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[1]
3) instance r_Count_2_latch[1] (in view: work.two_digit_counter(verilog)), output net r_Count_2[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[1]
    input  pin r_Count_2_latch[1]/I1
    instance   r_Count_2_latch[1] (cell SB_LUT4)
    output pin r_Count_2_latch[1]/O
    net        r_Count_2[1]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2_1_sqmuxa
4) instance du1.r_Count_2_1_sqmuxa (in view: work.two_digit_counter(verilog)), output net r_Count_2_1_sqmuxa (in view: work.two_digit_counter(verilog))
    net        r_Count_2_1_sqmuxa
    input  pin r_Count_2_latch[1]/I2
    instance   r_Count_2_latch[1] (cell SB_LUT4)
    output pin r_Count_2_latch[1]/O
    net        r_Count_2[1]
    input  pin du1.r_Count_29_0/I0
    instance   du1.r_Count_29_0 (cell SB_LUT4)
    output pin du1.r_Count_29_0/O
    net        du1.r_Count_29_0
    input  pin du1.r_Count_2_1_sqmuxa/I0
    instance   du1.r_Count_2_1_sqmuxa (cell SB_LUT4)
    output pin du1.r_Count_2_1_sqmuxa/O
    net        r_Count_2_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[3]
5) instance r_Count_2_latch[3] (in view: work.two_digit_counter(verilog)), output net r_Count_2[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[3]
    input  pin r_Count_2_latch[3]/I1
    instance   r_Count_2_latch[3] (cell SB_LUT4)
    output pin r_Count_2_latch[3]/O
    net        r_Count_2[3]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[2]
6) instance r_Count_2_latch[2] (in view: work.two_digit_counter(verilog)), output net r_Count_2[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[2]
    input  pin r_Count_2_latch[2]/I1
    instance   r_Count_2_latch[2] (cell SB_LUT4)
    output pin r_Count_2_latch[2]/O
    net        r_Count_2[2]
@W: BN137 :|Found combinational loop during mapping at net r_Count_1[1]
7) instance r_Count_1_latch[1] (in view: work.two_digit_counter(verilog)), output net r_Count_1[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[1]
    input  pin du1.m12/I1
    instance   du1.m12 (cell SB_LUT4)
    output pin du1.m12/O
    net        N_40_mux
    input  pin r_Count_1_latch[1]/I0
    instance   r_Count_1_latch[1] (cell SB_LUT4)
    output pin r_Count_1_latch[1]/O
    net        r_Count_1[1]
@W: BN137 :|Found combinational loop during mapping at net r_Count_1[2]
8) instance r_Count_1_latch[2] (in view: work.two_digit_counter(verilog)), output net r_Count_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[2]
    input  pin r_Count_1_latch[2]/I1
    instance   r_Count_1_latch[2] (cell SB_LUT4)
    output pin r_Count_1_latch[2]/O
    net        r_Count_1[2]
@W: BN137 :|Found combinational loop during mapping at net r_Count_1_1[2]
9) instance du1.m8 (in view: work.two_digit_counter(verilog)), output net r_Count_1_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1_1[2]
    input  pin r_Count_1_latch[2]/I2
    instance   r_Count_1_latch[2] (cell SB_LUT4)
    output pin r_Count_1_latch[2]/O
    net        r_Count_1[2]
    input  pin du1.m12/I2
    instance   du1.m12 (cell SB_LUT4)
    output pin du1.m12/O
    net        N_40_mux
    input  pin r_Count_1_latch[1]/I0
    instance   r_Count_1_latch[1] (cell SB_LUT4)
    output pin r_Count_1_latch[1]/O
    net        r_Count_1[1]
    input  pin du1.m8/I1
    instance   du1.m8 (cell SB_LUT4)
    output pin du1.m8/O
    net        r_Count_1_1[2]
@W: BN137 :|Found combinational loop during mapping at net r_Count_1[3]
10) instance r_Count_1_latch[3] (in view: work.two_digit_counter(verilog)), output net r_Count_1[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[3]
    input  pin r_Count_1_latch[3]/I1
    instance   r_Count_1_latch[3] (cell SB_LUT4)
    output pin r_Count_1_latch[3]/O
    net        r_Count_1[3]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 79 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               79         r_Ticks[10]    
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_83
1) instance r_Count_1_latch[0] (in view: work.two_digit_counter(verilog)), output net G_83 (in view: work.two_digit_counter(verilog))
    net        G_83
    input  pin r_Count_1_latch[0]/I0
    instance   r_Count_1_latch[0] (cell SB_LUT4)
    output pin r_Count_1_latch[0]/O
    net        du1.G_83
@W: BN137 :|Found combinational loop during mapping at net G_84
2) instance r_Count_2_latch[0] (in view: work.two_digit_counter(verilog)), output net G_84 (in view: work.two_digit_counter(verilog))
    net        G_84
    input  pin r_Count_2_latch[0]/I0
    instance   r_Count_2_latch[0] (cell SB_LUT4)
    output pin r_Count_2_latch[0]/O
    net        G_84
@W: BN137 :|Found combinational loop during mapping at net G_85
3) instance r_Count_2_latch[1] (in view: work.two_digit_counter(verilog)), output net G_85 (in view: work.two_digit_counter(verilog))
    net        G_85
    input  pin r_Count_2_latch[1]/I1
    instance   r_Count_2_latch[1] (cell SB_LUT4)
    output pin r_Count_2_latch[1]/O
    net        du1.G_85
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_2_1_sqmuxa
4) instance r_Count_2_1_sqmuxa (in view: work.debounce_module(netlist)), output net r_Count_2_1_sqmuxa (in view: work.debounce_module(netlist))
    net        G_86
    input  pin r_Count_2_latch[1]/I2
    instance   r_Count_2_latch[1] (cell SB_LUT4)
    output pin r_Count_2_latch[1]/O
    net        du1.G_85
    input  pin du1.r_Count_29_0/I0
    instance   du1.r_Count_29_0 (cell SB_LUT4)
    output pin du1.r_Count_29_0/O
    net        du1.r_Count_29_0
    input  pin du1.r_Count_2_1_sqmuxa/I0
    instance   du1.r_Count_2_1_sqmuxa (cell SB_LUT4)
    output pin du1.r_Count_2_1_sqmuxa/O
    net        du1.G_86
@W: BN137 :|Found combinational loop during mapping at net G_87
5) instance r_Count_2_latch[3] (in view: work.two_digit_counter(verilog)), output net G_87 (in view: work.two_digit_counter(verilog))
    net        G_87
    input  pin r_Count_2_latch[3]/I1
    instance   r_Count_2_latch[3] (cell SB_LUT4)
    output pin r_Count_2_latch[3]/O
    net        du1.G_87
@W: BN137 :|Found combinational loop during mapping at net G_88
6) instance r_Count_2_latch[2] (in view: work.two_digit_counter(verilog)), output net G_88 (in view: work.two_digit_counter(verilog))
    net        G_88
    input  pin r_Count_2_latch[2]/I1
    instance   r_Count_2_latch[2] (cell SB_LUT4)
    output pin r_Count_2_latch[2]/O
    net        du1.G_88
@W: BN137 :|Found combinational loop during mapping at net G_89
7) instance r_Count_1_latch[1] (in view: work.two_digit_counter(verilog)), output net G_89 (in view: work.two_digit_counter(verilog))
    net        du1.G_89
    input  pin du1.m12/I1
    instance   du1.m12 (cell SB_LUT4)
    output pin du1.m12/O
    net        N_40_mux
    input  pin r_Count_1_latch[1]/I0
    instance   r_Count_1_latch[1] (cell SB_LUT4)
    output pin r_Count_1_latch[1]/O
    net        du1.G_89
@W: BN137 :|Found combinational loop during mapping at net G_90
8) instance r_Count_1_latch[2] (in view: work.two_digit_counter(verilog)), output net G_90 (in view: work.two_digit_counter(verilog))
    net        G_90
    input  pin r_Count_1_latch[2]/I1
    instance   r_Count_1_latch[2] (cell SB_LUT4)
    output pin r_Count_1_latch[2]/O
    net        du1.G_90
@W: BN137 :|Found combinational loop during mapping at net G_92
9) instance r_Count_1_latch[3] (in view: work.two_digit_counter(verilog)), output net G_92 (in view: work.two_digit_counter(verilog))
    net        G_92
    input  pin r_Count_1_latch[3]/I1
    instance   r_Count_1_latch[3] (cell SB_LUT4)
    output pin r_Count_1_latch[3]/O
    net        du1.G_92
@W: BN137 :|Found combinational loop during mapping at net du1.N_5_0
10) instance m4 (in view: work.debounce_module(netlist)), output net N_5_0 (in view: work.debounce_module(netlist))
    net        du1.N_5_0
    input  pin du1.m6/I0
    instance   du1.m6 (cell SB_LUT4)
    output pin du1.m6/O
    net        r_Count_1_1[3]
    input  pin r_Count_1_latch[3]/I2
    instance   r_Count_1_latch[3] (cell SB_LUT4)
    output pin r_Count_1_latch[3]/O
    net        du1.G_92
    input  pin du1.m12/I3
    instance   du1.m12 (cell SB_LUT4)
    output pin du1.m12/O
    net        N_40_mux
    input  pin r_Count_1_latch[1]/I0
    instance   r_Count_1_latch[1] (cell SB_LUT4)
    output pin r_Count_1_latch[1]/O
    net        du1.G_89
    input  pin du1.m4/I0
    instance   du1.m4 (cell SB_LUT4)
    output pin du1.m4/O
    net        du1.N_5_0
End of loops
@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 26 23:31:08 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.776

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      81.8 MHz      40.000        12.225        27.776     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      27.776  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
r_Ticks[6]      i_Clk         SB_DFFSR     Q       r_Ticks[6]      0.540       27.776
r_Ticks[11]     i_Clk         SB_DFFSR     Q       r_Ticks[11]     0.540       27.825
r_Ticks[12]     i_Clk         SB_DFFSR     Q       r_Ticks[12]     0.540       27.846
r_Ticks[13]     i_Clk         SB_DFFSR     Q       r_Ticks[13]     0.540       27.909
r_Ticks[14]     i_Clk         SB_DFFSR     Q       r_Ticks[14]     0.540       27.916
r_Ticks[16]     i_Clk         SB_DFFSR     Q       r_Ticks[16]     0.540       27.965
r_Ticks[18]     i_Clk         SB_DFFSR     Q       r_Ticks[18]     0.540       27.986
r_Ticks[19]     i_Clk         SB_DFFSR     Q       r_Ticks[19]     0.540       28.049
r_Ticks[20]     i_Clk         SB_DFFSR     Q       r_Ticks[20]     0.540       28.056
r_Ticks[21]     i_Clk         SB_DFFSR     Q       r_Ticks[21]     0.540       28.105
=====================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                Required           
Instance                      Reference     Type       Pin     Net                    Time         Slack 
                              Clock                                                                      
---------------------------------------------------------------------------------------------------------
encoder2.r_Hex_Value_i[0]     i_Clk         SB_DFF     D       m5                     39.895       27.776
encoder2.r_Hex_Value_i[1]     i_Clk         SB_DFF     D       m10                    39.895       27.776
encoder2.r_Hex_Value_i[2]     i_Clk         SB_DFF     D       m14                    39.895       27.776
encoder2.r_Hex_Value_i[3]     i_Clk         SB_DFF     D       r_Hex_Value_2_i[3]     39.895       27.776
encoder2.r_Hex_Value_i[4]     i_Clk         SB_DFF     D       r_Hex_Value_2_i[4]     39.895       27.776
encoder2.r_Hex_Value_i[5]     i_Clk         SB_DFF     D       r_Hex_Value_2_i[5]     39.895       27.776
encoder2.r_Hex_Value_i[6]     i_Clk         SB_DFF     D       m26                    39.895       27.776
encoder1.r_Hex_Value_i[0]     i_Clk         SB_DFF     D       m37                    39.895       27.804
encoder1.r_Hex_Value_i[1]     i_Clk         SB_DFF     D       m34                    39.895       27.804
encoder1.r_Hex_Value_i[2]     i_Clk         SB_DFF     D       m31                    39.895       27.804
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      12.119
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.775

    Number of logic level(s):                12
    Starting point:                          r_Ticks[6] / Q
    Ending point:                            encoder2.r_Hex_Value_i[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
r_Ticks[6]                         SB_DFFSR     Q        Out     0.540     0.540       -         
r_Ticks[6]                         Net          -        -       1.599     -           3         
r_Count_213_0_c_RNO                SB_LUT4      I0       In      -         2.139       -         
r_Count_213_0_c_RNO                SB_LUT4      O        Out     0.449     2.588       -         
r_Count_213_0_and                  Net          -        -       0.905     -           1         
r_Count_213_0_c                    SB_CARRY     I0       In      -         3.493       -         
r_Count_213_0_c                    SB_CARRY     CO       Out     0.258     3.750       -         
r_Count_213_0                      Net          -        -       0.014     -           1         
r_Count_213_1_c                    SB_CARRY     CI       In      -         3.764       -         
r_Count_213_1_c                    SB_CARRY     CO       Out     0.126     3.890       -         
r_Count_213_1                      Net          -        -       0.014     -           1         
r_Count_213_2_c                    SB_CARRY     CI       In      -         3.905       -         
r_Count_213_2_c                    SB_CARRY     CO       Out     0.126     4.031       -         
r_Count_213_2                      Net          -        -       0.014     -           1         
r_Count_213_3_c                    SB_CARRY     CI       In      -         4.045       -         
r_Count_213_3_c                    SB_CARRY     CO       Out     0.126     4.171       -         
r_Count_213_3                      Net          -        -       0.014     -           1         
r_Count_213_4_c                    SB_CARRY     CI       In      -         4.185       -         
r_Count_213_4_c                    SB_CARRY     CO       Out     0.126     4.311       -         
r_Count_213_4                      Net          -        -       0.014     -           1         
r_Count_213_5_c                    SB_CARRY     CI       In      -         4.325       -         
r_Count_213_5_c                    SB_CARRY     CO       Out     0.126     4.451       -         
r_Count_213_5                      Net          -        -       0.014     -           1         
r_Count_213_6_c                    SB_CARRY     CI       In      -         4.465       -         
r_Count_213_6_c                    SB_CARRY     CO       Out     0.126     4.591       -         
r_Count_213                        Net          -        -       0.386     -           2         
du1.r_Ticks_1_sqmuxa               SB_LUT4      I3       In      -         4.978       -         
du1.r_Ticks_1_sqmuxa               SB_LUT4      O        Out     0.316     5.293       -         
r_Ticks_1_sqmuxa                   Net          -        -       1.371     -           4         
du1.un1_r_State                    SB_LUT4      I1       In      -         6.664       -         
du1.un1_r_State                    SB_LUT4      O        Out     0.379     7.043       -         
un1_r_State_0                      Net          -        -       1.371     -           4         
r_Count_2_latch[0]                 SB_LUT4      I2       In      -         8.414       -         
r_Count_2_latch[0]                 SB_LUT4      O        Out     0.379     8.793       -         
G_84                               Net          -        -       1.371     -           11        
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      I0       In      -         10.164      -         
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      O        Out     0.449     10.612      -         
m5                                 Net          -        -       1.507     -           1         
encoder2.r_Hex_Value_i[0]          SB_DFF       D        In      -         12.119      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.225 is 3.631(29.7%) logic and 8.594(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        63 uses
SB_DFF          18 uses
SB_DFFSR        61 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         129 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   79 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 129 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 129 = 129 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:31:08 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf " "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist" "-pVQ100" "-yD:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf...
Parsing constraint file: D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
parse file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
sdc_reader OK D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
Stored edif netlist at D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter...

write Timing Constraint to D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: two_digit_counter

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	129
    Number of DFFs      	:	79
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	63
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	130
    Number of DFFs      	:	79
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	63

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	54
    Combinational LogicCells
        Only LUT         	:	50
        CARRY Only       	:	8
        LUT with CARRY   	:	1
    LogicCells                  :	138/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "du1.m12_LC_1/in1" to pin "du1.m12_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m6_LC_7/in0" to pin "du1.m6_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m12_LC_1/in2" to pin "du1.m12_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m8_LC_8/in2" to pin "du1.m8_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch[2]_LC_88/in1" to pin "r_Count_1_latch[2]_LC_88/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch[1]_LC_87/in3" to pin "r_Count_1_latch[1]_LC_87/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m6_LC_7/in2" to pin "du1.m6_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch[3]_LC_89/in1" to pin "r_Count_1_latch[3]_LC_89/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_sqmuxa_LC_11/in0" to pin "du1.r_Count_2_1_sqmuxa_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1[3]_LC_10/in2" to pin "du1.r_Count_2_1[3]_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch[3]_LC_100/in1" to pin "r_Count_2_latch[3]_LC_100/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch[0]_LC_86/in0" to pin "r_Count_1_latch[0]_LC_86/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_sqmuxa_LC_11/in2" to pin "du1.r_Count_2_1_sqmuxa_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch[2]_LC_99/in1" to pin "r_Count_2_latch[2]_LC_99/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch[1]_LC_98/in1" to pin "r_Count_2_latch[1]_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch[0]_LC_97/in0" to pin "r_Count_2_latch[0]_LC_97/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.4 (sec)

Final Design Statistics
    Number of LUTs      	:	130
    Number of DFFs      	:	79
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	63
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	138/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 68.54 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 266
used logic cells: 138
Warning: LUT cascading ignored at 1,15,1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 266
used logic cells: 138
Warning: LUT cascading ignored at 1,15,1
Translating sdc file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc...
Translated sdc file is D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --outdir "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router" --sdf_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc --outdir D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router --sdf_file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design two_digit_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "r_Count_1_latch_0_LC_1_14_7/in0" to pin "r_Count_1_latch_0_LC_1_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m12_LC_1_13_5/in3" to pin "du1.m12_LC_1_13_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m4_LC_2_13_2/in2" to pin "du1.m4_LC_2_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch_3_LC_1_13_4/in1" to pin "r_Count_1_latch_3_LC_1_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m6_LC_1_13_3/in2" to pin "du1.m6_LC_1_13_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch_1_LC_1_13_6/in3" to pin "r_Count_1_latch_1_LC_1_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m12_LC_1_13_5/in1" to pin "du1.m12_LC_1_13_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m12_LC_1_13_5/in2" to pin "du1.m12_LC_1_13_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch_2_LC_1_13_1/in1" to pin "r_Count_1_latch_2_LC_1_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m8_LC_1_13_0/in2" to pin "du1.m8_LC_1_13_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch_3_LC_1_15_6/in1" to pin "r_Count_2_latch_3_LC_1_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_3_LC_1_15_5/in2" to pin "du1.r_Count_2_1_3_LC_1_15_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_sqmuxa_LC_1_14_2/in0" to pin "du1.r_Count_2_1_sqmuxa_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch_2_LC_1_15_1/in1" to pin "r_Count_2_latch_2_LC_1_15_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_sqmuxa_LC_1_14_2/in2" to pin "du1.r_Count_2_1_sqmuxa_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch_1_LC_1_15_3/in1" to pin "r_Count_2_latch_1_LC_1_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch_0_LC_1_14_1/in0" to pin "r_Count_2_latch_0_LC_1_14_1/lcout" to break the combinatorial loop
Read device time: 2
I1209: Started routing
I1223: Total Nets : 203 
I1212: Iteration  1 :    48 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design two_digit_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v" --vhdl "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd" --lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc" --sdf-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --report-file "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc --sdf-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --report-file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1035: Removing timing arc from pin "du1.m12_LC_1_13_5/in2" to pin "du1.m12_LC_1_13_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m6_LC_1_13_3/in0" to pin "du1.m6_LC_1_13_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch_3_LC_1_13_4/in1" to pin "r_Count_1_latch_3_LC_1_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m4_LC_2_13_2/in0" to pin "du1.m4_LC_2_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch_2_LC_1_13_1/in3" to pin "r_Count_1_latch_2_LC_1_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m12_LC_1_13_5/in1" to pin "du1.m12_LC_1_13_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m8_LC_1_13_0/in1" to pin "du1.m8_LC_1_13_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch_1_LC_1_13_6/in1" to pin "r_Count_1_latch_1_LC_1_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.m12_LC_1_13_5/in0" to pin "du1.m12_LC_1_13_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_1_latch_0_LC_1_14_7/in1" to pin "r_Count_1_latch_0_LC_1_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_sqmuxa_LC_1_14_2/in0" to pin "du1.r_Count_2_1_sqmuxa_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch_3_LC_1_15_6/in3" to pin "r_Count_2_latch_3_LC_1_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_3_LC_1_15_5/in0" to pin "du1.r_Count_2_1_3_LC_1_15_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_sqmuxa_LC_1_14_2/in1" to pin "du1.r_Count_2_1_sqmuxa_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch_2_LC_1_15_1/in2" to pin "r_Count_2_latch_2_LC_1_15_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch_1_LC_1_15_3/in0" to pin "r_Count_2_latch_1_LC_1_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_latch_0_LC_1_14_1/in3" to pin "r_Count_2_latch_0_LC_1_14_1/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --device_name iCE40HX1K --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:40:51 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
File D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v changed - recompiling
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Synthesizing module two_digit_counter in library work.

@N: CG179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":145:17:145:25|Removing redundant assignment.
@N: CG179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":146:17:146:25|Removing redundant assignment.
@A: CL110 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Too many clocks (> 8) for set/reset analysis of r_Count_2, try moving enabling expressions outside always block
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Latch generated from always block for signal r_Count_2[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Latch generated from always block for signal r_Count_1[3:0]; possible missing assignment in an if or case statement.
@N: CL201 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Trying to extract state machine for register r_State.
Extracted state machine for register r_State
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Initial value is not supported on state machine r_State

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:40:52 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:40:52 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:40:52 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs changed - recompiling
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:40:53 2022

###########################################################]
Pre-mapping Report

# Thu May 26 23:40:53 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                          Requested     Requested     Clock                    Clock                Clock
Clock                                          Frequency     Period        Type                     Group                Load 
------------------------------------------------------------------------------------------------------------------------------
i_Clk                                          25.0 MHz      40.000        declared                 default_clkgroup     80   
two_digit_counter|r_State_derived_clock[2]     25.0 MHz      40.000        derived (from i_Clk)     default_clkgroup     8    
==============================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:40:54 2022

###########################################################]
Map & Optimize Report

# Thu May 26 23:40:54 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":87:1:87:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|User-specified initial value defined for instance r_Count_1[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Warning: Found 8 combinational loops!
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[0]
1) instance r_Count_1_latmux (in view: work.two_digit_counter(verilog)), output net r_Count_1[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[0]
    input  pin r_Count_1_i[0]/I[0]
    instance   r_Count_1_i[0] (cell inv)
    output pin r_Count_1_i[0]/OUT[0]
    net        r_Count_1_i_3[0]
    input  pin du1.r_Count_1_1[0]/I[0]
    instance   du1.r_Count_1_1[0] (cell and)
    output pin du1.r_Count_1_1[0]/OUT
    net        r_Count_1_1[0]
    input  pin r_Count_1_latmux/A[0]
    instance   r_Count_1_latmux (cell mux)
    output pin r_Count_1_latmux/OUT[0]
    net        r_Count_1[0]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[1]
2) instance r_Count_1_latmux_0 (in view: work.two_digit_counter(verilog)), output net r_Count_1[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[1]
    input  pin du1.SUM[1]/I[1]
    instance   du1.SUM[1] (cell xor)
    output pin du1.SUM[1]/OUT
    net        N_7
    input  pin du1.r_Count_1_1[1]/I[0]
    instance   du1.r_Count_1_1[1] (cell and)
    output pin du1.r_Count_1_1[1]/OUT
    net        r_Count_1_1[1]
    input  pin r_Count_1_latmux_0/A[0]
    instance   r_Count_1_latmux_0 (cell mux)
    output pin r_Count_1_latmux_0/OUT[0]
    net        r_Count_1[1]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[2]
3) instance r_Count_1_latmux_1 (in view: work.two_digit_counter(verilog)), output net r_Count_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[2]
    input  pin du1.SUM[2]/I[1]
    instance   du1.SUM[2] (cell xor)
    output pin du1.SUM[2]/OUT
    net        N_8
    input  pin du1.r_Count_1_1[2]/I[0]
    instance   du1.r_Count_1_1[2] (cell and)
    output pin du1.r_Count_1_1[2]/OUT
    net        r_Count_1_1[2]
    input  pin r_Count_1_latmux_1/A[0]
    instance   r_Count_1_latmux_1 (cell mux)
    output pin r_Count_1_latmux_1/OUT[0]
    net        r_Count_1[2]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[3]
4) instance r_Count_1_latmux_2 (in view: work.two_digit_counter(verilog)), output net r_Count_1[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[3]
    input  pin du1.SUM[3]/I[1]
    instance   du1.SUM[3] (cell xor)
    output pin du1.SUM[3]/OUT
    net        N_9
    input  pin du1.r_Count_1_1[3]/I[0]
    instance   du1.r_Count_1_1[3] (cell and)
    output pin du1.r_Count_1_1[3]/OUT
    net        r_Count_1_1[3]
    input  pin r_Count_1_latmux_2/A[0]
    instance   r_Count_1_latmux_2 (cell mux)
    output pin r_Count_1_latmux_2/OUT[0]
    net        r_Count_1[3]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_2[0]
5) instance r_Count_2_latmux (in view: work.two_digit_counter(verilog)), output net r_Count_2[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[0]
    input  pin r_Count_2_i[0]/I[0]
    instance   r_Count_2_i[0] (cell inv)
    output pin r_Count_2_i[0]/OUT[0]
    net        r_Count_2_i_3[0]
    input  pin du2.r_Count_2_1[0]/I[0]
    instance   du2.r_Count_2_1[0] (cell and)
    output pin du2.r_Count_2_1[0]/OUT
    net        r_Count_2_1[0]
    input  pin r_Count_2_fb/B[0]
    instance   r_Count_2_fb (cell mux)
    output pin r_Count_2_fb/OUT[0]
    net        r_Count_2_fb
    input  pin r_Count_2_latmux/A[0]
    instance   r_Count_2_latmux (cell mux)
    output pin r_Count_2_latmux/OUT[0]
    net        r_Count_2[0]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_2[1]
6) instance r_Count_2_latmux_0 (in view: work.two_digit_counter(verilog)), output net r_Count_2[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[1]
    input  pin du2.SUM_0[1]/I[1]
    instance   du2.SUM_0[1] (cell xor)
    output pin du2.SUM_0[1]/OUT
    net        N_13
    input  pin du2.r_Count_2_1[1]/I[0]
    instance   du2.r_Count_2_1[1] (cell and)
    output pin du2.r_Count_2_1[1]/OUT
    net        r_Count_2_1[1]
    input  pin r_Count_2_fb_0/B[0]
    instance   r_Count_2_fb_0 (cell mux)
    output pin r_Count_2_fb_0/OUT[0]
    net        r_Count_2_fb_0
    input  pin r_Count_2_latmux_0/A[0]
    instance   r_Count_2_latmux_0 (cell mux)
    output pin r_Count_2_latmux_0/OUT[0]
    net        r_Count_2[1]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_2[2]
7) instance r_Count_2_latmux_1 (in view: work.two_digit_counter(verilog)), output net r_Count_2[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[2]
    input  pin du2.SUM_0[2]/I[1]
    instance   du2.SUM_0[2] (cell xor)
    output pin du2.SUM_0[2]/OUT
    net        N_14
    input  pin du2.r_Count_2_1[2]/I[0]
    instance   du2.r_Count_2_1[2] (cell and)
    output pin du2.r_Count_2_1[2]/OUT
    net        r_Count_2_1[2]
    input  pin r_Count_2_fb_1/B[0]
    instance   r_Count_2_fb_1 (cell mux)
    output pin r_Count_2_fb_1/OUT[0]
    net        r_Count_2_fb_1
    input  pin r_Count_2_latmux_1/A[0]
    instance   r_Count_2_latmux_1 (cell mux)
    output pin r_Count_2_latmux_1/OUT[0]
    net        r_Count_2[2]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_2[3]
8) instance r_Count_2_latmux_2 (in view: work.two_digit_counter(verilog)), output net r_Count_2[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[3]
    input  pin du2.SUM_0[3]/I[1]
    instance   du2.SUM_0[3] (cell xor)
    output pin du2.SUM_0[3]/OUT
    net        N_15
    input  pin du2.r_Count_2_1[3]/I[0]
    instance   du2.r_Count_2_1[3] (cell and)
    output pin du2.r_Count_2_1[3]/OUT
    net        r_Count_2_1[3]
    input  pin r_Count_2_fb_2/B[0]
    instance   r_Count_2_fb_2 (cell mux)
    output pin r_Count_2_fb_2/OUT[0]
    net        r_Count_2_fb_2
    input  pin r_Count_2_latmux_2/A[0]
    instance   r_Count_2_latmux_2 (cell mux)
    output pin r_Count_2_latmux_2/OUT[0]
    net        r_Count_2[3]
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    29.93ns		 132 /        87
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":7:7:7:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_198.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock two_digit_counter|r_State_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 87 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance 
-----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               87         r_Count_1_e_0[1]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[2]
1) instance r_Count_1_latmux_1 (in view: work.debounce_module(netlist)), output net r_Count_1[2] (in view: work.debounce_module(netlist))
    net        du1.G_146
    input  pin du1.r_Count_1_1[2]/I0
    instance   du1.r_Count_1_1[2] (cell SB_LUT4)
    output pin du1.r_Count_1_1[2]/O
    net        du1.r_Count_1_1[2]
    input  pin du1.r_Count_1_latmux_1/I1
    instance   du1.r_Count_1_latmux_1 (cell SB_LUT4)
    output pin du1.r_Count_1_latmux_1/O
    net        du1.G_146
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[0]
2) instance r_Count_1_latmux (in view: work.debounce_module(netlist)), output net r_Count_1[0] (in view: work.debounce_module(netlist))
    net        du1.G_147
    input  pin du1.r_Count_1_latmux/I1
    instance   du1.r_Count_1_latmux (cell SB_LUT4)
    output pin du1.r_Count_1_latmux/O
    net        du1.G_147
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[1]
3) instance r_Count_1_latmux_0 (in view: work.debounce_module(netlist)), output net r_Count_1[1] (in view: work.debounce_module(netlist))
    net        du1.G_148
    input  pin du1.r_Count_1_1[1]/I1
    instance   du1.r_Count_1_1[1] (cell SB_LUT4)
    output pin du1.r_Count_1_1[1]/O
    net        du1.r_Count_1_1[1]
    input  pin du1.r_Count_1_latmux_0/I1
    instance   du1.r_Count_1_latmux_0 (cell SB_LUT4)
    output pin du1.r_Count_1_latmux_0/O
    net        du1.G_148
@W: BN137 :|Found combinational loop during mapping at net du1.N_9
4) instance SUM[3] (in view: work.debounce_module(netlist)), output net N_9 (in view: work.debounce_module(netlist))
    net        du1.N_9
    input  pin du1.r_Count_1_latmux_2/I0
    instance   du1.r_Count_1_latmux_2 (cell SB_LUT4)
    output pin du1.r_Count_1_latmux_2/O
    net        du1.G_149
    input  pin du1.SUM[3]/I3
    instance   du1.SUM[3] (cell SB_LUT4)
    output pin du1.SUM[3]/O
    net        du1.N_9
@W: BN137 :|Found combinational loop during mapping at net r_Count_2_0
5) instance r_Count_2_RNIDT9N1[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2_0 (in view: work.two_digit_counter(verilog))
    net        du2.r_Count_2_0
    input  pin du2.r_Count_2_1[0]/I0
    instance   du2.r_Count_2_1[0] (cell SB_LUT4)
    output pin du2.r_Count_2_1[0]/O
    net        G_142
    input  pin r_Count_2_RNIDT9N1[0]/I2
    instance   r_Count_2_RNIDT9N1[0] (cell SB_LUT4)
    output pin r_Count_2_RNIDT9N1[0]/O
    net        du2.r_Count_2_0
@W: BN137 :|Found combinational loop during mapping at net r_Count_2_1
6) instance r_Count_2_RNIEU9N1[1] (in view: work.two_digit_counter(verilog)), output net r_Count_2_1 (in view: work.two_digit_counter(verilog))
    net        du2.r_Count_2_1
    input  pin du2.r_Count_2_1[1]/I1
    instance   du2.r_Count_2_1[1] (cell SB_LUT4)
    output pin du2.r_Count_2_1[1]/O
    net        G_143
    input  pin r_Count_2_RNIEU9N1[1]/I2
    instance   r_Count_2_RNIEU9N1[1] (cell SB_LUT4)
    output pin r_Count_2_RNIEU9N1[1]/O
    net        du2.r_Count_2_1
@W: BN137 :|Found combinational loop during mapping at net r_Count_2
7) instance r_Count_2_RNIFGCN7[3] (in view: work.two_digit_counter(verilog)), output net r_Count_2 (in view: work.two_digit_counter(verilog))
    net        du2.r_Count_2_RNIFGCN7_0[3]
    input  pin du2.r_Count_2_1[3]/I1
    instance   du2.r_Count_2_1[3] (cell SB_LUT4)
    output pin du2.r_Count_2_1[3]/O
    net        r_Count_2_1[3]
    input  pin r_Count_2_RNIFGCN7[3]/I2
    instance   r_Count_2_RNIFGCN7[3] (cell SB_LUT4)
    output pin r_Count_2_RNIFGCN7[3]/O
    net        r_Count_2
@W: BN137 :|Found combinational loop during mapping at net r_Count_2_2
8) instance r_Count_2_RNIFV9N1[2] (in view: work.two_digit_counter(verilog)), output net r_Count_2_2 (in view: work.two_digit_counter(verilog))
    net        du2.r_Count_2_2
    input  pin du2.r_Count_2_1[2]/I1
    instance   du2.r_Count_2_1[2] (cell SB_LUT4)
    output pin du2.r_Count_2_1[2]/O
    net        G_144
    input  pin r_Count_2_RNIFV9N1[2]/I2
    instance   r_Count_2_RNIFV9N1[2] (cell SB_LUT4)
    output pin r_Count_2_RNIFV9N1[2]/O
    net        du2.r_Count_2_2
End of loops
@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 26 23:40:55 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.804

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      82.0 MHz      40.000        12.196        27.804     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      27.804  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
r_Ticks[6]      i_Clk         SB_DFFSR     Q       r_Ticks[6]      0.540       27.804
r_Ticks[11]     i_Clk         SB_DFFSR     Q       r_Ticks[11]     0.540       27.853
r_Ticks[12]     i_Clk         SB_DFFSR     Q       r_Ticks[12]     0.540       27.874
r_Ticks[13]     i_Clk         SB_DFFSR     Q       r_Ticks[13]     0.540       27.937
r_Ticks[14]     i_Clk         SB_DFFSR     Q       r_Ticks[14]     0.540       27.944
r_Ticks[16]     i_Clk         SB_DFFSR     Q       r_Ticks[16]     0.540       27.993
r_Ticks[18]     i_Clk         SB_DFFSR     Q       r_Ticks[18]     0.540       28.014
r_Ticks[19]     i_Clk         SB_DFFSR     Q       r_Ticks[19]     0.540       28.077
r_Ticks[20]     i_Clk         SB_DFFSR     Q       r_Ticks[20]     0.540       28.084
r_Ticks[21]     i_Clk         SB_DFFSR     Q       r_Ticks[21]     0.540       28.133
=====================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type         Pin     Net                    Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
encoder2.r_Hex_Value_i[0]     i_Clk         SB_DFF       D       m5_0                   39.895       27.804
encoder2.r_Hex_Value_i[1]     i_Clk         SB_DFF       D       m10_0                  39.895       27.804
encoder2.r_Hex_Value_i[2]     i_Clk         SB_DFF       D       m14_0                  39.895       27.804
encoder2.r_Hex_Value_i[3]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[3]     39.895       27.804
encoder2.r_Hex_Value_i[5]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[5]     39.895       27.804
encoder2.r_Hex_Value_i[6]     i_Clk         SB_DFF       D       m26_0                  39.895       27.804
encoder2.r_Hex_Value_i[4]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[4]     39.895       27.825
r_Ticks[24]                   i_Clk         SB_DFFSR     D       r_Ticks_RNO[24]        39.895       28.137
r_Ticks[23]                   i_Clk         SB_DFFSR     D       r_Ticks_RNO[23]        39.895       28.278
r_Ticks[22]                   i_Clk         SB_DFFSR     D       r_Ticks_RNO[22]        39.895       28.418
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      12.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.804

    Number of logic level(s):                12
    Starting point:                          r_Ticks[6] / Q
    Ending point:                            encoder2.r_Hex_Value_i[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
r_Ticks[6]                         SB_DFFSR     Q        Out     0.540     0.540       -         
r_Ticks[6]                         Net          -        -       1.599     -           3         
r_Count_29_0_c_RNO                 SB_LUT4      I0       In      -         2.139       -         
r_Count_29_0_c_RNO                 SB_LUT4      O        Out     0.449     2.588       -         
r_Count_29_0_and                   Net          -        -       0.905     -           1         
r_Count_29_0_c                     SB_CARRY     I0       In      -         3.493       -         
r_Count_29_0_c                     SB_CARRY     CO       Out     0.258     3.750       -         
r_Count_29_0                       Net          -        -       0.014     -           1         
r_Count_29_1_c                     SB_CARRY     CI       In      -         3.764       -         
r_Count_29_1_c                     SB_CARRY     CO       Out     0.126     3.890       -         
r_Count_29_1                       Net          -        -       0.014     -           1         
r_Count_29_2_c                     SB_CARRY     CI       In      -         3.905       -         
r_Count_29_2_c                     SB_CARRY     CO       Out     0.126     4.031       -         
r_Count_29_2                       Net          -        -       0.014     -           1         
r_Count_29_3_c                     SB_CARRY     CI       In      -         4.045       -         
r_Count_29_3_c                     SB_CARRY     CO       Out     0.126     4.171       -         
r_Count_29_3                       Net          -        -       0.014     -           1         
r_Count_29_4_c                     SB_CARRY     CI       In      -         4.185       -         
r_Count_29_4_c                     SB_CARRY     CO       Out     0.126     4.311       -         
r_Count_29_4                       Net          -        -       0.014     -           1         
r_Count_29_5_c                     SB_CARRY     CI       In      -         4.325       -         
r_Count_29_5_c                     SB_CARRY     CO       Out     0.126     4.451       -         
r_Count_29_5                       Net          -        -       0.014     -           1         
r_Count_29_6_c                     SB_CARRY     CI       In      -         4.465       -         
r_Count_29_6_c                     SB_CARRY     CO       Out     0.126     4.591       -         
r_Count_29                         Net          -        -       0.386     -           6         
du2.r_Ticks_0_sqmuxa               SB_LUT4      I3       In      -         4.978       -         
du2.r_Ticks_0_sqmuxa               SB_LUT4      O        Out     0.316     5.293       -         
r_Ticks_0_sqmuxa                   Net          -        -       1.371     -           5         
du2.r_Count_2_1[0]                 SB_LUT4      I1       In      -         6.664       -         
du2.r_Count_2_1[0]                 SB_LUT4      O        Out     0.400     7.064       -         
r_Count_2_1[0]                     Net          -        -       1.371     -           1         
r_Count_2_RNIDT9N1[0]              SB_LUT4      I2       In      -         8.435       -         
r_Count_2_RNIDT9N1[0]              SB_LUT4      O        Out     0.379     8.813       -         
r_Count_2_0                        Net          -        -       1.371     -           12        
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      I1       In      -         10.185      -         
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      O        Out     0.400     10.584      -         
m5_0                               Net          -        -       1.507     -           1         
encoder2.r_Hex_Value_i[0]          SB_DFF       D        In      -         12.091      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.196 is 3.602(29.5%) logic and 8.594(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        63 uses
SB_DFF          23 uses
SB_DFFE         3 uses
SB_DFFSR        61 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         129 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   87 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 129 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 129 = 129 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:40:55 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf " "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist" "-pVQ100" "-yD:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf...
Parsing constraint file: D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
parse file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
sdc_reader OK D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
Stored edif netlist at D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter...

write Timing Constraint to D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: two_digit_counter

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	129
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	63
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	4
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	137
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	63

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	54
    Combinational LogicCells
        Only LUT         	:	49
        CARRY Only       	:	8
        LUT with CARRY   	:	1
    LogicCells                  :	145/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1[3]_LC_42/in1" to pin "du2.r_Count_2_1[3]_LC_42/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIDT9N1[0]_LC_97/in2" to pin "r_Count_2_RNIDT9N1[0]_LC_97/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1[1]_LC_40/in1" to pin "du2.r_Count_2_1[1]_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1[2]_LC_41/in1" to pin "du2.r_Count_2_1[2]_LC_41/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.SUM[3]_LC_0/in3" to pin "du1.SUM[3]_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1[1]_LC_1/in1" to pin "du1.r_Count_1_1[1]_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1[2]_LC_2/in0" to pin "du1.r_Count_1_1[2]_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_LC_3/in1" to pin "du1.r_Count_1_latmux_LC_3/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.1 (sec)

Final Design Statistics
    Number of LUTs      	:	137
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	63
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	145/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 89.26 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 315
used logic cells: 145
Warning: LUT cascading ignored at 2,10,0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 315
used logic cells: 145
Warning: LUT cascading ignored at 2,10,0
Translating sdc file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc...
Translated sdc file is D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --outdir "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router" --sdf_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc --outdir D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router --sdf_file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design two_digit_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "r_Count_2_RNIFGCN7_3_LC_2_13_7/in2" to pin "r_Count_2_RNIFGCN7_3_LC_2_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIFV9N1_2_LC_2_13_5/in2" to pin "r_Count_2_RNIFV9N1_2_LC_2_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIEU9N1_1_LC_2_12_3/in2" to pin "r_Count_2_RNIEU9N1_1_LC_2_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIDT9N1_0_LC_2_12_1/in2" to pin "r_Count_2_RNIDT9N1_0_LC_2_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.SUM_3_LC_2_9_4/in3" to pin "du1.SUM_3_LC_2_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1_2_LC_2_9_2/in0" to pin "du1.r_Count_1_1_2_LC_2_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_0_LC_2_9_1/in1" to pin "du1.r_Count_1_latmux_0_LC_2_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_LC_2_10_0/in1" to pin "du1.r_Count_1_latmux_LC_2_10_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 206 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design two_digit_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v" --vhdl "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd" --lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc" --sdf-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --report-file "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc --sdf-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --report-file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1035: Removing timing arc from pin "r_Count_2_RNIFGCN7_3_LC_2_13_7/in2" to pin "r_Count_2_RNIFGCN7_3_LC_2_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIFV9N1_2_LC_2_13_5/in2" to pin "r_Count_2_RNIFV9N1_2_LC_2_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1_1_LC_2_12_2/in3" to pin "du2.r_Count_2_1_1_LC_2_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIDT9N1_0_LC_2_12_1/in2" to pin "r_Count_2_RNIDT9N1_0_LC_2_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_2_LC_2_9_5/in2" to pin "du1.r_Count_1_latmux_2_LC_2_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1_2_LC_2_9_2/in0" to pin "du1.r_Count_1_1_2_LC_2_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1_1_LC_2_9_0/in0" to pin "du1.r_Count_1_1_1_LC_2_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_LC_2_10_0/in1" to pin "du1.r_Count_1_latmux_LC_2_10_0/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --device_name iCE40HX1K --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:43:55 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
File D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v changed - recompiling
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Synthesizing module two_digit_counter in library work.

@E: CS153 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":140:15:140:15|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:43:55 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:43:55 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:45:17 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Synthesizing module two_digit_counter in library work.

@A: CL110 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Too many clocks (> 8) for set/reset analysis of r_Count_2, try moving enabling expressions outside always block
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Latch generated from always block for signal r_Count_2[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Latch generated from always block for signal r_Count_1[3:0]; possible missing assignment in an if or case statement.
@N: CL201 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Trying to extract state machine for register r_State.
Extracted state machine for register r_State
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Initial value is not supported on state machine r_State

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:45:17 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:45:17 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:45:17 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs changed - recompiling
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:45:18 2022

###########################################################]
Pre-mapping Report

# Thu May 26 23:45:18 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                          Requested     Requested     Clock                    Clock                Clock
Clock                                          Frequency     Period        Type                     Group                Load 
------------------------------------------------------------------------------------------------------------------------------
i_Clk                                          25.0 MHz      40.000        declared                 default_clkgroup     80   
two_digit_counter|r_State_derived_clock[2]     25.0 MHz      40.000        derived (from i_Clk)     default_clkgroup     8    
==============================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:45:19 2022

###########################################################]
Map & Optimize Report

# Thu May 26 23:45:19 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":87:1:87:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|User-specified initial value defined for instance r_Count_1[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Warning: Found 8 combinational loops!
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[0]
1) instance r_Count_1_latmux (in view: work.two_digit_counter(verilog)), output net r_Count_1[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[0]
    input  pin r_Count_1_i[0]/I[0]
    instance   r_Count_1_i[0] (cell inv)
    output pin r_Count_1_i[0]/OUT[0]
    net        r_Count_1_i_3[0]
    input  pin du1.r_Count_1_1[0]/I[0]
    instance   du1.r_Count_1_1[0] (cell and)
    output pin du1.r_Count_1_1[0]/OUT
    net        r_Count_1_1[0]
    input  pin r_Count_1_latmux/A[0]
    instance   r_Count_1_latmux (cell mux)
    output pin r_Count_1_latmux/OUT[0]
    net        r_Count_1[0]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[1]
2) instance r_Count_1_latmux_0 (in view: work.two_digit_counter(verilog)), output net r_Count_1[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[1]
    input  pin du1.SUM[1]/I[1]
    instance   du1.SUM[1] (cell xor)
    output pin du1.SUM[1]/OUT
    net        N_7
    input  pin du1.r_Count_1_1[1]/I[0]
    instance   du1.r_Count_1_1[1] (cell and)
    output pin du1.r_Count_1_1[1]/OUT
    net        r_Count_1_1[1]
    input  pin r_Count_1_latmux_0/A[0]
    instance   r_Count_1_latmux_0 (cell mux)
    output pin r_Count_1_latmux_0/OUT[0]
    net        r_Count_1[1]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[2]
3) instance r_Count_1_latmux_1 (in view: work.two_digit_counter(verilog)), output net r_Count_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[2]
    input  pin du1.SUM[2]/I[1]
    instance   du1.SUM[2] (cell xor)
    output pin du1.SUM[2]/OUT
    net        N_8
    input  pin du1.r_Count_1_1[2]/I[0]
    instance   du1.r_Count_1_1[2] (cell and)
    output pin du1.r_Count_1_1[2]/OUT
    net        r_Count_1_1[2]
    input  pin r_Count_1_latmux_1/A[0]
    instance   r_Count_1_latmux_1 (cell mux)
    output pin r_Count_1_latmux_1/OUT[0]
    net        r_Count_1[2]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[3]
4) instance r_Count_1_latmux_2 (in view: work.two_digit_counter(verilog)), output net r_Count_1[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[3]
    input  pin du1.SUM[3]/I[1]
    instance   du1.SUM[3] (cell xor)
    output pin du1.SUM[3]/OUT
    net        N_9
    input  pin du1.r_Count_1_1[3]/I[0]
    instance   du1.r_Count_1_1[3] (cell and)
    output pin du1.r_Count_1_1[3]/OUT
    net        r_Count_1_1[3]
    input  pin r_Count_1_latmux_2/A[0]
    instance   r_Count_1_latmux_2 (cell mux)
    output pin r_Count_1_latmux_2/OUT[0]
    net        r_Count_1[3]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_2[0]
5) instance r_Count_2_latmux (in view: work.two_digit_counter(verilog)), output net r_Count_2[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[0]
    input  pin r_Count_2_i[0]/I[0]
    instance   r_Count_2_i[0] (cell inv)
    output pin r_Count_2_i[0]/OUT[0]
    net        r_Count_2_i_3[0]
    input  pin du2.r_Count_2_1[0]/I[0]
    instance   du2.r_Count_2_1[0] (cell and)
    output pin du2.r_Count_2_1[0]/OUT
    net        r_Count_2_1[0]
    input  pin r_Count_2_fb/B[0]
    instance   r_Count_2_fb (cell mux)
    output pin r_Count_2_fb/OUT[0]
    net        r_Count_2_fb
    input  pin r_Count_2_latmux/A[0]
    instance   r_Count_2_latmux (cell mux)
    output pin r_Count_2_latmux/OUT[0]
    net        r_Count_2[0]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_2[1]
6) instance r_Count_2_latmux_0 (in view: work.two_digit_counter(verilog)), output net r_Count_2[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[1]
    input  pin du2.SUM_0[1]/I[1]
    instance   du2.SUM_0[1] (cell xor)
    output pin du2.SUM_0[1]/OUT
    net        N_13
    input  pin du2.r_Count_2_1[1]/I[0]
    instance   du2.r_Count_2_1[1] (cell and)
    output pin du2.r_Count_2_1[1]/OUT
    net        r_Count_2_1[1]
    input  pin r_Count_2_fb_0/B[0]
    instance   r_Count_2_fb_0 (cell mux)
    output pin r_Count_2_fb_0/OUT[0]
    net        r_Count_2_fb_0
    input  pin r_Count_2_latmux_0/A[0]
    instance   r_Count_2_latmux_0 (cell mux)
    output pin r_Count_2_latmux_0/OUT[0]
    net        r_Count_2[1]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_2[2]
7) instance r_Count_2_latmux_1 (in view: work.two_digit_counter(verilog)), output net r_Count_2[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[2]
    input  pin du2.SUM_0[2]/I[1]
    instance   du2.SUM_0[2] (cell xor)
    output pin du2.SUM_0[2]/OUT
    net        N_14
    input  pin du2.r_Count_2_1[2]/I[0]
    instance   du2.r_Count_2_1[2] (cell and)
    output pin du2.r_Count_2_1[2]/OUT
    net        r_Count_2_1[2]
    input  pin r_Count_2_fb_1/B[0]
    instance   r_Count_2_fb_1 (cell mux)
    output pin r_Count_2_fb_1/OUT[0]
    net        r_Count_2_fb_1
    input  pin r_Count_2_latmux_1/A[0]
    instance   r_Count_2_latmux_1 (cell mux)
    output pin r_Count_2_latmux_1/OUT[0]
    net        r_Count_2[2]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_2[3]
8) instance r_Count_2_latmux_2 (in view: work.two_digit_counter(verilog)), output net r_Count_2[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[3]
    input  pin du2.SUM_0[3]/I[1]
    instance   du2.SUM_0[3] (cell xor)
    output pin du2.SUM_0[3]/OUT
    net        N_15
    input  pin du2.r_Count_2_1[3]/I[0]
    instance   du2.r_Count_2_1[3] (cell and)
    output pin du2.r_Count_2_1[3]/OUT
    net        r_Count_2_1[3]
    input  pin r_Count_2_fb_2/B[0]
    instance   r_Count_2_fb_2 (cell mux)
    output pin r_Count_2_fb_2/OUT[0]
    net        r_Count_2_fb_2
    input  pin r_Count_2_latmux_2/A[0]
    instance   r_Count_2_latmux_2 (cell mux)
    output pin r_Count_2_latmux_2/OUT[0]
    net        r_Count_2[3]
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    29.93ns		 132 /        87
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":7:7:7:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_198.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock two_digit_counter|r_State_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 87 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance 
-----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               87         r_Count_1_e_0[1]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[2]
1) instance r_Count_1_latmux_1 (in view: work.debounce_module(netlist)), output net r_Count_1[2] (in view: work.debounce_module(netlist))
    net        du1.G_146
    input  pin du1.r_Count_1_1[2]/I0
    instance   du1.r_Count_1_1[2] (cell SB_LUT4)
    output pin du1.r_Count_1_1[2]/O
    net        du1.r_Count_1_1[2]
    input  pin du1.r_Count_1_latmux_1/I1
    instance   du1.r_Count_1_latmux_1 (cell SB_LUT4)
    output pin du1.r_Count_1_latmux_1/O
    net        du1.G_146
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[0]
2) instance r_Count_1_latmux (in view: work.debounce_module(netlist)), output net r_Count_1[0] (in view: work.debounce_module(netlist))
    net        du1.G_147
    input  pin du1.r_Count_1_latmux/I1
    instance   du1.r_Count_1_latmux (cell SB_LUT4)
    output pin du1.r_Count_1_latmux/O
    net        du1.G_147
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[1]
3) instance r_Count_1_latmux_0 (in view: work.debounce_module(netlist)), output net r_Count_1[1] (in view: work.debounce_module(netlist))
    net        du1.G_148
    input  pin du1.r_Count_1_1[1]/I1
    instance   du1.r_Count_1_1[1] (cell SB_LUT4)
    output pin du1.r_Count_1_1[1]/O
    net        du1.r_Count_1_1[1]
    input  pin du1.r_Count_1_latmux_0/I1
    instance   du1.r_Count_1_latmux_0 (cell SB_LUT4)
    output pin du1.r_Count_1_latmux_0/O
    net        du1.G_148
@W: BN137 :|Found combinational loop during mapping at net du1.N_9
4) instance SUM[3] (in view: work.debounce_module(netlist)), output net N_9 (in view: work.debounce_module(netlist))
    net        du1.N_9
    input  pin du1.r_Count_1_latmux_2/I0
    instance   du1.r_Count_1_latmux_2 (cell SB_LUT4)
    output pin du1.r_Count_1_latmux_2/O
    net        du1.G_149
    input  pin du1.SUM[3]/I3
    instance   du1.SUM[3] (cell SB_LUT4)
    output pin du1.SUM[3]/O
    net        du1.N_9
@W: BN137 :|Found combinational loop during mapping at net r_Count_2_0
5) instance r_Count_2_RNIDT9N1[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2_0 (in view: work.two_digit_counter(verilog))
    net        du2.r_Count_2_0
    input  pin du2.r_Count_2_1[0]/I0
    instance   du2.r_Count_2_1[0] (cell SB_LUT4)
    output pin du2.r_Count_2_1[0]/O
    net        G_142
    input  pin r_Count_2_RNIDT9N1[0]/I2
    instance   r_Count_2_RNIDT9N1[0] (cell SB_LUT4)
    output pin r_Count_2_RNIDT9N1[0]/O
    net        du2.r_Count_2_0
@W: BN137 :|Found combinational loop during mapping at net r_Count_2_1
6) instance r_Count_2_RNIEU9N1[1] (in view: work.two_digit_counter(verilog)), output net r_Count_2_1 (in view: work.two_digit_counter(verilog))
    net        du2.r_Count_2_1
    input  pin du2.r_Count_2_1[1]/I1
    instance   du2.r_Count_2_1[1] (cell SB_LUT4)
    output pin du2.r_Count_2_1[1]/O
    net        G_143
    input  pin r_Count_2_RNIEU9N1[1]/I2
    instance   r_Count_2_RNIEU9N1[1] (cell SB_LUT4)
    output pin r_Count_2_RNIEU9N1[1]/O
    net        du2.r_Count_2_1
@W: BN137 :|Found combinational loop during mapping at net r_Count_2
7) instance r_Count_2_RNIFGCN7[3] (in view: work.two_digit_counter(verilog)), output net r_Count_2 (in view: work.two_digit_counter(verilog))
    net        du2.r_Count_2_RNIFGCN7_0[3]
    input  pin du2.r_Count_2_1[3]/I1
    instance   du2.r_Count_2_1[3] (cell SB_LUT4)
    output pin du2.r_Count_2_1[3]/O
    net        r_Count_2_1[3]
    input  pin r_Count_2_RNIFGCN7[3]/I2
    instance   r_Count_2_RNIFGCN7[3] (cell SB_LUT4)
    output pin r_Count_2_RNIFGCN7[3]/O
    net        r_Count_2
@W: BN137 :|Found combinational loop during mapping at net r_Count_2_2
8) instance r_Count_2_RNIFV9N1[2] (in view: work.two_digit_counter(verilog)), output net r_Count_2_2 (in view: work.two_digit_counter(verilog))
    net        du2.r_Count_2_2
    input  pin du2.r_Count_2_1[2]/I1
    instance   du2.r_Count_2_1[2] (cell SB_LUT4)
    output pin du2.r_Count_2_1[2]/O
    net        G_144
    input  pin r_Count_2_RNIFV9N1[2]/I2
    instance   r_Count_2_RNIFV9N1[2] (cell SB_LUT4)
    output pin r_Count_2_RNIFV9N1[2]/O
    net        du2.r_Count_2_2
End of loops
@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 26 23:45:20 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 27.804

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      82.0 MHz      40.000        12.196        27.804     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      27.804  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
r_Ticks[6]      i_Clk         SB_DFFSR     Q       r_Ticks[6]      0.540       27.804
r_Ticks[11]     i_Clk         SB_DFFSR     Q       r_Ticks[11]     0.540       27.853
r_Ticks[12]     i_Clk         SB_DFFSR     Q       r_Ticks[12]     0.540       27.874
r_Ticks[13]     i_Clk         SB_DFFSR     Q       r_Ticks[13]     0.540       27.937
r_Ticks[14]     i_Clk         SB_DFFSR     Q       r_Ticks[14]     0.540       27.944
r_Ticks[16]     i_Clk         SB_DFFSR     Q       r_Ticks[16]     0.540       27.993
r_Ticks[18]     i_Clk         SB_DFFSR     Q       r_Ticks[18]     0.540       28.014
r_Ticks[19]     i_Clk         SB_DFFSR     Q       r_Ticks[19]     0.540       28.077
r_Ticks[20]     i_Clk         SB_DFFSR     Q       r_Ticks[20]     0.540       28.084
r_Ticks[21]     i_Clk         SB_DFFSR     Q       r_Ticks[21]     0.540       28.133
=====================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type         Pin     Net                    Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
encoder2.r_Hex_Value_i[0]     i_Clk         SB_DFF       D       m5_0                   39.895       27.804
encoder2.r_Hex_Value_i[1]     i_Clk         SB_DFF       D       m10_0                  39.895       27.804
encoder2.r_Hex_Value_i[2]     i_Clk         SB_DFF       D       m14_0                  39.895       27.804
encoder2.r_Hex_Value_i[3]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[3]     39.895       27.804
encoder2.r_Hex_Value_i[5]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[5]     39.895       27.804
encoder2.r_Hex_Value_i[6]     i_Clk         SB_DFF       D       m26_0                  39.895       27.804
encoder2.r_Hex_Value_i[4]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[4]     39.895       27.825
r_Ticks[24]                   i_Clk         SB_DFFSR     D       r_Ticks_RNO[24]        39.895       28.137
r_Ticks[23]                   i_Clk         SB_DFFSR     D       r_Ticks_RNO[23]        39.895       28.278
r_Ticks[22]                   i_Clk         SB_DFFSR     D       r_Ticks_RNO[22]        39.895       28.418
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      12.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     27.804

    Number of logic level(s):                12
    Starting point:                          r_Ticks[6] / Q
    Ending point:                            encoder2.r_Hex_Value_i[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
r_Ticks[6]                         SB_DFFSR     Q        Out     0.540     0.540       -         
r_Ticks[6]                         Net          -        -       1.599     -           3         
r_Count_29_0_c_RNO                 SB_LUT4      I0       In      -         2.139       -         
r_Count_29_0_c_RNO                 SB_LUT4      O        Out     0.449     2.588       -         
r_Count_29_0_and                   Net          -        -       0.905     -           1         
r_Count_29_0_c                     SB_CARRY     I0       In      -         3.493       -         
r_Count_29_0_c                     SB_CARRY     CO       Out     0.258     3.750       -         
r_Count_29_0                       Net          -        -       0.014     -           1         
r_Count_29_1_c                     SB_CARRY     CI       In      -         3.764       -         
r_Count_29_1_c                     SB_CARRY     CO       Out     0.126     3.890       -         
r_Count_29_1                       Net          -        -       0.014     -           1         
r_Count_29_2_c                     SB_CARRY     CI       In      -         3.905       -         
r_Count_29_2_c                     SB_CARRY     CO       Out     0.126     4.031       -         
r_Count_29_2                       Net          -        -       0.014     -           1         
r_Count_29_3_c                     SB_CARRY     CI       In      -         4.045       -         
r_Count_29_3_c                     SB_CARRY     CO       Out     0.126     4.171       -         
r_Count_29_3                       Net          -        -       0.014     -           1         
r_Count_29_4_c                     SB_CARRY     CI       In      -         4.185       -         
r_Count_29_4_c                     SB_CARRY     CO       Out     0.126     4.311       -         
r_Count_29_4                       Net          -        -       0.014     -           1         
r_Count_29_5_c                     SB_CARRY     CI       In      -         4.325       -         
r_Count_29_5_c                     SB_CARRY     CO       Out     0.126     4.451       -         
r_Count_29_5                       Net          -        -       0.014     -           1         
r_Count_29_6_c                     SB_CARRY     CI       In      -         4.465       -         
r_Count_29_6_c                     SB_CARRY     CO       Out     0.126     4.591       -         
r_Count_29                         Net          -        -       0.386     -           6         
du2.r_Ticks_0_sqmuxa               SB_LUT4      I3       In      -         4.978       -         
du2.r_Ticks_0_sqmuxa               SB_LUT4      O        Out     0.316     5.293       -         
r_Ticks_0_sqmuxa                   Net          -        -       1.371     -           5         
du2.r_Count_2_1[0]                 SB_LUT4      I1       In      -         6.664       -         
du2.r_Count_2_1[0]                 SB_LUT4      O        Out     0.400     7.064       -         
r_Count_2_1[0]                     Net          -        -       1.371     -           1         
r_Count_2_RNIDT9N1[0]              SB_LUT4      I2       In      -         8.435       -         
r_Count_2_RNIDT9N1[0]              SB_LUT4      O        Out     0.379     8.813       -         
r_Count_2_0                        Net          -        -       1.371     -           12        
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      I1       In      -         10.185      -         
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      O        Out     0.400     10.584      -         
m5_0                               Net          -        -       1.507     -           1         
encoder2.r_Hex_Value_i[0]          SB_DFF       D        In      -         12.091      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.196 is 3.602(29.5%) logic and 8.594(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        63 uses
SB_DFF          23 uses
SB_DFFE         3 uses
SB_DFFSR        61 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         129 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   87 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 129 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 129 = 129 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:45:20 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf " "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist" "-pVQ100" "-yD:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf...
Parsing constraint file: D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
parse file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
sdc_reader OK D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
Stored edif netlist at D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter...

write Timing Constraint to D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: two_digit_counter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	129
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	63
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	4
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	137
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	63

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	54
    Combinational LogicCells
        Only LUT         	:	49
        CARRY Only       	:	8
        LUT with CARRY   	:	1
    LogicCells                  :	145/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1[3]_LC_42/in1" to pin "du2.r_Count_2_1[3]_LC_42/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIDT9N1[0]_LC_97/in2" to pin "r_Count_2_RNIDT9N1[0]_LC_97/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1[1]_LC_40/in1" to pin "du2.r_Count_2_1[1]_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1[2]_LC_41/in1" to pin "du2.r_Count_2_1[2]_LC_41/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.SUM[3]_LC_0/in3" to pin "du1.SUM[3]_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1[1]_LC_1/in1" to pin "du1.r_Count_1_1[1]_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1[2]_LC_2/in0" to pin "du1.r_Count_1_1[2]_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_LC_3/in1" to pin "du1.r_Count_1_latmux_LC_3/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.4 (sec)

Final Design Statistics
    Number of LUTs      	:	137
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	63
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	145/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 89.26 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 315
used logic cells: 145
Warning: LUT cascading ignored at 2,10,0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 315
used logic cells: 145
Warning: LUT cascading ignored at 2,10,0
Translating sdc file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc...
Translated sdc file is D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --outdir "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router" --sdf_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc --outdir D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router --sdf_file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design two_digit_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "r_Count_2_RNIFGCN7_3_LC_2_13_7/in2" to pin "r_Count_2_RNIFGCN7_3_LC_2_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIFV9N1_2_LC_2_13_5/in2" to pin "r_Count_2_RNIFV9N1_2_LC_2_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIEU9N1_1_LC_2_12_3/in2" to pin "r_Count_2_RNIEU9N1_1_LC_2_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIDT9N1_0_LC_2_12_1/in2" to pin "r_Count_2_RNIDT9N1_0_LC_2_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.SUM_3_LC_2_9_4/in3" to pin "du1.SUM_3_LC_2_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1_2_LC_2_9_2/in0" to pin "du1.r_Count_1_1_2_LC_2_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_0_LC_2_9_1/in1" to pin "du1.r_Count_1_latmux_0_LC_2_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_LC_2_10_0/in1" to pin "du1.r_Count_1_latmux_LC_2_10_0/lcout" to break the combinatorial loop
Read device time: 2
I1209: Started routing
I1223: Total Nets : 206 
I1212: Iteration  1 :    27 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design two_digit_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v" --vhdl "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd" --lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc" --sdf-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --report-file "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc --sdf-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --report-file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1035: Removing timing arc from pin "r_Count_2_RNIFGCN7_3_LC_2_13_7/in2" to pin "r_Count_2_RNIFGCN7_3_LC_2_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIFV9N1_2_LC_2_13_5/in2" to pin "r_Count_2_RNIFV9N1_2_LC_2_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1_1_LC_2_12_2/in3" to pin "du2.r_Count_2_1_1_LC_2_12_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_Count_2_RNIDT9N1_0_LC_2_12_1/in2" to pin "r_Count_2_RNIDT9N1_0_LC_2_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_2_LC_2_9_5/in2" to pin "du1.r_Count_1_latmux_2_LC_2_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1_2_LC_2_9_2/in0" to pin "du1.r_Count_1_1_2_LC_2_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1_1_LC_2_9_0/in0" to pin "du1.r_Count_1_1_1_LC_2_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_latmux_LC_2_10_0/in1" to pin "du1.r_Count_1_latmux_LC_2_10_0/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --device_name iCE40HX1K --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:50:24 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
File D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v changed - recompiling
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Synthesizing module two_digit_counter in library work.

@A: CL110 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Too many clocks (> 8) for set/reset analysis of r_Count_2, try moving enabling expressions outside always block
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Latch generated from always block for signal r_Count_2[3:0]; possible missing assignment in an if or case statement.
@W: CL179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Found combinational loop at r_Count_1[3]
@W: CL179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Found combinational loop at r_Count_1[2]
@W: CL179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Found combinational loop at r_Count_1[1]
@W: CL179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":131:2:131:5|Found combinational loop at r_Count_1[0]
@N: CL189 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Register bit r_State[1] is always 0.
@W: CL260 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":87:1:87:6|Pruning register bit 1 of r_State[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:50:25 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:50:25 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:50:25 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs changed - recompiling
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":6:7:6:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 26 23:50:26 2022

###########################################################]
Pre-mapping Report

# Thu May 26 23:50:26 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 4 combinational loops!
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[0]
1) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[0]
    input  pin N_7_i/I[0]
    instance   N_7_i (cell inv)
    output pin N_7_i/OUT[0]
    net        N_1
    input  pin r_Count_1[3:0]/B[0]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[0]
    net        r_Count_1[0]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[1]
2) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_2
    input  pin r_Count_1[3:0]/B[1]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[1]
    net        r_Count_1[1]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[2]
3) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_3
    input  pin r_Count_1[3:0]/B[2]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[2]
    net        r_Count_1[2]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[3]
4) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_4
    input  pin r_Count_1[3:0]/B[3]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[3]
    net        r_Count_1[3]
End of loops

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start      Requested     Requested     Clock        Clock                Clock
Clock      Frequency     Period        Type         Group                Load 
------------------------------------------------------------------------------
System     1.0 MHz       1000.000      system       system_clkgroup      4    
i_Clk      25.0 MHz      40.000        declared     default_clkgroup     78   
==============================================================================

@W: MT531 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found signal identified as System clock which controls 4 sequential elements including r_Count_2[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:50:26 2022

###########################################################]
Map & Optimize Report

# Thu May 26 23:50:27 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 4 combinational loops!
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[0]
1) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[0]
    input  pin N_7_i/I[0]
    instance   N_7_i (cell inv)
    output pin N_7_i/OUT[0]
    net        N_9
    input  pin r_Count_1[3:0]/B[0]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[0]
    net        r_Count_1[0]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[1]
2) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin r_Count_1[3:0]/B[1]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[1]
    net        r_Count_1[1]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[2]
3) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin r_Count_1[3:0]/B[2]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[2]
    net        r_Count_1[2]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|Found combinational loop during mapping at net r_Count_1[3]
4) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin r_Count_1[3:0]/B[3]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[3]
    net        r_Count_1[3]
End of loops
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":87:1:87:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":131:2:131:5|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":87:1:87:6|User-specified initial value defined for instance r_State[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.78ns		 131 /        78
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":7:7:7:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":87:1:87:6|SB_GB inserted on the net N_94.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 78 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               78         r_Ticks[10]    
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[0]
1) instance r_State_RNIFJ671_1[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[0]
    input  pin r_State_RNIFJ671_1[0]/I0
    instance   r_State_RNIFJ671_1[0] (cell SB_LUT4)
    output pin r_State_RNIFJ671_1[0]/O
    net        du1.r_State_RNIFJ671_2[0]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[1]
2) instance r_State_RNIFJ671[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[1]
    input  pin r_State_RNIFJ671[0]/I1
    instance   r_State_RNIFJ671[0] (cell SB_LUT4)
    output pin r_State_RNIFJ671[0]/O
    net        du1.r_State_RNIFJ671_4[0]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[2]
3) instance r_State_RNIFJ671_0[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[2]
    input  pin r_State_RNIFJ671_0[0]/I1
    instance   r_State_RNIFJ671_0[0] (cell SB_LUT4)
    output pin r_State_RNIFJ671_0[0]/O
    net        r_Count_2[2]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[3]
4) instance r_State_RNILK4Q_0[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[3]
    input  pin r_State_RNILK4Q_0[0]/I1
    instance   r_State_RNILK4Q_0[0] (cell SB_LUT4)
    output pin r_State_RNILK4Q_0[0]/O
    net        r_Count_2[3]
@W: BN137 :|Found combinational loop during mapping at net du2.r_Count_1[0]
5) instance r_Count_1[0] (in view: work.debounce_module_0(netlist)), output net r_Count_1[0] (in view: work.debounce_module_0(netlist))
    net        du2.G_131
    input  pin du2.r_Count_1[0]/I0
    instance   du2.r_Count_1[0] (cell SB_LUT4)
    output pin du2.r_Count_1[0]/O
    net        du2.G_131
@W: BN137 :|Found combinational loop during mapping at net du2.r_Count_1[1]
6) instance r_Count_1[1] (in view: work.debounce_module_0(netlist)), output net r_Count_1[1] (in view: work.debounce_module_0(netlist))
    net        du2.G_132
    input  pin du2.r_Count_1[1]/I1
    instance   du2.r_Count_1[1] (cell SB_LUT4)
    output pin du2.r_Count_1[1]/O
    net        du2.G_132
@W: BN137 :|Found combinational loop during mapping at net du2.r_Count_1[2]
7) instance r_Count_1[2] (in view: work.debounce_module_0(netlist)), output net r_Count_1[2] (in view: work.debounce_module_0(netlist))
    net        du2.G_133
    input  pin du2.r_Count_1[2]/I1
    instance   du2.r_Count_1[2] (cell SB_LUT4)
    output pin du2.r_Count_1[2]/O
    net        du2.r_Count_1[2]
@W: BN137 :|Found combinational loop during mapping at net du2.r_Count_1[3]
8) instance r_Count_1[3] (in view: work.debounce_module_0(netlist)), output net r_Count_1[3] (in view: work.debounce_module_0(netlist))
    net        du2.G_134
    input  pin du2.r_Count_1[3]/I2
    instance   du2.r_Count_1[3] (cell SB_LUT4)
    output pin du2.r_Count_1[3]/O
    net        du2.r_Count_1[3]
End of loops
@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 26 23:50:28 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.525

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      95.5 MHz      40.000        10.475        29.525     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      29.525  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
r_Ticks[6]      i_Clk         SB_DFFSR     Q       r_Ticks[6]      0.540       29.525
r_Ticks[11]     i_Clk         SB_DFFSR     Q       r_Ticks[11]     0.540       29.574
r_Ticks[12]     i_Clk         SB_DFFSR     Q       r_Ticks[12]     0.540       29.595
r_Ticks[13]     i_Clk         SB_DFFSR     Q       r_Ticks[13]     0.540       29.658
r_Ticks[14]     i_Clk         SB_DFFSR     Q       r_Ticks[14]     0.540       29.665
r_Ticks[16]     i_Clk         SB_DFFSR     Q       r_Ticks[16]     0.540       29.715
r_Ticks[18]     i_Clk         SB_DFFSR     Q       r_Ticks[18]     0.540       29.735
r_Ticks[19]     i_Clk         SB_DFFSR     Q       r_Ticks[19]     0.540       29.799
r_Ticks[20]     i_Clk         SB_DFFSR     Q       r_Ticks[20]     0.540       29.806
r_Ticks[21]     i_Clk         SB_DFFSR     Q       r_Ticks[21]     0.540       29.855
=====================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type         Pin     Net                    Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
encoder2.r_Hex_Value_i[0]     i_Clk         SB_DFF       D       m5_0                   39.895       29.525
encoder2.r_Hex_Value_i[1]     i_Clk         SB_DFF       D       m10_0                  39.895       29.525
encoder2.r_Hex_Value_i[2]     i_Clk         SB_DFF       D       m14_0                  39.895       29.525
encoder2.r_Hex_Value_i[3]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[3]     39.895       29.525
encoder2.r_Hex_Value_i[4]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[4]     39.895       29.525
encoder2.r_Hex_Value_i[5]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[5]     39.895       29.525
encoder2.r_Hex_Value_i[6]     i_Clk         SB_DFF       D       m26_0                  39.895       29.525
du1.r_State                   i_Clk         SB_DFF       D       r_State                39.895       32.160
du2.r_State                   i_Clk         SB_DFF       D       r_State                39.895       32.160
r_Ticks[24]                   i_Clk         SB_DFFSR     D       r_Ticksc_4             39.895       32.970
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      10.370
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.525

    Number of logic level(s):                11
    Starting point:                          r_Ticks[6] / Q
    Ending point:                            encoder2.r_Hex_Value_i[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
r_Ticks[6]                         SB_DFFSR     Q        Out     0.540     0.540       -         
r_Ticks[6]                         Net          -        -       1.599     -           3         
r_Count_29_0_c_RNO                 SB_LUT4      I0       In      -         2.139       -         
r_Count_29_0_c_RNO                 SB_LUT4      O        Out     0.449     2.588       -         
r_Count_29_0_and                   Net          -        -       0.905     -           1         
r_Count_29_0_c                     SB_CARRY     I0       In      -         3.493       -         
r_Count_29_0_c                     SB_CARRY     CO       Out     0.258     3.750       -         
r_Count_29_0                       Net          -        -       0.014     -           1         
r_Count_29_1_c                     SB_CARRY     CI       In      -         3.764       -         
r_Count_29_1_c                     SB_CARRY     CO       Out     0.126     3.890       -         
r_Count_29_1                       Net          -        -       0.014     -           1         
r_Count_29_2_c                     SB_CARRY     CI       In      -         3.905       -         
r_Count_29_2_c                     SB_CARRY     CO       Out     0.126     4.031       -         
r_Count_29_2                       Net          -        -       0.014     -           1         
r_Count_29_3_c                     SB_CARRY     CI       In      -         4.045       -         
r_Count_29_3_c                     SB_CARRY     CO       Out     0.126     4.171       -         
r_Count_29_3                       Net          -        -       0.014     -           1         
r_Count_29_4_c                     SB_CARRY     CI       In      -         4.185       -         
r_Count_29_4_c                     SB_CARRY     CO       Out     0.126     4.311       -         
r_Count_29_4                       Net          -        -       0.014     -           1         
r_Count_29_5_c                     SB_CARRY     CI       In      -         4.325       -         
r_Count_29_5_c                     SB_CARRY     CO       Out     0.126     4.451       -         
r_Count_29_5                       Net          -        -       0.014     -           1         
r_Count_29_6_c                     SB_CARRY     CI       In      -         4.465       -         
r_Count_29_6_c                     SB_CARRY     CO       Out     0.126     4.591       -         
r_Count_29                         Net          -        -       0.386     -           14        
r_State_RNILK4Q[0]                 SB_LUT4      I3       In      -         4.978       -         
r_State_RNILK4Q[0]                 SB_LUT4      O        Out     0.316     5.293       -         
r_Ticks_1_sqmuxa_i                 Net          -        -       1.371     -           4         
r_State_RNIFJ671_1[0]              SB_LUT4      I2       In      -         6.664       -         
r_State_RNIFJ671_1[0]              SB_LUT4      O        Out     0.379     7.043       -         
r_Count_2[0]                       Net          -        -       1.371     -           10        
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      I0       In      -         8.414       -         
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      O        Out     0.449     8.863       -         
m5_0                               Net          -        -       1.507     -           1         
encoder2.r_Hex_Value_i[0]          SB_DFF       D        In      -         10.370      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.475 is 3.252(31.0%) logic and 7.223(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        62 uses
SB_DFF          17 uses
SB_DFFSR        61 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         120 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 120 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 120 = 120 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:50:28 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf " "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist" "-pVQ100" "-yD:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf...
Parsing constraint file: D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
parse file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
sdc_reader OK D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
Stored edif netlist at D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter...

write Timing Constraint to D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: two_digit_counter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	62
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	12
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	132
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	62

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	41
    Combinational LogicCells
        Only LUT         	:	42
        CARRY Only       	:	9
        LUT with CARRY   	:	12
    LogicCells                  :	141/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1[3]_LC_1/in2" to pin "du1.r_Count_2_1[3]_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNILK4Q_0[0]_LC_92/in1" to pin "r_State_RNILK4Q_0[0]_LC_92/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1[2]_LC_35/in1" to pin "du2.r_Count_1[2]_LC_35/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1[3]_LC_36/in2" to pin "du2.r_Count_1[3]_LC_36/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1[0]_LC_33/in0" to pin "du2.r_Count_1[0]_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1[1]_LC_34/in1" to pin "du2.r_Count_1[1]_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0[0]_LC_89/in1" to pin "r_State_RNIFJ671_0[0]_LC_89/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671[0]_LC_88/in1" to pin "r_State_RNIFJ671[0]_LC_88/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_1[0]_LC_90/in0" to pin "r_State_RNIFJ671_1[0]_LC_90/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.5 (sec)

Final Design Statistics
    Number of LUTs      	:	132
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	62
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	141/1280
    PLBs                        :	28/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 83.49 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 141
Warning: LUT cascading ignored at 2,14,0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 141
Warning: LUT cascading ignored at 2,14,0
Translating sdc file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc...
Translated sdc file is D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --outdir "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router" --sdf_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc --outdir D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router --sdf_file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design two_digit_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "r_State_RNILK4Q_0_0_LC_2_14_4/in1" to pin "r_State_RNILK4Q_0_0_LC_2_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_3_LC_2_14_3/in2" to pin "du1.r_Count_2_1_3_LC_2_14_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0_0_LC_2_14_0/in1" to pin "r_State_RNIFJ671_0_0_LC_2_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0_LC_2_14_1/in1" to pin "r_State_RNIFJ671_0_LC_2_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_1_0_LC_2_13_2/in0" to pin "r_State_RNIFJ671_1_0_LC_2_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1_2_LC_2_13_7/in1" to pin "du2.r_Count_1_2_LC_2_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1_3_LC_2_13_6/in2" to pin "du2.r_Count_1_3_LC_2_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1_1_LC_2_13_4/in1" to pin "du2.r_Count_1_1_LC_2_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1_0_LC_2_12_6/in0" to pin "du2.r_Count_1_0_LC_2_12_6/lcout" to break the combinatorial loop
Read device time: 2
I1209: Started routing
I1223: Total Nets : 200 
I1212: Iteration  1 :    47 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design two_digit_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v" --vhdl "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd" --lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc" --sdf-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --report-file "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc --sdf-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --report-file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1035: Removing timing arc from pin "r_State_RNILK4Q_0_0_LC_2_14_4/in3" to pin "r_State_RNILK4Q_0_0_LC_2_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_2_1_3_LC_2_14_3/in1" to pin "du1.r_Count_2_1_3_LC_2_14_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0_0_LC_2_14_0/in2" to pin "r_State_RNIFJ671_0_0_LC_2_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0_LC_2_14_1/in2" to pin "r_State_RNIFJ671_0_LC_2_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_1_0_LC_2_13_2/in3" to pin "r_State_RNIFJ671_1_0_LC_2_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1_3_LC_2_13_6/in3" to pin "du2.r_Count_1_3_LC_2_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1_2_LC_2_13_7/in0" to pin "du2.r_Count_1_2_LC_2_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1_1_LC_2_13_4/in3" to pin "du2.r_Count_1_1_LC_2_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_1_0_LC_2_12_6/in0" to pin "du2.r_Count_1_0_LC_2_12_6/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --device_name iCE40HX1K --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:58:35 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@E: CG288 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:20:22:20|Expecting delimiter: , or ;
@E: CG429 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:21:22:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CS231 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":26:23:26:29|Unknown macro RESET
@E: CG342 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":89:3:89:9|Expecting target variable, found r_State -- possible misspelling
@E: CS231 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":89:14:89:20|Unknown macro RESET
@E: CS231 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":98:16:98:21|Unknown macro PLAY
@E: CS231 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":118:23:118:29|Unknown macro RESET
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":173:0:173:8|Expecting endmodule
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
8 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:58:35 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:58:35 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Thu May 26 23:59:19 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@E: CG288 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:20:22:20|Expecting delimiter: , or ;
@E: CG429 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:21:22:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CS231 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":26:23:26:29|Unknown macro RESET
@E: CG342 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":89:3:89:9|Expecting target variable, found r_State -- possible misspelling
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":173:0:173:8|Expecting endmodule
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
5 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:59:19 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 26 23:59:19 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:00:24 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@E: CG288 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:20:22:20|Expecting delimiter: , or ;
@E: CG429 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:21:22:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG342 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":89:3:89:9|Expecting target variable, found r_State -- possible misspelling
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":173:0:173:8|Expecting endmodule
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:00:24 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:00:24 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:02:13 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@E: CG288 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:20:22:20|Expecting delimiter: , or ;
@E: CG429 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:21:22:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG342 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":90:3:90:9|Expecting target variable, found r_State -- possible misspelling
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":174:0:174:8|Expecting endmodule
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:02:13 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:02:13 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:02:20 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@E: CG288 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:20:22:20|Expecting delimiter: , or ;
@E: CG429 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:21:22:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG342 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":90:3:90:9|Expecting target variable, found r_State -- possible misspelling
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":174:0:174:8|Expecting endmodule
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:02:20 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:02:20 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:03:44 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@E: CG288 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:20:22:20|Expecting delimiter: , or ;
@E: CG429 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":22:21:22:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG342 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":90:3:90:9|Expecting target variable, found r_State -- possible misspelling
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":174:0:174:8|Expecting endmodule
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:03:44 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:03:44 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:06:05 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Synthesizing module two_digit_counter in library work.

@A: CL110 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":129:2:129:5|Too many clocks (> 8) for set/reset analysis of r_Count_2, try moving enabling expressions outside always block
@W: CL118 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":129:2:129:5|Latch generated from always block for signal r_Count_2[3:0]; possible missing assignment in an if or case statement.
@W: CL179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":129:2:129:5|Found combinational loop at r_Count_1[3]
@W: CL179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":129:2:129:5|Found combinational loop at r_Count_1[2]
@W: CL179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":129:2:129:5|Found combinational loop at r_Count_1[1]
@W: CL179 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":129:2:129:5|Found combinational loop at r_Count_1[0]
@N: CL189 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":85:1:85:6|Register bit r_State[1] is always 0.
@W: CL260 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":85:1:85:6|Pruning register bit 1 of r_State[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:06:05 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:06:05 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:06:05 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs changed - recompiling
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:06:06 2022

###########################################################]
Pre-mapping Report

# Fri May 27 00:06:06 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Warning: Found 4 combinational loops!
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|Found combinational loop during mapping at net r_Count_1[0]
1) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[0]
    input  pin N_7_i/I[0]
    instance   N_7_i (cell inv)
    output pin N_7_i/OUT[0]
    net        N_1
    input  pin r_Count_1[3:0]/B[0]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[0]
    net        r_Count_1[0]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|Found combinational loop during mapping at net r_Count_1[1]
2) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_2
    input  pin r_Count_1[3:0]/B[1]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[1]
    net        r_Count_1[1]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|Found combinational loop during mapping at net r_Count_1[2]
3) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_3
    input  pin r_Count_1[3:0]/B[2]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[2]
    net        r_Count_1[2]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|Found combinational loop during mapping at net r_Count_1[3]
4) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_4
    input  pin r_Count_1[3:0]/B[3]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[3]
    net        r_Count_1[3]
End of loops

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start      Requested     Requested     Clock        Clock                Clock
Clock      Frequency     Period        Type         Group                Load 
------------------------------------------------------------------------------
System     1.0 MHz       1000.000      system       system_clkgroup      4    
i_Clk      25.0 MHz      40.000        declared     default_clkgroup     78   
==============================================================================

@W: MT531 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|Found signal identified as System clock which controls 4 sequential elements including r_Count_2[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:06:07 2022

###########################################################]
Map & Optimize Report

# Fri May 27 00:06:07 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 4 combinational loops!
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|Found combinational loop during mapping at net r_Count_1[0]
1) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[0]
    input  pin N_7_i/I[0]
    instance   N_7_i (cell inv)
    output pin N_7_i/OUT[0]
    net        N_9
    input  pin r_Count_1[3:0]/B[0]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[0]
    net        r_Count_1[0]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|Found combinational loop during mapping at net r_Count_1[1]
2) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[1]
    input  pin SUM[1]/I[1]
    instance   SUM[1] (cell xor)
    output pin SUM[1]/OUT
    net        N_10
    input  pin r_Count_1[3:0]/B[1]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[1]
    net        r_Count_1[1]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|Found combinational loop during mapping at net r_Count_1[2]
3) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[2]
    input  pin SUM[2]/I[1]
    instance   SUM[2] (cell xor)
    output pin SUM[2]/OUT
    net        N_11
    input  pin r_Count_1[3:0]/B[2]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[2]
    net        r_Count_1[2]
@W: BN137 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|Found combinational loop during mapping at net r_Count_1[3]
4) instance r_Count_1[3:0] (in view: work.two_digit_counter(verilog)), output net r_Count_1[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_1[3]
    input  pin SUM[3]/I[1]
    instance   SUM[3] (cell xor)
    output pin SUM[3]/OUT
    net        N_12
    input  pin r_Count_1[3:0]/B[3]
    instance   r_Count_1[3:0] (cell mux)
    output pin r_Count_1[3:0]/OUT[3]
    net        r_Count_1[3]
End of loops
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":85:1:85:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":129:2:129:5|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":85:1:85:6|User-specified initial value defined for instance r_State[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.78ns		 131 /        78
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":85:1:85:6|SB_GB inserted on the net N_94.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 78 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               78         r_Ticks[10]    
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[0]
1) instance r_Count_1[0] (in view: work.debounce_module(netlist)), output net r_Count_1[0] (in view: work.debounce_module(netlist))
    net        du1.G_131
    input  pin du1.r_Count_1[0]/I0
    instance   du1.r_Count_1[0] (cell SB_LUT4)
    output pin du1.r_Count_1[0]/O
    net        du1.G_131
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[1]
2) instance r_Count_1[1] (in view: work.debounce_module(netlist)), output net r_Count_1[1] (in view: work.debounce_module(netlist))
    net        du1.G_132
    input  pin du1.r_Count_1[1]/I1
    instance   du1.r_Count_1[1] (cell SB_LUT4)
    output pin du1.r_Count_1[1]/O
    net        du1.G_132
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[2]
3) instance r_Count_1[2] (in view: work.debounce_module(netlist)), output net r_Count_1[2] (in view: work.debounce_module(netlist))
    net        du1.G_133
    input  pin du1.r_Count_1[2]/I1
    instance   du1.r_Count_1[2] (cell SB_LUT4)
    output pin du1.r_Count_1[2]/O
    net        du1.r_Count_1[2]
@W: BN137 :|Found combinational loop during mapping at net du1.r_Count_1[3]
4) instance r_Count_1[3] (in view: work.debounce_module(netlist)), output net r_Count_1[3] (in view: work.debounce_module(netlist))
    net        du1.G_134
    input  pin du1.r_Count_1[3]/I2
    instance   du1.r_Count_1[3] (cell SB_LUT4)
    output pin du1.r_Count_1[3]/O
    net        du1.r_Count_1[3]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[0]
5) instance r_State_RNIFJ671_1[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[0] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[0]
    input  pin r_State_RNIFJ671_1[0]/I0
    instance   r_State_RNIFJ671_1[0] (cell SB_LUT4)
    output pin r_State_RNIFJ671_1[0]/O
    net        du2.r_State_RNIFJ671_2[0]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[1]
6) instance r_State_RNIFJ671[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[1] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[1]
    input  pin r_State_RNIFJ671[0]/I1
    instance   r_State_RNIFJ671[0] (cell SB_LUT4)
    output pin r_State_RNIFJ671[0]/O
    net        du2.r_State_RNIFJ671_4[0]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[2]
7) instance r_State_RNIFJ671_0[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[2] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[2]
    input  pin r_State_RNIFJ671_0[0]/I1
    instance   r_State_RNIFJ671_0[0] (cell SB_LUT4)
    output pin r_State_RNIFJ671_0[0]/O
    net        r_Count_2[2]
@W: BN137 :|Found combinational loop during mapping at net r_Count_2[3]
8) instance r_State_RNILK4Q_0[0] (in view: work.two_digit_counter(verilog)), output net r_Count_2[3] (in view: work.two_digit_counter(verilog))
    net        r_Count_2[3]
    input  pin r_State_RNILK4Q_0[0]/I1
    instance   r_State_RNILK4Q_0[0] (cell SB_LUT4)
    output pin r_State_RNILK4Q_0[0]/O
    net        r_Count_2[3]
End of loops
@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 00:06:08 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.525

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      95.5 MHz      40.000        10.475        29.525     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      29.525  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
r_Ticks[6]      i_Clk         SB_DFFSR     Q       r_Ticks[6]      0.540       29.525
r_Ticks[11]     i_Clk         SB_DFFSR     Q       r_Ticks[11]     0.540       29.574
r_Ticks[12]     i_Clk         SB_DFFSR     Q       r_Ticks[12]     0.540       29.595
r_Ticks[13]     i_Clk         SB_DFFSR     Q       r_Ticks[13]     0.540       29.658
r_Ticks[14]     i_Clk         SB_DFFSR     Q       r_Ticks[14]     0.540       29.665
r_Ticks[16]     i_Clk         SB_DFFSR     Q       r_Ticks[16]     0.540       29.715
r_Ticks[18]     i_Clk         SB_DFFSR     Q       r_Ticks[18]     0.540       29.735
r_Ticks[19]     i_Clk         SB_DFFSR     Q       r_Ticks[19]     0.540       29.799
r_Ticks[20]     i_Clk         SB_DFFSR     Q       r_Ticks[20]     0.540       29.806
r_Ticks[21]     i_Clk         SB_DFFSR     Q       r_Ticks[21]     0.540       29.855
=====================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference     Type         Pin     Net                    Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
encoder2.r_Hex_Value_i[0]     i_Clk         SB_DFF       D       m5_0                   39.895       29.525
encoder2.r_Hex_Value_i[1]     i_Clk         SB_DFF       D       m10_0                  39.895       29.525
encoder2.r_Hex_Value_i[2]     i_Clk         SB_DFF       D       m14_0                  39.895       29.525
encoder2.r_Hex_Value_i[3]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[3]     39.895       29.525
encoder2.r_Hex_Value_i[4]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[4]     39.895       29.525
encoder2.r_Hex_Value_i[5]     i_Clk         SB_DFF       D       r_Hex_Value_2_i[5]     39.895       29.525
encoder2.r_Hex_Value_i[6]     i_Clk         SB_DFF       D       m26_0                  39.895       29.525
du1.r_State                   i_Clk         SB_DFF       D       r_State                39.895       32.160
du2.r_State                   i_Clk         SB_DFF       D       r_State                39.895       32.160
r_Ticks[24]                   i_Clk         SB_DFFSR     D       r_Ticksc_4             39.895       32.970
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      10.370
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.525

    Number of logic level(s):                11
    Starting point:                          r_Ticks[6] / Q
    Ending point:                            encoder2.r_Hex_Value_i[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
r_Ticks[6]                         SB_DFFSR     Q        Out     0.540     0.540       -         
r_Ticks[6]                         Net          -        -       1.599     -           3         
r_Count_29_0_c_RNO                 SB_LUT4      I0       In      -         2.139       -         
r_Count_29_0_c_RNO                 SB_LUT4      O        Out     0.449     2.588       -         
r_Count_29_0_and                   Net          -        -       0.905     -           1         
r_Count_29_0_c                     SB_CARRY     I0       In      -         3.493       -         
r_Count_29_0_c                     SB_CARRY     CO       Out     0.258     3.750       -         
r_Count_29_0                       Net          -        -       0.014     -           1         
r_Count_29_1_c                     SB_CARRY     CI       In      -         3.764       -         
r_Count_29_1_c                     SB_CARRY     CO       Out     0.126     3.890       -         
r_Count_29_1                       Net          -        -       0.014     -           1         
r_Count_29_2_c                     SB_CARRY     CI       In      -         3.905       -         
r_Count_29_2_c                     SB_CARRY     CO       Out     0.126     4.031       -         
r_Count_29_2                       Net          -        -       0.014     -           1         
r_Count_29_3_c                     SB_CARRY     CI       In      -         4.045       -         
r_Count_29_3_c                     SB_CARRY     CO       Out     0.126     4.171       -         
r_Count_29_3                       Net          -        -       0.014     -           1         
r_Count_29_4_c                     SB_CARRY     CI       In      -         4.185       -         
r_Count_29_4_c                     SB_CARRY     CO       Out     0.126     4.311       -         
r_Count_29_4                       Net          -        -       0.014     -           1         
r_Count_29_5_c                     SB_CARRY     CI       In      -         4.325       -         
r_Count_29_5_c                     SB_CARRY     CO       Out     0.126     4.451       -         
r_Count_29_5                       Net          -        -       0.014     -           1         
r_Count_29_6_c                     SB_CARRY     CI       In      -         4.465       -         
r_Count_29_6_c                     SB_CARRY     CO       Out     0.126     4.591       -         
r_Count_29                         Net          -        -       0.386     -           14        
r_State_RNILK4Q[0]                 SB_LUT4      I3       In      -         4.978       -         
r_State_RNILK4Q[0]                 SB_LUT4      O        Out     0.316     5.293       -         
r_Ticks_1_sqmuxa_i                 Net          -        -       1.371     -           4         
r_State_RNIFJ671_1[0]              SB_LUT4      I2       In      -         6.664       -         
r_State_RNIFJ671_1[0]              SB_LUT4      O        Out     0.379     7.043       -         
r_Count_2[0]                       Net          -        -       1.371     -           10        
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      I0       In      -         8.414       -         
encoder2.r_Hex_Value_2_6_0_.m5     SB_LUT4      O        Out     0.449     8.863       -         
m5_0                               Net          -        -       1.507     -           1         
encoder2.r_Hex_Value_i[0]          SB_DFF       D        In      -         10.370      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.475 is 3.252(31.0%) logic and 7.223(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        62 uses
SB_DFF          17 uses
SB_DFFSR        61 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         120 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 120 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 120 = 120 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:06:08 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf " "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist" "-pVQ100" "-yD:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf...
Parsing constraint file: D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
parse file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
sdc_reader OK D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
Stored edif netlist at D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter...

write Timing Constraint to D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: two_digit_counter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	62
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	12
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "du1.r_Count_1[2]_LC_3/in1" to pin "du1.r_Count_1[2]_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1[3]_LC_4/in2" to pin "du1.r_Count_1[3]_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1[0]_LC_1/in0" to pin "du1.r_Count_1[0]_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1[1]_LC_2/in1" to pin "du1.r_Count_1[1]_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1[3]_LC_36/in2" to pin "du2.r_Count_2_1[3]_LC_36/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNILK4Q_0[0]_LC_92/in1" to pin "r_State_RNILK4Q_0[0]_LC_92/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0[0]_LC_89/in1" to pin "r_State_RNIFJ671_0[0]_LC_89/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671[0]_LC_88/in1" to pin "r_State_RNIFJ671[0]_LC_88/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_1[0]_LC_90/in0" to pin "r_State_RNIFJ671_1[0]_LC_90/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	132
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	62

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	41
    Combinational LogicCells
        Only LUT         	:	42
        CARRY Only       	:	9
        LUT with CARRY   	:	12
    LogicCells                  :	141/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.6 (sec)

Final Design Statistics
    Number of LUTs      	:	132
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	62
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	141/1280
    PLBs                        :	28/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 84.17 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 358
used logic cells: 141
Warning: LUT cascading ignored at 1,13,2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 358
used logic cells: 141
Warning: LUT cascading ignored at 1,13,2
Translating sdc file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc...
Translated sdc file is D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --outdir "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router" --sdf_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc --outdir D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router --sdf_file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design two_digit_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_1_0_LC_2_10_0/in0" to pin "r_State_RNIFJ671_1_0_LC_2_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNILK4Q_0_0_LC_2_9_5/in1" to pin "r_State_RNILK4Q_0_0_LC_2_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1_3_LC_2_9_4/in2" to pin "du2.r_Count_2_1_3_LC_2_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0_0_LC_2_9_3/in1" to pin "r_State_RNIFJ671_0_0_LC_2_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0_LC_2_9_1/in1" to pin "r_State_RNIFJ671_0_LC_2_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_2_LC_1_14_7/in1" to pin "du1.r_Count_1_2_LC_1_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_3_LC_1_14_4/in2" to pin "du1.r_Count_1_3_LC_1_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1_LC_1_13_2/in1" to pin "du1.r_Count_1_1_LC_1_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_0_LC_1_12_5/in0" to pin "du1.r_Count_1_0_LC_1_12_5/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 200 
I1212: Iteration  1 :    42 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design two_digit_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v" --vhdl "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd" --lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc" --sdf-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --report-file "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc --sdf-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --report-file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1035: Removing timing arc from pin "r_State_RNILK4Q_0_0_LC_2_9_5/in3" to pin "r_State_RNILK4Q_0_0_LC_2_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du2.r_Count_2_1_3_LC_2_9_4/in1" to pin "du2.r_Count_2_1_3_LC_2_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0_0_LC_2_9_3/in3" to pin "r_State_RNIFJ671_0_0_LC_2_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_0_LC_2_9_1/in3" to pin "r_State_RNIFJ671_0_LC_2_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "r_State_RNIFJ671_1_0_LC_2_10_0/in3" to pin "r_State_RNIFJ671_1_0_LC_2_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_3_LC_1_14_4/in1" to pin "du1.r_Count_1_3_LC_1_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_2_LC_1_14_7/in1" to pin "du1.r_Count_1_2_LC_1_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_1_LC_1_13_2/in0" to pin "du1.r_Count_1_1_LC_1_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "du1.r_Count_1_0_LC_1_12_5/in0" to pin "du1.r_Count_1_0_LC_1_12_5/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --device_name iCE40HX1K --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:11:25 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
File D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v changed - recompiling
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Synthesizing module two_digit_counter in library work.

@N: CL189 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":85:1:85:6|Register bit r_State[1] is always 0.
@W: CL260 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":85:1:85:6|Pruning register bit 1 of r_State[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:11:25 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:11:25 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:11:25 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs changed - recompiling
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:11:26 2022

###########################################################]
Pre-mapping Report

# Fri May 27 00:11:26 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     86   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:11:27 2022

###########################################################]
Map & Optimize Report

# Fri May 27 00:11:27 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":85:1:85:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":125:1:125:6|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":125:1:125:6|User-specified initial value defined for instance r_Count_1[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":85:1:85:6|User-specified initial value defined for instance r_State[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.78ns		 128 /        86
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":85:1:85:6|SB_GB inserted on the net N_54.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               86         r_Ticks[10]    
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 00:11:28 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
du2.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
du1.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
du1.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
du2.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
du2.r_Count[4]      i_Clk         SB_DFFSR     Q       r_Count[4]      0.540       32.209
du1.r_Count[4]      i_Clk         SB_DFFSR     Q       r_Count[4]      0.540       32.209
du2.r_Count[17]     i_Clk         SB_DFFSR     Q       r_Count[17]     0.540       32.209
du1.r_Count[17]     i_Clk         SB_DFFSR     Q       r_Count[17]     0.540       32.209
du1.r_Count[2]      i_Clk         SB_DFFSR     Q       r_Count[2]      0.540       32.259
du2.r_Count[2]      i_Clk         SB_DFFSR     Q       r_Count[2]      0.540       32.259
=========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                Required           
Instance         Reference     Type         Pin     Net                  Time         Slack 
                 Clock                                                                      
--------------------------------------------------------------------------------------------
du1.r_State      i_Clk         SB_DFF       D       r_State              39.895       32.160
du2.r_State      i_Clk         SB_DFF       D       r_State              39.895       32.160
r_Count_2[3]     i_Clk         SB_DFFSR     D       r_Count_2_RNO[3]     39.895       32.674
r_Count_2[2]     i_Clk         SB_DFFSR     D       r_Count_2_RNO[2]     39.895       32.814
r_Count_2[1]     i_Clk         SB_DFFSR     D       r_Count_2_RNO[1]     39.895       32.955
r_Ticks[24]      i_Clk         SB_DFFSR     D       r_Ticksc_2           39.895       32.970
r_Ticks[6]       i_Clk         SB_DFFSR     D       r_Ticksc_3           39.895       33.032
r_Ticks[11]      i_Clk         SB_DFFSR     D       r_Ticksc_4           39.895       33.032
r_Ticks[12]      i_Clk         SB_DFFSR     D       r_Ticksc_5           39.895       33.032
r_Ticks[13]      i_Clk         SB_DFFSR     D       r_Ticksc_6           39.895       33.032
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          du2.r_Count[14] / Q
    Ending point:                            du2.r_State / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
du2.r_Count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_Count[14]           Net          -        -       1.599     -           4         
du2.r_State_RNO_2     SB_LUT4      I0       In      -         2.139       -         
du2.r_State_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
r_Count8_4            Net          -        -       1.371     -           1         
du2.r_State_RNO_0     SB_LUT4      I0       In      -         3.959       -         
du2.r_State_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
r_Count8_12           Net          -        -       1.371     -           1         
du2.r_State_RNO       SB_LUT4      I0       In      -         5.779       -         
du2.r_State_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_State               Net          -        -       1.507     -           1         
du2.r_State           SB_DFF       D        In      -         7.734       -         
====================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        65 uses
SB_DFF          17 uses
SB_DFFSR        69 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         116 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   86 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 116 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 116 = 116 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:11:28 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf " "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist" "-pVQ100" "-yD:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf...
Parsing constraint file: D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
parse file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
sdc_reader OK D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
Stored edif netlist at D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter...

write Timing Constraint to D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: two_digit_counter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	116
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	65
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	12
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	128
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	65

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	43
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	9
        LUT with CARRY   	:	13
    LogicCells                  :	137/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.7 (sec)

Final Design Statistics
    Number of LUTs      	:	128
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	65
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	137/1280
    PLBs                        :	33/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 141.05 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 354
used logic cells: 137
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 354
used logic cells: 137
Translating sdc file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc...
Translated sdc file is D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --outdir "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router" --sdf_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc --outdir D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router --sdf_file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design two_digit_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 193 
I1212: Iteration  1 :    32 unrouted : 0 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design two_digit_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v" --vhdl "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd" --lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc" --sdf-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --report-file "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc --sdf-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --report-file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --device_name iCE40HX1K --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:35:51 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
File D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v changed - recompiling
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Synthesizing module two_digit_counter in library work.

@N: CL201 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":86:1:86:6|Trying to extract state machine for register r_State.
Extracted state machine for register r_State
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":86:1:86:6|Initial value is not supported on state machine r_State

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:35:52 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:35:52 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:35:52 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs changed - recompiling
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:35:53 2022

###########################################################]
Pre-mapping Report

# Fri May 27 00:35:53 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     88   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:35:53 2022

###########################################################]
Map & Optimize Report

# Fri May 27 00:35:53 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":86:1:86:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":86:1:86:6|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":86:1:86:6|User-specified initial value defined for instance r_Count_1[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    32.69ns		 120 /        87
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_111.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 87 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               87         r_Ticks[10]    
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 00:35:55 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 28.137

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      84.3 MHz      40.000        11.863        28.137     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      28.137  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
r_Ticks[6]      i_Clk         SB_DFFSR     Q       r_Ticks[6]      0.540       28.137
r_Ticks[11]     i_Clk         SB_DFFSR     Q       r_Ticks[11]     0.540       28.186
r_Ticks[12]     i_Clk         SB_DFFSR     Q       r_Ticks[12]     0.540       28.207
r_Ticks[13]     i_Clk         SB_DFFSR     Q       r_Ticks[13]     0.540       28.270
r_Ticks[14]     i_Clk         SB_DFFSR     Q       r_Ticks[14]     0.540       28.278
r_Ticks[16]     i_Clk         SB_DFFSR     Q       r_Ticks[16]     0.540       28.327
r_Ticks[18]     i_Clk         SB_DFFSR     Q       r_Ticks[18]     0.540       28.348
r_Ticks[19]     i_Clk         SB_DFFSR     Q       r_Ticks[19]     0.540       28.411
r_Ticks[20]     i_Clk         SB_DFFSR     Q       r_Ticks[20]     0.540       28.418
r_Ticks[21]     i_Clk         SB_DFFSR     Q       r_Ticks[21]     0.540       28.467
=====================================================================================


Ending Points with Worst Slack
******************************

                Starting                                               Required           
Instance        Reference     Type         Pin     Net                 Time         Slack 
                Clock                                                                     
------------------------------------------------------------------------------------------
r_Ticks[24]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[24]     39.895       28.137
r_Ticks[23]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[23]     39.895       28.278
r_Ticks[22]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[22]     39.895       28.418
r_Ticks[21]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[21]     39.895       28.558
r_Ticks[20]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[20]     39.895       28.698
r_Ticks[19]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[19]     39.895       28.838
r_Ticks[18]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[18]     39.895       28.979
r_Ticks[17]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[17]     39.895       29.119
r_Ticks[16]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[16]     39.895       29.259
r_Ticks[15]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[15]     39.895       29.399
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      11.758
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     28.137

    Number of logic level(s):                34
    Starting point:                          r_Ticks[6] / Q
    Ending point:                            r_Ticks[24] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
r_Ticks[6]                  SB_DFFSR     Q        Out     0.540     0.540       -         
r_Ticks[6]                  Net          -        -       1.599     -           3         
r_Ticks9_0_c_RNO            SB_LUT4      I0       In      -         2.139       -         
r_Ticks9_0_c_RNO            SB_LUT4      O        Out     0.449     2.588       -         
r_Ticks9_0_and              Net          -        -       0.905     -           1         
r_Ticks9_0_c                SB_CARRY     I0       In      -         3.493       -         
r_Ticks9_0_c                SB_CARRY     CO       Out     0.258     3.750       -         
r_Ticks9_0                  Net          -        -       0.014     -           1         
r_Ticks9_1_c                SB_CARRY     CI       In      -         3.764       -         
r_Ticks9_1_c                SB_CARRY     CO       Out     0.126     3.890       -         
r_Ticks9_1                  Net          -        -       0.014     -           1         
r_Ticks9_2_c                SB_CARRY     CI       In      -         3.905       -         
r_Ticks9_2_c                SB_CARRY     CO       Out     0.126     4.031       -         
r_Ticks9_2                  Net          -        -       0.014     -           1         
r_Ticks9_3_c                SB_CARRY     CI       In      -         4.045       -         
r_Ticks9_3_c                SB_CARRY     CO       Out     0.126     4.171       -         
r_Ticks9_3                  Net          -        -       0.014     -           1         
r_Ticks9_4_c                SB_CARRY     CI       In      -         4.185       -         
r_Ticks9_4_c                SB_CARRY     CO       Out     0.126     4.311       -         
r_Ticks9_4                  Net          -        -       0.014     -           1         
r_Ticks9_5_c                SB_CARRY     CI       In      -         4.325       -         
r_Ticks9_5_c                SB_CARRY     CO       Out     0.126     4.451       -         
r_Ticks9_5                  Net          -        -       0.014     -           1         
r_Ticks9_6_c                SB_CARRY     CI       In      -         4.465       -         
r_Ticks9_6_c                SB_CARRY     CO       Out     0.126     4.591       -         
r_Ticks9                    Net          -        -       0.386     -           2         
du1.r_Count_1_1_sqmuxa      SB_LUT4      I3       In      -         4.978       -         
du1.r_Count_1_1_sqmuxa      SB_LUT4      O        Out     0.316     5.293       -         
r_Count_1_1_sqmuxa          Net          -        -       0.905     -           2         
un1_r_Ticks_13_cry_0_c      SB_CARRY     CI       In      -         6.198       -         
un1_r_Ticks_13_cry_0_c      SB_CARRY     CO       Out     0.126     6.324       -         
un1_r_Ticks_13_cry_0        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_1_c      SB_CARRY     CI       In      -         6.338       -         
un1_r_Ticks_13_cry_1_c      SB_CARRY     CO       Out     0.126     6.465       -         
un1_r_Ticks_13_cry_1        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_2_c      SB_CARRY     CI       In      -         6.479       -         
un1_r_Ticks_13_cry_2_c      SB_CARRY     CO       Out     0.126     6.605       -         
un1_r_Ticks_13_cry_2        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_3_c      SB_CARRY     CI       In      -         6.619       -         
un1_r_Ticks_13_cry_3_c      SB_CARRY     CO       Out     0.126     6.745       -         
un1_r_Ticks_13_cry_3        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_4_c      SB_CARRY     CI       In      -         6.759       -         
un1_r_Ticks_13_cry_4_c      SB_CARRY     CO       Out     0.126     6.885       -         
un1_r_Ticks_13_cry_4        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_5_c      SB_CARRY     CI       In      -         6.899       -         
un1_r_Ticks_13_cry_5_c      SB_CARRY     CO       Out     0.126     7.025       -         
un1_r_Ticks_13_cry_5        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_6_c      SB_CARRY     CI       In      -         7.039       -         
un1_r_Ticks_13_cry_6_c      SB_CARRY     CO       Out     0.126     7.165       -         
un1_r_Ticks_13_cry_6        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_7_c      SB_CARRY     CI       In      -         7.180       -         
un1_r_Ticks_13_cry_7_c      SB_CARRY     CO       Out     0.126     7.306       -         
un1_r_Ticks_13_cry_7        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_8_c      SB_CARRY     CI       In      -         7.320       -         
un1_r_Ticks_13_cry_8_c      SB_CARRY     CO       Out     0.126     7.446       -         
un1_r_Ticks_13_cry_8        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_9_c      SB_CARRY     CI       In      -         7.460       -         
un1_r_Ticks_13_cry_9_c      SB_CARRY     CO       Out     0.126     7.586       -         
un1_r_Ticks_13_cry_9        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_10_c     SB_CARRY     CI       In      -         7.600       -         
un1_r_Ticks_13_cry_10_c     SB_CARRY     CO       Out     0.126     7.726       -         
un1_r_Ticks_13_cry_10       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_11_c     SB_CARRY     CI       In      -         7.740       -         
un1_r_Ticks_13_cry_11_c     SB_CARRY     CO       Out     0.126     7.867       -         
un1_r_Ticks_13_cry_11       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_12_c     SB_CARRY     CI       In      -         7.880       -         
un1_r_Ticks_13_cry_12_c     SB_CARRY     CO       Out     0.126     8.007       -         
un1_r_Ticks_13_cry_12       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_13_c     SB_CARRY     CI       In      -         8.021       -         
un1_r_Ticks_13_cry_13_c     SB_CARRY     CO       Out     0.126     8.147       -         
un1_r_Ticks_13_cry_13       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_14_c     SB_CARRY     CI       In      -         8.161       -         
un1_r_Ticks_13_cry_14_c     SB_CARRY     CO       Out     0.126     8.287       -         
un1_r_Ticks_13_cry_14       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_15_c     SB_CARRY     CI       In      -         8.301       -         
un1_r_Ticks_13_cry_15_c     SB_CARRY     CO       Out     0.126     8.427       -         
un1_r_Ticks_13_cry_15       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_16_c     SB_CARRY     CI       In      -         8.441       -         
un1_r_Ticks_13_cry_16_c     SB_CARRY     CO       Out     0.126     8.568       -         
un1_r_Ticks_13_cry_16       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_17_c     SB_CARRY     CI       In      -         8.582       -         
un1_r_Ticks_13_cry_17_c     SB_CARRY     CO       Out     0.126     8.708       -         
un1_r_Ticks_13_cry_17       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_18_c     SB_CARRY     CI       In      -         8.722       -         
un1_r_Ticks_13_cry_18_c     SB_CARRY     CO       Out     0.126     8.848       -         
un1_r_Ticks_13_cry_18       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_19_c     SB_CARRY     CI       In      -         8.862       -         
un1_r_Ticks_13_cry_19_c     SB_CARRY     CO       Out     0.126     8.988       -         
un1_r_Ticks_13_cry_19       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_20_c     SB_CARRY     CI       In      -         9.002       -         
un1_r_Ticks_13_cry_20_c     SB_CARRY     CO       Out     0.126     9.128       -         
un1_r_Ticks_13_cry_20       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_21_c     SB_CARRY     CI       In      -         9.142       -         
un1_r_Ticks_13_cry_21_c     SB_CARRY     CO       Out     0.126     9.268       -         
un1_r_Ticks_13_cry_21       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_22_c     SB_CARRY     CI       In      -         9.283       -         
un1_r_Ticks_13_cry_22_c     SB_CARRY     CO       Out     0.126     9.409       -         
un1_r_Ticks_13_cry_22       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_23_c     SB_CARRY     CI       In      -         9.423       -         
un1_r_Ticks_13_cry_23_c     SB_CARRY     CO       Out     0.126     9.549       -         
un1_r_Ticks_13_cry_23       Net          -        -       0.386     -           1         
r_Ticks_RNO[24]             SB_LUT4      I3       In      -         9.935       -         
r_Ticks_RNO[24]             SB_LUT4      O        Out     0.316     10.251      -         
r_Ticks_RNO[24]             Net          -        -       1.507     -           1         
r_Ticks[24]                 SB_DFFSR     D        In      -         11.758      -         
==========================================================================================
Total path delay (propagation time + setup) of 11.863 is 5.769(48.6%) logic and 6.094(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        69 uses
SB_DFF          18 uses
SB_DFFSR        69 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         120 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   87 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 120 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 120 = 120 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:35:55 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf " "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist" "-pVQ100" "-yD:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf...
Parsing constraint file: D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
parse file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
sdc_reader OK D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
Stored edif netlist at D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter...

write Timing Constraint to D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: two_digit_counter

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	121
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	60
    Combinational LogicCells
        Only LUT         	:	33
        CARRY Only       	:	8
        LUT with CARRY   	:	1
    LogicCells                  :	129/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.8 (sec)

Final Design Statistics
    Number of LUTs      	:	121
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	129/1280
    PLBs                        :	31/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 94.96 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 273
used logic cells: 129
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 273
used logic cells: 129
Translating sdc file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc...
Translated sdc file is D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --outdir "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router" --sdf_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc --outdir D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router --sdf_file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design two_digit_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 190 
I1212: Iteration  1 :    32 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design two_digit_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v" --vhdl "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd" --lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc" --sdf-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --report-file "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc --sdf-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --report-file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --device_name iCE40HX1K --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:48:27 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":94:1:94:6|Expecting endfunction
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":166:0:166:8|Expecting endmodule
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:48:28 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:48:28 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:49:05 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Synthesizing module two_digit_counter in library work.

@N: CL201 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":95:1:95:6|Trying to extract state machine for register r_State.
Extracted state machine for register r_State
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":95:1:95:6|Initial value is not supported on state machine r_State

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:49:05 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:49:05 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:49:05 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs changed - recompiling
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:49:06 2022

###########################################################]
Pre-mapping Report

# Fri May 27 00:49:06 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     90   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:49:07 2022

###########################################################]
Map & Optimize Report

# Fri May 27 00:49:07 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Count_1[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Switch_2 is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    32.69ns		 122 /        89
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_111.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               89         r_Ticks[10]    
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 00:49:08 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 28.137

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      84.3 MHz      40.000        11.863        28.137     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      28.137  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
r_Ticks[6]      i_Clk         SB_DFFSR     Q       r_Ticks[6]      0.540       28.137
r_Ticks[11]     i_Clk         SB_DFFSR     Q       r_Ticks[11]     0.540       28.186
r_Ticks[12]     i_Clk         SB_DFFSR     Q       r_Ticks[12]     0.540       28.207
r_Ticks[13]     i_Clk         SB_DFFSR     Q       r_Ticks[13]     0.540       28.270
r_Ticks[14]     i_Clk         SB_DFFSR     Q       r_Ticks[14]     0.540       28.278
r_Ticks[16]     i_Clk         SB_DFFSR     Q       r_Ticks[16]     0.540       28.327
r_Ticks[18]     i_Clk         SB_DFFSR     Q       r_Ticks[18]     0.540       28.348
r_Ticks[19]     i_Clk         SB_DFFSR     Q       r_Ticks[19]     0.540       28.411
r_Ticks[20]     i_Clk         SB_DFFSR     Q       r_Ticks[20]     0.540       28.418
r_Ticks[21]     i_Clk         SB_DFFSR     Q       r_Ticks[21]     0.540       28.467
=====================================================================================


Ending Points with Worst Slack
******************************

                Starting                                               Required           
Instance        Reference     Type         Pin     Net                 Time         Slack 
                Clock                                                                     
------------------------------------------------------------------------------------------
r_Ticks[24]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[24]     39.895       28.137
r_Ticks[23]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[23]     39.895       28.278
r_Ticks[22]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[22]     39.895       28.418
r_Ticks[21]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[21]     39.895       28.558
r_Ticks[20]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[20]     39.895       28.698
r_Ticks[19]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[19]     39.895       28.838
r_Ticks[18]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[18]     39.895       28.979
r_Ticks[17]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[17]     39.895       29.119
r_Ticks[16]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[16]     39.895       29.259
r_Ticks[15]     i_Clk         SB_DFFSR     D       r_Ticks_RNO[15]     39.895       29.399
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      11.758
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     28.137

    Number of logic level(s):                34
    Starting point:                          r_Ticks[6] / Q
    Ending point:                            r_Ticks[24] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
r_Ticks[6]                  SB_DFFSR     Q        Out     0.540     0.540       -         
r_Ticks[6]                  Net          -        -       1.599     -           3         
r_Ticks9_0_c_RNO            SB_LUT4      I0       In      -         2.139       -         
r_Ticks9_0_c_RNO            SB_LUT4      O        Out     0.449     2.588       -         
r_Ticks9_0_and              Net          -        -       0.905     -           1         
r_Ticks9_0_c                SB_CARRY     I0       In      -         3.493       -         
r_Ticks9_0_c                SB_CARRY     CO       Out     0.258     3.750       -         
r_Ticks9_0                  Net          -        -       0.014     -           1         
r_Ticks9_1_c                SB_CARRY     CI       In      -         3.764       -         
r_Ticks9_1_c                SB_CARRY     CO       Out     0.126     3.890       -         
r_Ticks9_1                  Net          -        -       0.014     -           1         
r_Ticks9_2_c                SB_CARRY     CI       In      -         3.905       -         
r_Ticks9_2_c                SB_CARRY     CO       Out     0.126     4.031       -         
r_Ticks9_2                  Net          -        -       0.014     -           1         
r_Ticks9_3_c                SB_CARRY     CI       In      -         4.045       -         
r_Ticks9_3_c                SB_CARRY     CO       Out     0.126     4.171       -         
r_Ticks9_3                  Net          -        -       0.014     -           1         
r_Ticks9_4_c                SB_CARRY     CI       In      -         4.185       -         
r_Ticks9_4_c                SB_CARRY     CO       Out     0.126     4.311       -         
r_Ticks9_4                  Net          -        -       0.014     -           1         
r_Ticks9_5_c                SB_CARRY     CI       In      -         4.325       -         
r_Ticks9_5_c                SB_CARRY     CO       Out     0.126     4.451       -         
r_Ticks9_5                  Net          -        -       0.014     -           1         
r_Ticks9_6_c                SB_CARRY     CI       In      -         4.465       -         
r_Ticks9_6_c                SB_CARRY     CO       Out     0.126     4.591       -         
r_Ticks9                    Net          -        -       0.386     -           2         
du1.r_Count_1_1_sqmuxa      SB_LUT4      I3       In      -         4.978       -         
du1.r_Count_1_1_sqmuxa      SB_LUT4      O        Out     0.316     5.293       -         
r_Count_1_1_sqmuxa          Net          -        -       0.905     -           2         
un1_r_Ticks_13_cry_0_c      SB_CARRY     CI       In      -         6.198       -         
un1_r_Ticks_13_cry_0_c      SB_CARRY     CO       Out     0.126     6.324       -         
un1_r_Ticks_13_cry_0        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_1_c      SB_CARRY     CI       In      -         6.338       -         
un1_r_Ticks_13_cry_1_c      SB_CARRY     CO       Out     0.126     6.465       -         
un1_r_Ticks_13_cry_1        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_2_c      SB_CARRY     CI       In      -         6.479       -         
un1_r_Ticks_13_cry_2_c      SB_CARRY     CO       Out     0.126     6.605       -         
un1_r_Ticks_13_cry_2        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_3_c      SB_CARRY     CI       In      -         6.619       -         
un1_r_Ticks_13_cry_3_c      SB_CARRY     CO       Out     0.126     6.745       -         
un1_r_Ticks_13_cry_3        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_4_c      SB_CARRY     CI       In      -         6.759       -         
un1_r_Ticks_13_cry_4_c      SB_CARRY     CO       Out     0.126     6.885       -         
un1_r_Ticks_13_cry_4        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_5_c      SB_CARRY     CI       In      -         6.899       -         
un1_r_Ticks_13_cry_5_c      SB_CARRY     CO       Out     0.126     7.025       -         
un1_r_Ticks_13_cry_5        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_6_c      SB_CARRY     CI       In      -         7.039       -         
un1_r_Ticks_13_cry_6_c      SB_CARRY     CO       Out     0.126     7.165       -         
un1_r_Ticks_13_cry_6        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_7_c      SB_CARRY     CI       In      -         7.180       -         
un1_r_Ticks_13_cry_7_c      SB_CARRY     CO       Out     0.126     7.306       -         
un1_r_Ticks_13_cry_7        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_8_c      SB_CARRY     CI       In      -         7.320       -         
un1_r_Ticks_13_cry_8_c      SB_CARRY     CO       Out     0.126     7.446       -         
un1_r_Ticks_13_cry_8        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_9_c      SB_CARRY     CI       In      -         7.460       -         
un1_r_Ticks_13_cry_9_c      SB_CARRY     CO       Out     0.126     7.586       -         
un1_r_Ticks_13_cry_9        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_10_c     SB_CARRY     CI       In      -         7.600       -         
un1_r_Ticks_13_cry_10_c     SB_CARRY     CO       Out     0.126     7.726       -         
un1_r_Ticks_13_cry_10       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_11_c     SB_CARRY     CI       In      -         7.740       -         
un1_r_Ticks_13_cry_11_c     SB_CARRY     CO       Out     0.126     7.867       -         
un1_r_Ticks_13_cry_11       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_12_c     SB_CARRY     CI       In      -         7.880       -         
un1_r_Ticks_13_cry_12_c     SB_CARRY     CO       Out     0.126     8.007       -         
un1_r_Ticks_13_cry_12       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_13_c     SB_CARRY     CI       In      -         8.021       -         
un1_r_Ticks_13_cry_13_c     SB_CARRY     CO       Out     0.126     8.147       -         
un1_r_Ticks_13_cry_13       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_14_c     SB_CARRY     CI       In      -         8.161       -         
un1_r_Ticks_13_cry_14_c     SB_CARRY     CO       Out     0.126     8.287       -         
un1_r_Ticks_13_cry_14       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_15_c     SB_CARRY     CI       In      -         8.301       -         
un1_r_Ticks_13_cry_15_c     SB_CARRY     CO       Out     0.126     8.427       -         
un1_r_Ticks_13_cry_15       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_16_c     SB_CARRY     CI       In      -         8.441       -         
un1_r_Ticks_13_cry_16_c     SB_CARRY     CO       Out     0.126     8.568       -         
un1_r_Ticks_13_cry_16       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_17_c     SB_CARRY     CI       In      -         8.582       -         
un1_r_Ticks_13_cry_17_c     SB_CARRY     CO       Out     0.126     8.708       -         
un1_r_Ticks_13_cry_17       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_18_c     SB_CARRY     CI       In      -         8.722       -         
un1_r_Ticks_13_cry_18_c     SB_CARRY     CO       Out     0.126     8.848       -         
un1_r_Ticks_13_cry_18       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_19_c     SB_CARRY     CI       In      -         8.862       -         
un1_r_Ticks_13_cry_19_c     SB_CARRY     CO       Out     0.126     8.988       -         
un1_r_Ticks_13_cry_19       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_20_c     SB_CARRY     CI       In      -         9.002       -         
un1_r_Ticks_13_cry_20_c     SB_CARRY     CO       Out     0.126     9.128       -         
un1_r_Ticks_13_cry_20       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_21_c     SB_CARRY     CI       In      -         9.142       -         
un1_r_Ticks_13_cry_21_c     SB_CARRY     CO       Out     0.126     9.268       -         
un1_r_Ticks_13_cry_21       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_22_c     SB_CARRY     CI       In      -         9.283       -         
un1_r_Ticks_13_cry_22_c     SB_CARRY     CO       Out     0.126     9.409       -         
un1_r_Ticks_13_cry_22       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_23_c     SB_CARRY     CI       In      -         9.423       -         
un1_r_Ticks_13_cry_23_c     SB_CARRY     CO       Out     0.126     9.549       -         
un1_r_Ticks_13_cry_23       Net          -        -       0.386     -           1         
r_Ticks_RNO[24]             SB_LUT4      I3       In      -         9.935       -         
r_Ticks_RNO[24]             SB_LUT4      O        Out     0.316     10.251      -         
r_Ticks_RNO[24]             Net          -        -       1.507     -           1         
r_Ticks[24]                 SB_DFFSR     D        In      -         11.758      -         
==========================================================================================
Total path delay (propagation time + setup) of 11.863 is 5.769(48.6%) logic and 6.094(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        69 uses
SB_DFF          20 uses
SB_DFFSR        69 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         122 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   89 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 122 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 122 = 122 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:49:08 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf " "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist" "-pVQ100" "-yD:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf...
Parsing constraint file: D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
parse file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
sdc_reader OK D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
Stored edif netlist at D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter...

write Timing Constraint to D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: two_digit_counter

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	125
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	60
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	8
        LUT with CARRY   	:	1
    LogicCells                  :	133/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	125
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	133/1280
    PLBs                        :	31/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 96.01 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 269
used logic cells: 133
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 269
used logic cells: 133
Translating sdc file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc...
Translated sdc file is D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --outdir "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router" --sdf_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc --outdir D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router --sdf_file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design two_digit_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 196 
I1212: Iteration  1 :    32 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design two_digit_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v" --vhdl "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd" --lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc" --sdf-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --report-file "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc --sdf-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --report-file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --device_name iCE40HX1K --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Two_Digit_Counter_syn.prj" -log "Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Two_Digit_Counter_Implmnt/Two_Digit_Counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 7 6.1
#Hostname: RACHIT-PC

# Fri May 27 00:59:45 2022

#Implementation: Two_Digit_Counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v" (library work)
@I::"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v" (library work)
Verilog syntax check successful!
File D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v changed - recompiling
Selecting top level module two_digit_counter
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":1:7:1:21|Synthesizing module debounce_module in library work.

@A: CG412 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Debounce_Module.v":14:5:14:26|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Binary_to_7_Segment.v":1:7:1:25|Synthesizing module binary_to_7_segment in library work.

@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Synthesizing module two_digit_counter in library work.

@N: CL201 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":95:1:95:6|Trying to extract state machine for register r_State.
Extracted state machine for register r_State
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":95:1:95:6|Initial value is not supported on state machine r_State

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:59:45 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:59:45 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:59:45 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_comp.srs changed - recompiling
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":1:7:1:23|Selected library: work cell: two_digit_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 00:59:46 2022

###########################################################]
Pre-mapping Report

# Fri May 27 00:59:46 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
@L: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt 
Printing clock  summary report in "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist two_digit_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     90   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:59:47 2022

###########################################################]
Map & Optimize Report

# Fri May 27 00:59:47 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_1(verilog)) with 16 words by 7 bits.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|ROM r_Hex_Value_2[6:0] (in view: work.binary_to_7_segment_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":18:2:18:5|Found ROM .delname. (in view: work.binary_to_7_segment_0(verilog)) with 16 words by 7 bits.
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du1.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_Count[17:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\debounce_module.v":11:1:11:6|User-specified initial value defined for instance du2.r_State is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder1.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\binary_to_7_segment.v":15:1:15:6|User-specified initial value defined for instance encoder2.r_Hex_Value[6:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Ticks[24:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Count_1[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Switch_2 is being ignored. 
@W: FX1039 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":95:1:95:6|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine r_State[2:0] (in view: work.two_digit_counter(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    32.69ns		 134 /        89
@N: FX1016 :"d:\verilog\nandland_go_board_projects\sources\two_digit_counter.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net N_119.
@N: FX1017 :|SB_GB inserted on the net du2.r_Count7_i.
@N: FX1017 :|SB_GB inserted on the net du1.r_Count7_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               89         r_Ticks[10]    
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\synwork\Two_Digit_Counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\Two_Digit_Counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 00:59:48 2022
#


Top view:               two_digit_counter
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 28.137

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      84.3 MHz      40.000        11.863        28.137     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      28.137  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
r_Ticks[6]      i_Clk         SB_DFFSR     Q       r_Ticks[6]      0.540       28.137
r_Ticks[11]     i_Clk         SB_DFFSR     Q       r_Ticks[11]     0.540       28.186
r_Ticks[12]     i_Clk         SB_DFFSR     Q       r_Ticks[12]     0.540       28.207
r_Ticks[13]     i_Clk         SB_DFFSR     Q       r_Ticks[13]     0.540       28.270
r_Ticks[14]     i_Clk         SB_DFFSR     Q       r_Ticks[14]     0.540       28.278
r_Ticks[16]     i_Clk         SB_DFFSR     Q       r_Ticks[16]     0.540       28.327
r_Ticks[18]     i_Clk         SB_DFFSR     Q       r_Ticks[18]     0.540       28.348
r_Ticks[19]     i_Clk         SB_DFFSR     Q       r_Ticks[19]     0.540       28.411
r_Ticks[20]     i_Clk         SB_DFFSR     Q       r_Ticks[20]     0.540       28.418
r_Ticks[21]     i_Clk         SB_DFFSR     Q       r_Ticks[21]     0.540       28.467
=====================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                               Required           
Instance         Reference     Type         Pin     Net                 Time         Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
r_Ticks[24]      i_Clk         SB_DFFSR     D       r_Ticks_RNO[24]     39.895       28.137
r_Ticks[23]      i_Clk         SB_DFFSR     D       r_Ticks_RNO[23]     39.895       28.278
r_Ticks[22]      i_Clk         SB_DFFSR     D       r_Ticks_RNO[22]     39.895       28.418
r_Ticks[21]      i_Clk         SB_DFFSR     D       r_Ticks_RNO[21]     39.895       28.558
r_Ticks[20]      i_Clk         SB_DFFSR     D       r_Ticks_RNO[20]     39.895       28.698
r_Ticks[19]      i_Clk         SB_DFFSR     D       r_Ticks_RNO[19]     39.895       28.838
r_Ticks[18]      i_Clk         SB_DFFSR     D       r_Ticks_RNO[18]     39.895       28.979
r_Ticks[17]      i_Clk         SB_DFFSR     D       r_Ticks_RNO[17]     39.895       29.119
r_Ticks[16]      i_Clk         SB_DFFSR     D       r_Ticks_RNO[16]     39.895       29.259
r_Count_1[3]     i_Clk         SB_DFF       D       r_Count_1           39.895       29.262
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      11.758
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     28.137

    Number of logic level(s):                34
    Starting point:                          r_Ticks[6] / Q
    Ending point:                            r_Ticks[24] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
r_Ticks[6]                  SB_DFFSR     Q        Out     0.540     0.540       -         
r_Ticks[6]                  Net          -        -       1.599     -           3         
r_Ticks9_0_c_RNO            SB_LUT4      I0       In      -         2.139       -         
r_Ticks9_0_c_RNO            SB_LUT4      O        Out     0.449     2.588       -         
r_Ticks9_0_and              Net          -        -       0.905     -           1         
r_Ticks9_0_c                SB_CARRY     I0       In      -         3.493       -         
r_Ticks9_0_c                SB_CARRY     CO       Out     0.258     3.750       -         
r_Ticks9_0                  Net          -        -       0.014     -           1         
r_Ticks9_1_c                SB_CARRY     CI       In      -         3.764       -         
r_Ticks9_1_c                SB_CARRY     CO       Out     0.126     3.890       -         
r_Ticks9_1                  Net          -        -       0.014     -           1         
r_Ticks9_2_c                SB_CARRY     CI       In      -         3.905       -         
r_Ticks9_2_c                SB_CARRY     CO       Out     0.126     4.031       -         
r_Ticks9_2                  Net          -        -       0.014     -           1         
r_Ticks9_3_c                SB_CARRY     CI       In      -         4.045       -         
r_Ticks9_3_c                SB_CARRY     CO       Out     0.126     4.171       -         
r_Ticks9_3                  Net          -        -       0.014     -           1         
r_Ticks9_4_c                SB_CARRY     CI       In      -         4.185       -         
r_Ticks9_4_c                SB_CARRY     CO       Out     0.126     4.311       -         
r_Ticks9_4                  Net          -        -       0.014     -           1         
r_Ticks9_5_c                SB_CARRY     CI       In      -         4.325       -         
r_Ticks9_5_c                SB_CARRY     CO       Out     0.126     4.451       -         
r_Ticks9_5                  Net          -        -       0.014     -           1         
r_Ticks9_6_c                SB_CARRY     CI       In      -         4.465       -         
r_Ticks9_6_c                SB_CARRY     CO       Out     0.126     4.591       -         
r_Ticks9                    Net          -        -       0.386     -           6         
du1.r_Ticks_1_sqmuxa        SB_LUT4      I3       In      -         4.978       -         
du1.r_Ticks_1_sqmuxa        SB_LUT4      O        Out     0.316     5.293       -         
r_Ticks_1_sqmuxa            Net          -        -       0.905     -           2         
un1_r_Ticks_13_cry_0_c      SB_CARRY     CI       In      -         6.198       -         
un1_r_Ticks_13_cry_0_c      SB_CARRY     CO       Out     0.126     6.324       -         
un1_r_Ticks_13_cry_0        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_1_c      SB_CARRY     CI       In      -         6.338       -         
un1_r_Ticks_13_cry_1_c      SB_CARRY     CO       Out     0.126     6.465       -         
un1_r_Ticks_13_cry_1        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_2_c      SB_CARRY     CI       In      -         6.479       -         
un1_r_Ticks_13_cry_2_c      SB_CARRY     CO       Out     0.126     6.605       -         
un1_r_Ticks_13_cry_2        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_3_c      SB_CARRY     CI       In      -         6.619       -         
un1_r_Ticks_13_cry_3_c      SB_CARRY     CO       Out     0.126     6.745       -         
un1_r_Ticks_13_cry_3        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_4_c      SB_CARRY     CI       In      -         6.759       -         
un1_r_Ticks_13_cry_4_c      SB_CARRY     CO       Out     0.126     6.885       -         
un1_r_Ticks_13_cry_4        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_5_c      SB_CARRY     CI       In      -         6.899       -         
un1_r_Ticks_13_cry_5_c      SB_CARRY     CO       Out     0.126     7.025       -         
un1_r_Ticks_13_cry_5        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_6_c      SB_CARRY     CI       In      -         7.039       -         
un1_r_Ticks_13_cry_6_c      SB_CARRY     CO       Out     0.126     7.165       -         
un1_r_Ticks_13_cry_6        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_7_c      SB_CARRY     CI       In      -         7.180       -         
un1_r_Ticks_13_cry_7_c      SB_CARRY     CO       Out     0.126     7.306       -         
un1_r_Ticks_13_cry_7        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_8_c      SB_CARRY     CI       In      -         7.320       -         
un1_r_Ticks_13_cry_8_c      SB_CARRY     CO       Out     0.126     7.446       -         
un1_r_Ticks_13_cry_8        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_9_c      SB_CARRY     CI       In      -         7.460       -         
un1_r_Ticks_13_cry_9_c      SB_CARRY     CO       Out     0.126     7.586       -         
un1_r_Ticks_13_cry_9        Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_10_c     SB_CARRY     CI       In      -         7.600       -         
un1_r_Ticks_13_cry_10_c     SB_CARRY     CO       Out     0.126     7.726       -         
un1_r_Ticks_13_cry_10       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_11_c     SB_CARRY     CI       In      -         7.740       -         
un1_r_Ticks_13_cry_11_c     SB_CARRY     CO       Out     0.126     7.867       -         
un1_r_Ticks_13_cry_11       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_12_c     SB_CARRY     CI       In      -         7.880       -         
un1_r_Ticks_13_cry_12_c     SB_CARRY     CO       Out     0.126     8.007       -         
un1_r_Ticks_13_cry_12       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_13_c     SB_CARRY     CI       In      -         8.021       -         
un1_r_Ticks_13_cry_13_c     SB_CARRY     CO       Out     0.126     8.147       -         
un1_r_Ticks_13_cry_13       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_14_c     SB_CARRY     CI       In      -         8.161       -         
un1_r_Ticks_13_cry_14_c     SB_CARRY     CO       Out     0.126     8.287       -         
un1_r_Ticks_13_cry_14       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_15_c     SB_CARRY     CI       In      -         8.301       -         
un1_r_Ticks_13_cry_15_c     SB_CARRY     CO       Out     0.126     8.427       -         
un1_r_Ticks_13_cry_15       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_16_c     SB_CARRY     CI       In      -         8.441       -         
un1_r_Ticks_13_cry_16_c     SB_CARRY     CO       Out     0.126     8.568       -         
un1_r_Ticks_13_cry_16       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_17_c     SB_CARRY     CI       In      -         8.582       -         
un1_r_Ticks_13_cry_17_c     SB_CARRY     CO       Out     0.126     8.708       -         
un1_r_Ticks_13_cry_17       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_18_c     SB_CARRY     CI       In      -         8.722       -         
un1_r_Ticks_13_cry_18_c     SB_CARRY     CO       Out     0.126     8.848       -         
un1_r_Ticks_13_cry_18       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_19_c     SB_CARRY     CI       In      -         8.862       -         
un1_r_Ticks_13_cry_19_c     SB_CARRY     CO       Out     0.126     8.988       -         
un1_r_Ticks_13_cry_19       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_20_c     SB_CARRY     CI       In      -         9.002       -         
un1_r_Ticks_13_cry_20_c     SB_CARRY     CO       Out     0.126     9.128       -         
un1_r_Ticks_13_cry_20       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_21_c     SB_CARRY     CI       In      -         9.142       -         
un1_r_Ticks_13_cry_21_c     SB_CARRY     CO       Out     0.126     9.268       -         
un1_r_Ticks_13_cry_21       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_22_c     SB_CARRY     CI       In      -         9.283       -         
un1_r_Ticks_13_cry_22_c     SB_CARRY     CO       Out     0.126     9.409       -         
un1_r_Ticks_13_cry_22       Net          -        -       0.014     -           2         
un1_r_Ticks_13_cry_23_c     SB_CARRY     CI       In      -         9.423       -         
un1_r_Ticks_13_cry_23_c     SB_CARRY     CO       Out     0.126     9.549       -         
un1_r_Ticks_13_cry_23       Net          -        -       0.386     -           1         
r_Ticks_RNO[24]             SB_LUT4      I3       In      -         9.935       -         
r_Ticks_RNO[24]             SB_LUT4      O        Out     0.316     10.251      -         
r_Ticks_RNO[24]             Net          -        -       1.507     -           1         
r_Ticks[24]                 SB_DFFSR     D        In      -         11.758      -         
==========================================================================================
Total path delay (propagation time + setup) of 11.863 is 5.769(48.6%) logic and 6.094(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for two_digit_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        69 uses
SB_DFF          28 uses
SB_DFFSR        61 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         130 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   89 (6%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 130 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 130 = 130 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 00:59:48 2022

###########################################################]


Synthesis exit by 0.
Current Implementation Two_Digit_Counter_Implmnt its sbt path: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf " "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist" "-pVQ100" "-yD:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.edf...
Parsing constraint file: D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf 
parse file D:/Verilog/Nandland_Go_Board_Projects/Constraints/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
sdc_reader OK D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/Two_Digit_Counter.scf
Stored edif netlist at D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter...

write Timing Constraint to D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: two_digit_counter

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --outdir D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter
SDC file             - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	130
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	133
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	57
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	8
        LUT with CARRY   	:	4
    LogicCells                  :	141/1280
    PLBs                        :	22/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.4 (sec)

Final Design Statistics
    Number of LUTs      	:	133
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	141/1280
    PLBs                        :	27/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 94.96 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 264
used logic cells: 141
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc" --dst_sdc_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 264
used logic cells: 141
Translating sdc file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\placer\two_digit_counter_pl.sdc...
Translated sdc file is D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --outdir "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router" --sdf_file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc --outdir D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\router --sdf_file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design two_digit_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 206 
I1212: Iteration  1 :    36 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design two_digit_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v" --vhdl "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd" --lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\packer\two_digit_counter_pk.sdc" --out-sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.v
Writing D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt/sbt/outputs/simulation_netlist\two_digit_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc" --sdf-file "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf" --report-file "D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\netlister\two_digit_counter_sbt.sdc --sdf-file D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\simulation_netlist\two_digit_counter_sbt.sdf --report-file D:\Verilog\Nandland_Go_Board_Projects\Projects\Two_Digit_Counter\Two_Digit_Counter_Implmnt\sbt\outputs\timer\two_digit_counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\netlist\oadb-two_digit_counter" --device_name iCE40HX1K --package VQ100 --outdir "D:/Verilog/Nandland_Go_Board_Projects/Projects/Two_Digit_Counter/Two_Digit_Counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
1:06:04 AM
