m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VERILOG/aula7-pwm/sim_pa
T_opt
!s110 1748565637
V?Ud^V=3?G[VUc:Tf<>^?^2
04 6 4 work pwm_tf fast 0
=14-ac675dfda9e9-6838fe84-337-3ea8
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vmain_tf
2D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v
Z4 !s110 1748565633
!i10b 1
!s100 _=WJY;Wk7EYGiAl2dGC5>2
ILi0_c92o<AUR2D@`Wf6H;0
R2
w1748564128
8D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v
!i122 31
L0 18 48
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1748565633.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vpwm
2D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v
R4
!i10b 1
!s100 Xc1f<YT>`MnQBm;kRQoKW2
ImOUU]Ok>b3gK[Wn=<FniD2
R2
w1748563225
8D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v
FD:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v
!i122 32
L0 1 36
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v|
!i113 0
R8
R3
vpwm_tf
2D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm_tf.v
R4
!i10b 1
!s100 M0aa]nYf@V@P]cEGSQPN40
I6lhK8Jio_Of76lb`@=GeT1
R2
w1748565623
8D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm_tf.v
!i122 33
L0 18 45
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm_tf.v|
!i113 0
R8
R3
