Resource Utilization for uart_rx_HT2_gpt-4_A1.v (Top Module: uart_rx):
Constraint File: C:\Users\write\Downloads\HT_Research\vivado_report\Zybo-Z7-Master.xdc
======================================

Slice LUTs*: 34
Slice Registers: 50
DSPs: 0
RAMB36/FIFO*: 0
RAMB18: 0
Bonded IOB: 24
