#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 29 22:43:38 2020
# Process ID: 12164
# Current directory: E:/VivadoProject/Shake_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7024 E:\VivadoProject\Shake_1\Shake_1.xpr
# Log file: E:/VivadoProject/Shake_1/vivado.log
# Journal file: E:/VivadoProject/Shake_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoProject/Shake_1/Shake_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/暑期实习/暑期学校/项目/Shake_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 811.449 ; gain = 221.477
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Jul 29 22:55:07 2020] Launched synth_1...
Run output will be captured here: E:/VivadoProject/Shake_1/Shake_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Jul 29 22:56:25 2020] Launched impl_1...
Run output will be captured here: E:/VivadoProject/Shake_1/Shake_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1503.922 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1503.922 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1503.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1611.488 ; gain = 800.039
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_division0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_division0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_division1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_division1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gyro_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gyro_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/imports/new/IIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/UART_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Driver
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-311] analyzing module UART_Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/UART_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_send
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/clk_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 60a2deef3eae423398e7de07c0faada1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v:89]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v:95]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.922 ; gain = 0.738
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_division0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_division0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_division1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_division1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gyro_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gyro_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/imports/new/IIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/UART_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Driver
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-311] analyzing module UART_Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/UART_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_send
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/clk_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 60a2deef3eae423398e7de07c0faada1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_Gyro' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rx_en' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Enable' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_10
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.Clk_division0
Compiling module xil_defaultlib.Clk_division1
Compiling module xil_defaultlib.Gyro_driver
Compiling module xil_defaultlib.Clk_UART
Compiling module xil_defaultlib.UART_Tx
Compiling module xil_defaultlib.UART_Rx
Compiling module xil_defaultlib.UART_Driver
Compiling module xil_defaultlib.UART_send
Compiling module xil_defaultlib.IIC
Compiling module xil_defaultlib.Gyro_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 29 23:00:22 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1845.215 ; gain = 0.113
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1864.691 ; gain = 195.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_division0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_division0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_division1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_division1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gyro_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gyro_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/imports/new/IIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/UART_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Driver
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-311] analyzing module UART_Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/UART_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_send
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/clk_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 60a2deef3eae423398e7de07c0faada1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_Gyro' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rx_en' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Enable' [E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_10
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.Clk_division0
Compiling module xil_defaultlib.Clk_division1
Compiling module xil_defaultlib.Gyro_driver
Compiling module xil_defaultlib.Clk_UART
Compiling module xil_defaultlib.UART_Tx
Compiling module xil_defaultlib.UART_Rx
Compiling module xil_defaultlib.UART_Driver
Compiling module xil_defaultlib.UART_send
Compiling module xil_defaultlib.IIC
Compiling module xil_defaultlib.Gyro_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProject/Shake_1/Shake_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1889.516 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/test/Gyro_driver0/Addr}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProject/Shake_1/Shake_1.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Jul 29 23:18:49 2020] Launched synth_1...
Run output will be captured here: E:/VivadoProject/Shake_1/Shake_1.runs/synth_1/runme.log
[Wed Jul 29 23:18:49 2020] Launched impl_1...
Run output will be captured here: E:/VivadoProject/Shake_1/Shake_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 29 23:22:00 2020] Launched impl_1...
Run output will be captured here: E:/VivadoProject/Shake_1/Shake_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 23:25:14 2020...
