--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Scheme.twx Scheme.ncd -o Scheme.twr Scheme.pcf -ucf GenIO.ucf

Design file:              Scheme.ncd
Physical constraint file: Scheme.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 334 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.641ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/cntMod11_0 (SLICE_X50Y83.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/cnt8b_3 (FF)
  Destination:          XLXI_7/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.070 - 0.085)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/cnt8b_3 to XLXI_7/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y89.YQ      Tcko                  0.511   XLXI_7/cnt8b<2>
                                                       XLXI_7/cnt8b_3
    SLICE_X44Y88.G1      net (fanout=2)        0.846   XLXI_7/cnt8b<3>
    SLICE_X44Y88.Y       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq00004
    SLICE_X44Y88.F4      net (fanout=1)        0.020   XLXI_7/PS_Samp_cmp_eq00004/O
    SLICE_X44Y88.X       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq000010
    SLICE_X49Y84.F4      net (fanout=5)        0.784   XLXI_7/PS_Samp
    SLICE_X49Y84.X       Tilo                  0.612   XLXI_7/cntMod11_or0000
                                                       XLXI_7/cntMod11_or000016
    SLICE_X50Y83.SR      net (fanout=2)        0.739   XLXI_7/cntMod11_or0000
    SLICE_X50Y83.CLK     Tsrck                 0.794   XLXI_7/cntMod11<0>
                                                       XLXI_7/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (3.237ns logic, 2.389ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/cnt8b_5 (FF)
  Destination:          XLXI_7/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.070 - 0.086)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/cnt8b_5 to XLXI_7/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.YQ      Tcko                  0.511   XLXI_7/cnt8b<4>
                                                       XLXI_7/cnt8b_5
    SLICE_X44Y90.F1      net (fanout=2)        0.453   XLXI_7/cnt8b<5>
    SLICE_X44Y90.X       Tilo                  0.660   XLXI_7/PS_Samp_cmp_eq00009
                                                       XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.F2      net (fanout=1)        0.314   XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.X       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq000010
    SLICE_X49Y84.F4      net (fanout=5)        0.784   XLXI_7/PS_Samp
    SLICE_X49Y84.X       Tilo                  0.612   XLXI_7/cntMod11_or0000
                                                       XLXI_7/cntMod11_or000016
    SLICE_X50Y83.SR      net (fanout=2)        0.739   XLXI_7/cntMod11_or0000
    SLICE_X50Y83.CLK     Tsrck                 0.794   XLXI_7/cntMod11<0>
                                                       XLXI_7/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (3.237ns logic, 2.290ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/cnt8b_6 (FF)
  Destination:          XLXI_7/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.070 - 0.086)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/cnt8b_6 to XLXI_7/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y91.XQ      Tcko                  0.514   XLXI_7/cnt8b<6>
                                                       XLXI_7/cnt8b_6
    SLICE_X44Y90.F2      net (fanout=2)        0.434   XLXI_7/cnt8b<6>
    SLICE_X44Y90.X       Tilo                  0.660   XLXI_7/PS_Samp_cmp_eq00009
                                                       XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.F2      net (fanout=1)        0.314   XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.X       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq000010
    SLICE_X49Y84.F4      net (fanout=5)        0.784   XLXI_7/PS_Samp
    SLICE_X49Y84.X       Tilo                  0.612   XLXI_7/cntMod11_or0000
                                                       XLXI_7/cntMod11_or000016
    SLICE_X50Y83.SR      net (fanout=2)        0.739   XLXI_7/cntMod11_or0000
    SLICE_X50Y83.CLK     Tsrck                 0.794   XLXI_7/cntMod11<0>
                                                       XLXI_7/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (3.240ns logic, 2.271ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/cntMod11_1 (SLICE_X50Y83.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/cnt8b_3 (FF)
  Destination:          XLXI_7/cntMod11_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.070 - 0.085)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/cnt8b_3 to XLXI_7/cntMod11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y89.YQ      Tcko                  0.511   XLXI_7/cnt8b<2>
                                                       XLXI_7/cnt8b_3
    SLICE_X44Y88.G1      net (fanout=2)        0.846   XLXI_7/cnt8b<3>
    SLICE_X44Y88.Y       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq00004
    SLICE_X44Y88.F4      net (fanout=1)        0.020   XLXI_7/PS_Samp_cmp_eq00004/O
    SLICE_X44Y88.X       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq000010
    SLICE_X49Y84.F4      net (fanout=5)        0.784   XLXI_7/PS_Samp
    SLICE_X49Y84.X       Tilo                  0.612   XLXI_7/cntMod11_or0000
                                                       XLXI_7/cntMod11_or000016
    SLICE_X50Y83.SR      net (fanout=2)        0.739   XLXI_7/cntMod11_or0000
    SLICE_X50Y83.CLK     Tsrck                 0.794   XLXI_7/cntMod11<0>
                                                       XLXI_7/cntMod11_1
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (3.237ns logic, 2.389ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/cnt8b_5 (FF)
  Destination:          XLXI_7/cntMod11_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.070 - 0.086)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/cnt8b_5 to XLXI_7/cntMod11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.YQ      Tcko                  0.511   XLXI_7/cnt8b<4>
                                                       XLXI_7/cnt8b_5
    SLICE_X44Y90.F1      net (fanout=2)        0.453   XLXI_7/cnt8b<5>
    SLICE_X44Y90.X       Tilo                  0.660   XLXI_7/PS_Samp_cmp_eq00009
                                                       XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.F2      net (fanout=1)        0.314   XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.X       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq000010
    SLICE_X49Y84.F4      net (fanout=5)        0.784   XLXI_7/PS_Samp
    SLICE_X49Y84.X       Tilo                  0.612   XLXI_7/cntMod11_or0000
                                                       XLXI_7/cntMod11_or000016
    SLICE_X50Y83.SR      net (fanout=2)        0.739   XLXI_7/cntMod11_or0000
    SLICE_X50Y83.CLK     Tsrck                 0.794   XLXI_7/cntMod11<0>
                                                       XLXI_7/cntMod11_1
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (3.237ns logic, 2.290ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/cnt8b_6 (FF)
  Destination:          XLXI_7/cntMod11_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.070 - 0.086)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/cnt8b_6 to XLXI_7/cntMod11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y91.XQ      Tcko                  0.514   XLXI_7/cnt8b<6>
                                                       XLXI_7/cnt8b_6
    SLICE_X44Y90.F2      net (fanout=2)        0.434   XLXI_7/cnt8b<6>
    SLICE_X44Y90.X       Tilo                  0.660   XLXI_7/PS_Samp_cmp_eq00009
                                                       XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.F2      net (fanout=1)        0.314   XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.X       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq000010
    SLICE_X49Y84.F4      net (fanout=5)        0.784   XLXI_7/PS_Samp
    SLICE_X49Y84.X       Tilo                  0.612   XLXI_7/cntMod11_or0000
                                                       XLXI_7/cntMod11_or000016
    SLICE_X50Y83.SR      net (fanout=2)        0.739   XLXI_7/cntMod11_or0000
    SLICE_X50Y83.CLK     Tsrck                 0.794   XLXI_7/cntMod11<0>
                                                       XLXI_7/cntMod11_1
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (3.240ns logic, 2.271ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/cntMod11_3 (SLICE_X50Y82.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/cnt8b_3 (FF)
  Destination:          XLXI_7/cntMod11_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.070 - 0.085)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/cnt8b_3 to XLXI_7/cntMod11_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y89.YQ      Tcko                  0.511   XLXI_7/cnt8b<2>
                                                       XLXI_7/cnt8b_3
    SLICE_X44Y88.G1      net (fanout=2)        0.846   XLXI_7/cnt8b<3>
    SLICE_X44Y88.Y       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq00004
    SLICE_X44Y88.F4      net (fanout=1)        0.020   XLXI_7/PS_Samp_cmp_eq00004/O
    SLICE_X44Y88.X       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq000010
    SLICE_X49Y84.F4      net (fanout=5)        0.784   XLXI_7/PS_Samp
    SLICE_X49Y84.X       Tilo                  0.612   XLXI_7/cntMod11_or0000
                                                       XLXI_7/cntMod11_or000016
    SLICE_X50Y82.SR      net (fanout=2)        0.739   XLXI_7/cntMod11_or0000
    SLICE_X50Y82.CLK     Tsrck                 0.794   XLXI_7/cntMod11<3>
                                                       XLXI_7/cntMod11_3
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (3.237ns logic, 2.389ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/cnt8b_5 (FF)
  Destination:          XLXI_7/cntMod11_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.070 - 0.086)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/cnt8b_5 to XLXI_7/cntMod11_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y90.YQ      Tcko                  0.511   XLXI_7/cnt8b<4>
                                                       XLXI_7/cnt8b_5
    SLICE_X44Y90.F1      net (fanout=2)        0.453   XLXI_7/cnt8b<5>
    SLICE_X44Y90.X       Tilo                  0.660   XLXI_7/PS_Samp_cmp_eq00009
                                                       XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.F2      net (fanout=1)        0.314   XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.X       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq000010
    SLICE_X49Y84.F4      net (fanout=5)        0.784   XLXI_7/PS_Samp
    SLICE_X49Y84.X       Tilo                  0.612   XLXI_7/cntMod11_or0000
                                                       XLXI_7/cntMod11_or000016
    SLICE_X50Y82.SR      net (fanout=2)        0.739   XLXI_7/cntMod11_or0000
    SLICE_X50Y82.CLK     Tsrck                 0.794   XLXI_7/cntMod11<3>
                                                       XLXI_7/cntMod11_3
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (3.237ns logic, 2.290ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/cnt8b_6 (FF)
  Destination:          XLXI_7/cntMod11_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.070 - 0.086)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/cnt8b_6 to XLXI_7/cntMod11_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y91.XQ      Tcko                  0.514   XLXI_7/cnt8b<6>
                                                       XLXI_7/cnt8b_6
    SLICE_X44Y90.F2      net (fanout=2)        0.434   XLXI_7/cnt8b<6>
    SLICE_X44Y90.X       Tilo                  0.660   XLXI_7/PS_Samp_cmp_eq00009
                                                       XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.F2      net (fanout=1)        0.314   XLXI_7/PS_Samp_cmp_eq00009
    SLICE_X44Y88.X       Tilo                  0.660   XLXI_7/PS_Samp
                                                       XLXI_7/PS_Samp_cmp_eq000010
    SLICE_X49Y84.F4      net (fanout=5)        0.784   XLXI_7/PS_Samp
    SLICE_X49Y84.X       Tilo                  0.612   XLXI_7/cntMod11_or0000
                                                       XLXI_7/cntMod11_or000016
    SLICE_X50Y82.SR      net (fanout=2)        0.739   XLXI_7/cntMod11_or0000
    SLICE_X50Y82.CLK     Tsrck                 0.794   XLXI_7/cntMod11<3>
                                                       XLXI_7/cntMod11_3
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (3.240ns logic, 2.271ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/F0 (SLICE_X51Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/qF0 (FF)
  Destination:          XLXI_7/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/qF0 to XLXI_7/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.YQ      Tcko                  0.409   XLXI_7/qF0
                                                       XLXI_7/qF0
    SLICE_X51Y79.BX      net (fanout=1)        0.317   XLXI_7/qF0
    SLICE_X51Y79.CLK     Tckdi       (-Th)    -0.080   XLXN_28
                                                       XLXI_7/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/reg11b_9 (SLICE_X53Y79.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/reg11b_10 (FF)
  Destination:          XLXI_7/reg11b_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/reg11b_10 to XLXI_7/reg11b_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.XQ      Tcko                  0.411   XLXI_7/reg11b<10>
                                                       XLXI_7/reg11b_10
    SLICE_X53Y79.BY      net (fanout=2)        0.366   XLXI_7/reg11b<10>
    SLICE_X53Y79.CLK     Tckdi       (-Th)    -0.117   XLXI_7/reg11b<10>
                                                       XLXI_7/reg11b_9
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.528ns logic, 0.366ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/regDI_0 (SLICE_X48Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/reg11b_1 (FF)
  Destination:          XLXI_17/regDI_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.907ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/reg11b_1 to XLXI_17/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.YQ      Tcko                  0.409   XLXN_32<1>
                                                       XLXI_7/reg11b_1
    SLICE_X48Y80.BY      net (fanout=3)        0.366   XLXN_32<0>
    SLICE_X48Y80.CLK     Tckdi       (-Th)    -0.132   XLXI_17/regDI<1>
                                                       XLXI_17/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.541ns logic, 0.366ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_7/qE0/CLK
  Logical resource: XLXI_7/qE0/CK
  Location pin: SLICE_X50Y79.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_7/qE0/CLK
  Logical resource: XLXI_7/qE0/CK
  Location pin: SLICE_X50Y79.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_7/cntMod11<0>/CLK
  Logical resource: XLXI_7/cntMod11_0/CK
  Location pin: SLICE_X50Y83.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    5.641|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 334 paths, 0 nets, and 199 connections

Design statistics:
   Minimum period:   5.641ns{1}   (Maximum frequency: 177.274MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 14 14:12:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



