Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 30 23:52:45 2024
| Host         : Marvin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BBa_timing_summary_routed.rpt -pb BBa_timing_summary_routed.pb -rpx BBa_timing_summary_routed.rpx -warn_on_violation
| Design       : BBa
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: IN106/IN432476/New_Clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.715        0.000                      0                  310        0.254        0.000                      0                  310        4.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.715        0.000                      0                  310        0.254        0.000                      0                  310        4.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 IN105/Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.611ns (35.192%)  route 2.967ns (64.808%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.712     5.315    IN105/clk100_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  IN105/Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IN105/Count_reg[13]/Q
                         net (fo=4, routed)           1.271     7.042    IN105/Count[13]
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     7.166 r  IN105/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.166    IN105/_carry__0_i_4_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    IN105/_carry__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.821    IN105/_carry__1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.935    IN105/_carry__2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.049    IN105/_carry__3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.686     9.892    IN105/p_0_in
    SLICE_X4Y67          FDRE                                         r  IN105/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.595    15.018    IN105/clk100_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  IN105/Count_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.634    14.607    IN105/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 IN105/Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.611ns (36.117%)  route 2.849ns (63.883%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.712     5.315    IN105/clk100_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  IN105/Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IN105/Count_reg[13]/Q
                         net (fo=4, routed)           1.271     7.042    IN105/Count[13]
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     7.166 r  IN105/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.166    IN105/_carry__0_i_4_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    IN105/_carry__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.821    IN105/_carry__1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.935    IN105/_carry__2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.049    IN105/_carry__3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.569     9.775    IN105/p_0_in
    SLICE_X3Y67          FDRE                                         r  IN105/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.597    15.020    IN105/clk100_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  IN105/Count_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.634    14.625    IN105/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 IN105/Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.611ns (36.117%)  route 2.849ns (63.883%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.712     5.315    IN105/clk100_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  IN105/Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IN105/Count_reg[13]/Q
                         net (fo=4, routed)           1.271     7.042    IN105/Count[13]
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     7.166 r  IN105/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.166    IN105/_carry__0_i_4_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    IN105/_carry__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.821    IN105/_carry__1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.935    IN105/_carry__2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.049    IN105/_carry__3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.569     9.775    IN105/p_0_in
    SLICE_X3Y67          FDRE                                         r  IN105/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.597    15.020    IN105/clk100_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  IN105/Count_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.634    14.625    IN105/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 IN105/Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.611ns (36.117%)  route 2.849ns (63.883%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.712     5.315    IN105/clk100_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  IN105/Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IN105/Count_reg[13]/Q
                         net (fo=4, routed)           1.271     7.042    IN105/Count[13]
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     7.166 r  IN105/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.166    IN105/_carry__0_i_4_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    IN105/_carry__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.821    IN105/_carry__1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.935    IN105/_carry__2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.049    IN105/_carry__3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.569     9.775    IN105/p_0_in
    SLICE_X3Y67          FDRE                                         r  IN105/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.597    15.020    IN105/clk100_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  IN105/Count_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.634    14.625    IN105/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 IN105/Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.611ns (36.117%)  route 2.849ns (63.883%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.712     5.315    IN105/clk100_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  IN105/Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IN105/Count_reg[13]/Q
                         net (fo=4, routed)           1.271     7.042    IN105/Count[13]
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     7.166 r  IN105/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.166    IN105/_carry__0_i_4_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    IN105/_carry__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.821    IN105/_carry__1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.935    IN105/_carry__2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.049    IN105/_carry__3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.569     9.775    IN105/p_0_in
    SLICE_X3Y67          FDRE                                         r  IN105/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.597    15.020    IN105/clk100_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  IN105/Count_reg[4]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.634    14.625    IN105/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.244ns (25.682%)  route 3.600ns (74.318%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.705     5.307    clk100_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  count_reg[12]/Q
                         net (fo=3, routed)           1.015     6.840    count_reg[12]
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.152     6.992 f  FSM_onehot_NextState[2]_i_5/O
                         net (fo=1, routed)           0.650     7.642    FSM_onehot_NextState[2]_i_5_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.326     7.968 r  FSM_onehot_NextState[2]_i_3/O
                         net (fo=1, routed)           0.669     8.637    FSM_onehot_NextState[2]_i_3_n_0
    SLICE_X4Y113         LUT4 (Prop_lut4_I2_O)        0.124     8.761 f  FSM_onehot_NextState[2]_i_2/O
                         net (fo=5, routed)           0.619     9.380    FSM_onehot_NextState[2]_i_2_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.124     9.504 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.647    10.151    RPeriod
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.585    15.007    clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[1]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X5Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.026    RPeriod_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.244ns (25.682%)  route 3.600ns (74.318%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.705     5.307    clk100_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  count_reg[12]/Q
                         net (fo=3, routed)           1.015     6.840    count_reg[12]
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.152     6.992 f  FSM_onehot_NextState[2]_i_5/O
                         net (fo=1, routed)           0.650     7.642    FSM_onehot_NextState[2]_i_5_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.326     7.968 r  FSM_onehot_NextState[2]_i_3/O
                         net (fo=1, routed)           0.669     8.637    FSM_onehot_NextState[2]_i_3_n_0
    SLICE_X4Y113         LUT4 (Prop_lut4_I2_O)        0.124     8.761 f  FSM_onehot_NextState[2]_i_2/O
                         net (fo=5, routed)           0.619     9.380    FSM_onehot_NextState[2]_i_2_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.124     9.504 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.647    10.151    RPeriod
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.585    15.007    clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[2]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X5Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.026    RPeriod_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.244ns (25.682%)  route 3.600ns (74.318%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.705     5.307    clk100_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  count_reg[12]/Q
                         net (fo=3, routed)           1.015     6.840    count_reg[12]
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.152     6.992 f  FSM_onehot_NextState[2]_i_5/O
                         net (fo=1, routed)           0.650     7.642    FSM_onehot_NextState[2]_i_5_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.326     7.968 r  FSM_onehot_NextState[2]_i_3/O
                         net (fo=1, routed)           0.669     8.637    FSM_onehot_NextState[2]_i_3_n_0
    SLICE_X4Y113         LUT4 (Prop_lut4_I2_O)        0.124     8.761 f  FSM_onehot_NextState[2]_i_2/O
                         net (fo=5, routed)           0.619     9.380    FSM_onehot_NextState[2]_i_2_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.124     9.504 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.647    10.151    RPeriod
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.585    15.007    clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[3]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X5Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.026    RPeriod_reg[3]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.244ns (25.682%)  route 3.600ns (74.318%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.705     5.307    clk100_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  count_reg[12]/Q
                         net (fo=3, routed)           1.015     6.840    count_reg[12]
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.152     6.992 f  FSM_onehot_NextState[2]_i_5/O
                         net (fo=1, routed)           0.650     7.642    FSM_onehot_NextState[2]_i_5_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.326     7.968 r  FSM_onehot_NextState[2]_i_3/O
                         net (fo=1, routed)           0.669     8.637    FSM_onehot_NextState[2]_i_3_n_0
    SLICE_X4Y113         LUT4 (Prop_lut4_I2_O)        0.124     8.761 f  FSM_onehot_NextState[2]_i_2/O
                         net (fo=5, routed)           0.619     9.380    FSM_onehot_NextState[2]_i_2_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.124     9.504 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.647    10.151    RPeriod
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.585    15.007    clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[4]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X5Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.026    RPeriod_reg[4]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 IN105/Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.611ns (36.518%)  route 2.800ns (63.482%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.712     5.315    IN105/clk100_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  IN105/Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IN105/Count_reg[13]/Q
                         net (fo=4, routed)           1.271     7.042    IN105/Count[13]
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     7.166 r  IN105/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.166    IN105/_carry__0_i_4_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.698 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    IN105/_carry__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.821    IN105/_carry__1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.935    IN105/_carry__2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.049    IN105/_carry__3_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.520     9.726    IN105/p_0_in
    SLICE_X3Y68          FDRE                                         r  IN105/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.595    15.018    IN105/clk100_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  IN105/Count_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.634    14.623    IN105/Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  4.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.597     1.516    clk100_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.795    count_reg_n_0_[2]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    count_reg[0]_i_1_n_5
    SLICE_X2Y109         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.870     2.035    clk100_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.134     1.650    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 IN106/IN432476/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/IN432476/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.597     1.516    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  IN106/IN432476/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  IN106/IN432476/count_reg[12]/Q
                         net (fo=2, routed)           0.118     1.775    IN106/IN432476/count[12]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  IN106/IN432476/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.883    IN106/IN432476/count0_carry__1_n_4
    SLICE_X3Y109         FDRE                                         r  IN106/IN432476/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.870     2.035    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  IN106/IN432476/count_reg[12]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    IN106/IN432476/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 IN105/Count_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    IN105/clk100_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  IN105/Count_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  IN105/Count_reg[48]/Q
                         net (fo=3, routed)           0.118     1.772    IN105/Count[48]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  IN105/Count_reg[48]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    IN105/p_1_in[48]
    SLICE_X3Y78          FDRE                                         r  IN105/Count_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.030    IN105/clk100_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  IN105/Count_reg[48]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    IN105/Count_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 IN106/IN432476/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/IN432476/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.514    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  IN106/IN432476/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  IN106/IN432476/count_reg[24]/Q
                         net (fo=2, routed)           0.118     1.773    IN106/IN432476/count[24]
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  IN106/IN432476/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.881    IN106/IN432476/count0_carry__4_n_4
    SLICE_X3Y112         FDRE                                         r  IN106/IN432476/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     2.032    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  IN106/IN432476/count_reg[24]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    IN106/IN432476/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RPeriod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.514    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  RPeriod_reg[8]/Q
                         net (fo=2, routed)           0.118     1.773    RPeriod_reg_n_0_[8]
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  RPeriod_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    RPeriod0[8]
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[8]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.105     1.619    RPeriod_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RPeriod_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[12]/Q
                         net (fo=2, routed)           0.118     1.773    RPeriod_reg_n_0_[12]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  RPeriod_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    RPeriod0[12]
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     2.029    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.105     1.618    RPeriod_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 IN106/IN432476/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/IN432476/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.597     1.516    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  IN106/IN432476/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  IN106/IN432476/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.778    IN106/IN432476/count[4]
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  IN106/IN432476/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.886    IN106/IN432476/count0_carry_n_4
    SLICE_X3Y107         FDRE                                         r  IN106/IN432476/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.870     2.035    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  IN106/IN432476/count_reg[4]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    IN106/IN432476/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 IN106/IN432476/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/IN432476/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.597     1.516    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  IN106/IN432476/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  IN106/IN432476/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.778    IN106/IN432476/count[8]
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  IN106/IN432476/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.886    IN106/IN432476/count0_carry__0_n_4
    SLICE_X3Y108         FDRE                                         r  IN106/IN432476/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.870     2.035    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  IN106/IN432476/count_reg[8]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.105     1.621    IN106/IN432476/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 IN106/IN432476/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/IN432476/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.596     1.515    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  IN106/IN432476/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IN106/IN432476/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.777    IN106/IN432476/count[16]
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  IN106/IN432476/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.885    IN106/IN432476/count0_carry__2_n_4
    SLICE_X3Y110         FDRE                                         r  IN106/IN432476/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.869     2.034    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  IN106/IN432476/count_reg[16]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    IN106/IN432476/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 IN106/IN432476/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/IN432476/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.596     1.515    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  IN106/IN432476/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IN106/IN432476/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.777    IN106/IN432476/count[20]
    SLICE_X3Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  IN106/IN432476/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.885    IN106/IN432476/count0_carry__3_n_4
    SLICE_X3Y111         FDRE                                         r  IN106/IN432476/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.869     2.034    IN106/IN432476/clk100_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  IN106/IN432476/count_reg[20]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    IN106/IN432476/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y113    FSM_onehot_NextState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y113    FSM_onehot_NextState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y113    FSM_onehot_NextState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y110    RPeriod_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112    RPeriod_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112    RPeriod_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112    RPeriod_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    RPeriod_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    RPeriod_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    RPeriod_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    RPeriod_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    RPeriod_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    RPeriod_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    FSM_onehot_NextState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    RPeriod_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    RPeriod_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    RPeriod_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    RPeriod_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.232ns  (logic 7.091ns (41.148%)  route 10.141ns (58.852%))
  Logic Levels:           13  (CARRY4=9 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           4.872     6.338    IN105/sw_IBUF[12]
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.462 r  IN105/RInput2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.462    IN105/RInput2_carry__0_i_5_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.842 r  IN105/RInput2_carry__0/CO[3]
                         net (fo=16, routed)          1.705     8.547    IN105/RInput2
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.671 r  IN105/PWM_Pulse0_carry_i_1/O
                         net (fo=1, routed)           0.686     9.358    IN105/PWM_Pulse0_carry_i_1_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.743 r  IN105/PWM_Pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.743    IN105/PWM_Pulse0_carry_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  IN105/PWM_Pulse0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.857    IN105/PWM_Pulse0_carry__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  IN105/PWM_Pulse0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.971    IN105/PWM_Pulse0_carry__1_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  IN105/PWM_Pulse0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.094    IN105/PWM_Pulse0_carry__2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  IN105/PWM_Pulse0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.208    IN105/PWM_Pulse0_carry__3_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  IN105/PWM_Pulse0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.322    IN105/PWM_Pulse0_carry__4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.436 r  IN105/PWM_Pulse0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.436    IN105/PWM_Pulse0_carry__5_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.593 r  IN105/PWM_Pulse0_carry__6/CO[1]
                         net (fo=1, routed)           2.869    13.462    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.770    17.232 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000    17.232    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.467ns  (logic 4.449ns (46.996%)  route 5.018ns (53.004%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           1.527     2.045    IN106/Digit_reg_n_0_[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.152     2.197 r  IN106/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.491     5.688    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     9.467 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.467    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.090ns  (logic 4.439ns (48.829%)  route 4.652ns (51.171%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           1.529     2.047    IN106/Digit_reg_n_0_[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.152     2.199 r  IN106/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.122     5.322    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     9.090 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.090    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 4.197ns (48.999%)  route 4.369ns (51.001%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           1.527     2.045    IN106/Digit_reg_n_0_[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     2.169 r  IN106/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.842     5.011    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.566 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.566    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 4.176ns (50.540%)  route 4.086ns (49.460%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           1.529     2.047    IN106/Digit_reg_n_0_[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  IN106/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.557     4.728    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.262 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.262    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[4]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.103ns  (logic 3.974ns (49.038%)  route 4.129ns (50.962%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  IN106/disp_reg[4]_lopt_replica_3/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/disp_reg[4]_lopt_replica_3/Q
                         net (fo=1, routed)           4.129     4.585    lopt_2
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.103 r  disp_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.103    disp[6]
    K2                                                                r  disp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 4.179ns (53.617%)  route 3.616ns (46.383%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           1.724     2.242    IN106/Digit_reg_n_0_[3]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     2.366 r  IN106/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.892     4.258    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.795 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.795    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 4.428ns (57.856%)  route 3.226ns (42.144%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           1.169     1.687    IN106/Digit_reg_n_0_[3]
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.152     1.839 r  IN106/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.057     3.896    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.654 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.654    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            disp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.030ns (52.983%)  route 3.577ns (47.017%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDSE                         0.000     0.000 r  IN106/disp_reg[2]/C
    SLICE_X5Y109         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  IN106/disp_reg[2]/Q
                         net (fo=1, routed)           3.577     4.033    disp_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.607 r  disp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.607    disp[2]
    T9                                                                r  disp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 4.135ns (57.417%)  route 3.067ns (42.583%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           1.169     1.687    IN106/Digit_reg_n_0_[3]
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.124     1.811 r  IN106/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.898     3.709    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.202 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.202    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.256%)  route 0.157ns (45.744%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[0]/Q
                         net (fo=12, routed)          0.157     0.298    IN106/Location_reg[0]
    SLICE_X6Y111         LUT6 (Prop_lut6_I4_O)        0.045     0.343 r  IN106/Digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    IN106/Digit[2]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  IN106/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.630%)  route 0.161ns (46.370%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[0]/Q
                         net (fo=12, routed)          0.161     0.302    IN106/Location_reg[0]
    SLICE_X6Y111         LUT6 (Prop_lut6_I4_O)        0.045     0.347 r  IN106/Digit[3]_i_2/O
                         net (fo=1, routed)           0.000     0.347    IN106/Digit[3]_i_2_n_0
    SLICE_X6Y111         FDRE                                         r  IN106/Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (47.015%)  route 0.210ns (52.985%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[0]/Q
                         net (fo=12, routed)          0.210     0.351    IN106/Location_reg[0]
    SLICE_X4Y111         LUT6 (Prop_lut6_I4_O)        0.045     0.396 r  IN106/Digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    IN106/Digit[1]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  IN106/Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.369%)  route 0.215ns (53.631%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[2]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[2]/Q
                         net (fo=4, routed)           0.215     0.356    IN106/Location_reg__0[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.045     0.401 r  IN106/Location[2]_i_1/O
                         net (fo=1, routed)           0.000     0.401    IN106/p_0_in__0[2]
    SLICE_X7Y111         FDRE                                         r  IN106/Location_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.190ns (46.899%)  route 0.215ns (53.101%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[2]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[2]/Q
                         net (fo=4, routed)           0.215     0.356    IN106/Location_reg__0[2]
    SLICE_X7Y111         LUT4 (Prop_lut4_I0_O)        0.049     0.405 r  IN106/Location[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    IN106/p_0_in__0[3]
    SLICE_X7Y111         FDRE                                         r  IN106/Location_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.183ns (44.763%)  route 0.226ns (55.237%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[0]/Q
                         net (fo=12, routed)          0.226     0.367    IN106/Location_reg[0]
    SLICE_X7Y111         LUT2 (Prop_lut2_I1_O)        0.042     0.409 r  IN106/Location[1]_i_1/O
                         net (fo=1, routed)           0.000     0.409    IN106/p_0_in__0[1]
    SLICE_X7Y111         FDRE                                         r  IN106/Location_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.165%)  route 0.226ns (54.835%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  IN106/Location_reg[0]/Q
                         net (fo=12, routed)          0.226     0.367    IN106/Location_reg[0]
    SLICE_X7Y111         LUT1 (Prop_lut1_I0_O)        0.045     0.412 r  IN106/Location[0]_i_1/O
                         net (fo=1, routed)           0.000     0.412    IN106/p_0_in__0[0]
    SLICE_X7Y111         FDRE                                         r  IN106/Location_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.227ns (52.840%)  route 0.203ns (47.160%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IN106/Location_reg[1]/Q
                         net (fo=11, routed)          0.203     0.331    IN106/Location_reg[1]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.099     0.430 r  IN106/Digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    IN106/Digit[0]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  IN106/Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.232ns (43.915%)  route 0.296ns (56.085%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[3]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  IN106/Location_reg[3]/Q
                         net (fo=3, routed)           0.100     0.228    IN106/Location_reg__0[3]
    SLICE_X7Y111         LUT2 (Prop_lut2_I0_O)        0.104     0.332 r  IN106/Digit[3]_i_1/O
                         net (fo=5, routed)           0.196     0.528    IN106/Digit[3]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  IN106/Digit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/seg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.232ns (43.915%)  route 0.296ns (56.085%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  IN106/Location_reg[3]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  IN106/Location_reg[3]/Q
                         net (fo=3, routed)           0.100     0.228    IN106/Location_reg__0[3]
    SLICE_X7Y111         LUT2 (Prop_lut2_I0_O)        0.104     0.332 r  IN106/Digit[3]_i_1/O
                         net (fo=5, routed)           0.196     0.528    IN106/Digit[3]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  IN106/seg_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN105/Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.243ns  (logic 5.603ns (54.703%)  route 4.640ns (45.297%))
  Logic Levels:           9  (CARRY4=7 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.713     5.316    IN105/clk100_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  IN105/Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  IN105/Count_reg[12]/Q
                         net (fo=4, routed)           1.221     6.992    IN105/Count[12]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     7.116 r  IN105/PWM_Pulse0_carry__0_i_4/O
                         net (fo=1, routed)           0.541     7.657    IN105/PWM_Pulse0_carry__0_i_4_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.183 r  IN105/PWM_Pulse0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.183    IN105/PWM_Pulse0_carry__0_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.297 r  IN105/PWM_Pulse0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.297    IN105/PWM_Pulse0_carry__1_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.411 r  IN105/PWM_Pulse0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.420    IN105/PWM_Pulse0_carry__2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  IN105/PWM_Pulse0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.534    IN105/PWM_Pulse0_carry__3_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  IN105/PWM_Pulse0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.648    IN105/PWM_Pulse0_carry__4_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  IN105/PWM_Pulse0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.762    IN105/PWM_Pulse0_carry__5_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.919 r  IN105/PWM_Pulse0_carry__6/CO[1]
                         net (fo=1, routed)           2.869    11.788    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.770    15.558 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000    15.558    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 4.040ns (66.357%)  route 2.048ns (33.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.704     5.306    clk100_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  RTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  RTrig_reg/Q
                         net (fo=1, routed)           2.048     7.873    Trig_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    11.395 r  Trig_OBUF_inst/O
                         net (fo=0)                   0.000    11.395    Trig
    F16                                                               r  Trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 4.038ns (70.683%)  route 1.675ns (29.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.704     5.306    clk100_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  count_reg[19]/Q
                         net (fo=4, routed)           1.675     7.499    TestA1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.020 r  TestA1_OBUF_inst/O
                         net (fo=0)                   0.000    11.020    TestA1
    H17                                                               r  TestA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPeriod_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.549ns  (logic 0.580ns (37.436%)  route 0.969ns (62.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.704     5.306    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  RPeriod_reg[12]/Q
                         net (fo=2, routed)           0.969     6.732    IN106/Digit_reg[0]_0[3]
    SLICE_X6Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.856 r  IN106/Digit[0]_i_1/O
                         net (fo=1, routed)           0.000     6.856    IN106/Digit[0]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  IN106/Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPeriod_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.538ns  (logic 0.580ns (37.710%)  route 0.958ns (62.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.703     5.305    clk100_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  RPeriod_reg[15]/Q
                         net (fo=2, routed)           0.958     6.719    IN106/Digit_reg[3]_0[2]
    SLICE_X6Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  IN106/Digit[3]_i_2/O
                         net (fo=1, routed)           0.000     6.843    IN106/Digit[3]_i_2_n_0
    SLICE_X6Y111         FDRE                                         r  IN106/Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPeriod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.398ns  (logic 0.580ns (41.501%)  route 0.818ns (58.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.706     5.308    clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  RPeriod_reg[2]/Q
                         net (fo=2, routed)           0.818     6.582    IN106/Digit_reg[0]_2[1]
    SLICE_X6Y111         LUT6 (Prop_lut6_I2_O)        0.124     6.706 r  IN106/Digit[2]_i_1/O
                         net (fo=1, routed)           0.000     6.706    IN106/Digit[2]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  IN106/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPeriod_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.393ns  (logic 0.580ns (41.650%)  route 0.813ns (58.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.703     5.305    clk100_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  RPeriod_reg[13]/Q
                         net (fo=2, routed)           0.813     6.574    IN106/Digit_reg[3]_0[0]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.698 r  IN106/Digit[1]_i_1/O
                         net (fo=1, routed)           0.000     6.698    IN106/Digit[1]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  IN106/Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RPeriod_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[11]/Q
                         net (fo=2, routed)           0.109     1.764    IN106/Digit_reg[0]_0[2]
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  IN106/Digit[3]_i_2/O
                         net (fo=1, routed)           0.000     1.809    IN106/Digit[3]_i_2_n_0
    SLICE_X6Y111         FDRE                                         r  IN106/Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPeriod_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.484%)  route 0.127ns (40.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[9]/Q
                         net (fo=2, routed)           0.127     1.781    IN106/Digit_reg[0]_0[0]
    SLICE_X4Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  IN106/Digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    IN106/Digit[1]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  IN106/Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPeriod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.978%)  route 0.165ns (47.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.514    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  RPeriod_reg[8]/Q
                         net (fo=2, routed)           0.165     1.821    IN106/S[3]
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  IN106/Digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    IN106/Digit[0]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  IN106/Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RPeriod_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.749%)  route 0.196ns (51.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[10]/Q
                         net (fo=2, routed)           0.196     1.850    IN106/Digit_reg[0]_0[1]
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.895 r  IN106/Digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    IN106/Digit[2]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  IN106/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.385ns (80.296%)  route 0.340ns (19.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  count_reg[19]/Q
                         net (fo=4, routed)           0.340     2.017    TestA1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.239 r  TestA1_OBUF_inst/O
                         net (fo=0)                   0.000     3.239    TestA1
    H17                                                               r  TestA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.387ns (74.559%)  route 0.473ns (25.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  RTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  RTrig_reg/Q
                         net (fo=1, routed)           0.473     2.151    Trig_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.223     3.374 r  Trig_OBUF_inst/O
                         net (fo=0)                   0.000     3.374    Trig
    F16                                                               r  Trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN105/Count_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.656ns (60.738%)  route 1.070ns (39.262%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.598     1.517    IN105/clk100_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  IN105/Count_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  IN105/Count_reg[62]/Q
                         net (fo=3, routed)           0.228     1.886    IN105/Count[62]
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  IN105/PWM_Pulse0_carry__6_i_1/O
                         net (fo=1, routed)           0.000     1.931    IN105/PWM_Pulse0_carry__6_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     2.066 r  IN105/PWM_Pulse0_carry__6/CO[1]
                         net (fo=1, routed)           0.842     2.908    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.335     4.243 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000     4.243    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.566ns  (logic 1.607ns (35.193%)  route 2.959ns (64.807%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.526     4.566    RPeriod[15]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.585     5.007    clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[1]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.566ns  (logic 1.607ns (35.193%)  route 2.959ns (64.807%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.526     4.566    RPeriod[15]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.585     5.007    clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[2]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.566ns  (logic 1.607ns (35.193%)  route 2.959ns (64.807%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.526     4.566    RPeriod[15]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.585     5.007    clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[3]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.566ns  (logic 1.607ns (35.193%)  route 2.959ns (64.807%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.526     4.566    RPeriod[15]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.585     5.007    clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  RPeriod_reg[4]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.565ns  (logic 1.607ns (35.202%)  route 2.958ns (64.798%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.525     4.565    RPeriod[15]_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  RPeriod_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.585     5.007    clk100_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  RPeriod_reg[0]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 1.607ns (35.207%)  route 2.957ns (64.793%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.525     4.564    RPeriod[15]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.584     5.006    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[5]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 1.607ns (35.207%)  route 2.957ns (64.793%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.525     4.564    RPeriod[15]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.584     5.006    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[6]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 1.607ns (35.207%)  route 2.957ns (64.793%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.525     4.564    RPeriod[15]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.584     5.006    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[7]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 1.607ns (35.207%)  route 2.957ns (64.793%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.525     4.564    RPeriod[15]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.584     5.006    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[8]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 1.607ns (35.326%)  route 2.942ns (64.674%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Echo_IBUF_inst/O
                         net (fo=2, routed)           2.433     3.915    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124     4.039 r  RPeriod[15]_i_1/O
                         net (fo=16, routed)          0.509     4.549    RPeriod[15]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.582     5.004    clk100_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.296ns (22.572%)  route 1.014ns (77.428%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.124     1.310    RPeriod
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     2.029    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[10]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.296ns (22.572%)  route 1.014ns (77.428%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.124     1.310    RPeriod
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     2.029    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[11]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.296ns (22.572%)  route 1.014ns (77.428%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.124     1.310    RPeriod
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     2.029    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[12]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.296ns (22.572%)  route 1.014ns (77.428%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.124     1.310    RPeriod
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     2.029    clk100_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  RPeriod_reg[9]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.296ns (22.552%)  route 1.015ns (77.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.125     1.311    RPeriod
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.028    clk100_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[13]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.296ns (22.552%)  route 1.015ns (77.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.125     1.311    RPeriod
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.028    clk100_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[14]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.296ns (22.552%)  route 1.015ns (77.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.125     1.311    RPeriod
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.028    clk100_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  RPeriod_reg[15]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.296ns (21.525%)  route 1.078ns (78.475%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.187     1.374    RPeriod
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[5]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.296ns (21.525%)  route 1.078ns (78.475%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.187     1.374    RPeriod
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[6]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.296ns (21.525%)  route 1.078ns (78.475%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.141    Echo_IBUF
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.186 r  RPeriod[15]_i_2/O
                         net (fo=16, routed)          0.187     1.374    RPeriod
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.031    clk100_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  RPeriod_reg[7]/C





