{ "Warning" "WACF_MISSING_TCL_FILE" "plldvi.qip " "Tcl Script File plldvi.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE plldvi.qip " "set_global_assignment -name QIP_FILE plldvi.qip" {  } {  } 0 125063 "%1!s!" 0 0 "" 0 -1 1369241390061 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "" 0 -1 1369241390061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1369241390063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1369241390065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 18:49:48 2013 " "Processing started: Wed May 22 18:49:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1369241390065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1369241390065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE4_DDR2 -c DE4_DDR2 " "Command: quartus_sta DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1369241390065 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1369241390275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1369241392898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1369241393192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1369241393192 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gnq1 " "Entity dcfifo_gnq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3g9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3g9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2g9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2g9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hjq1 " "Entity dcfifo_hjq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1369241398649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1369241398649 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1369241398649 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_DDR2.sdc " "Reading SDC File: 'DE4_DDR2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1369241399451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_DDR2.sdc 11 OSC_50_Bank6 port " "Ignored filter at DE4_DDR2.sdc(11): OSC_50_Bank6 could not be matched with a port" {  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1369241399452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE4_DDR2.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE4_DDR2.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_50 -period \"50 MHZ\" \[get_ports OSC_50_Bank6\] " "create_clock -name CLK_50 -period \"50 MHZ\" \[get_ports OSC_50_Bank6\]" {  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1369241399454 ""}  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1369241399454 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 2 -phase -180.00 -duty_cycle 50.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 2 -phase -180.00 -duty_cycle 50.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -divide_by 5 -phase 288.00 -duty_cycle 10.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} " "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -divide_by 5 -phase 288.00 -duty_cycle 10.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -divide_by 5 -phase -18.00 -duty_cycle 50.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]\} " "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -divide_by 5 -phase -18.00 -duty_cycle 50.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 81 -duty_cycle 50.00 -name \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 81 -duty_cycle 50.00 -name \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1369241399487 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1369241399490 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1369241399494 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1369241399632 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1369241399796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1369241399803 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "" 0 0 1369241399805 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: inst\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: inst\|mem_if_ddr2_emif" 0 0 "" 0 0 1369241401956 ""}
{ "Critical Warning" "0" "" "PLL clock inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL, and not go through a global clock network. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL, and not go through a global clock network. Timing analyses may not be valid." 0 0 "" 0 0 1369241402355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE4_QSYS_mem_if_ddr2_emif_p0.sdc 265 Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at DE4_QSYS_mem_if_ddr2_emif_p0.sdc(265): Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \$t(refCK) -waveform \[ list 0 \$ref_half_period \] \$pll_ref_clock " "create_clock -period \$t(refCK) -waveform \[ list 0 \$ref_half_period \] \$pll_ref_clock" {  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc" 265 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1369241402358 ""}  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc" 265 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1369241402358 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "" 0 0 1369241403400 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241404325 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241404389 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241404389 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241404390 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241404393 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241404397 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst3\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: inst7\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241404461 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1369241404461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1369241405994 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1369241405995 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241406123 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241406123 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241406123 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241406123 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "rxclkc " "Virtual clock rxclkc is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "" 0 -1 1369241406123 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241406141 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1369241406141 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1369241406149 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "" 0 0 1369241406330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1369241407196 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1369241407196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.229 " "Worst-case setup slack is -4.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.229     -2962.132 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "   -4.229     -2962.132 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262       -54.679 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.262       -54.679 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175        -0.341 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -0.175        -0.341 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086         0.000 M1_DDR2_clk\[0\]  " "    0.086         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099         0.000 M1_DDR2_clk\[1\]  " "    0.099         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.015         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.207         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.207         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.706         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.706         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    2.161         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.438         0.000 clk100  " "    2.438         0.000 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.934         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    5.934         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.135         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.135         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.889         0.000 altera_reserved_tck  " "   47.889         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9995.208         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 9995.208         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241407202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.960 " "Worst-case hold slack is -0.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960        -2.769 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -0.960        -2.769 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    0.085         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.173         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.228         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.232         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.234         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.236         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.241         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.272         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285         0.000 clk100  " "    0.285         0.000 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286         0.000 altera_reserved_tck  " "    0.286         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671         0.000 M1_DDR2_clk\[1\]  " "    0.671         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685         0.000 M1_DDR2_clk\[0\]  " "    0.685         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.036         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241407515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.941 " "Worst-case recovery slack is -3.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.941      -816.241 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -3.941      -816.241 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.717      -357.975 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.717      -357.975 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.924         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.610         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    3.610         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.923         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    3.923         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.869         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   10.869         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.229         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "   37.229         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.680         0.000 altera_reserved_tck  " "   48.680         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241407622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.985 " "Worst-case removal slack is -0.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.985       -12.805 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -0.985       -12.805 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.281         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.448         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508         0.000 altera_reserved_tck  " "    0.508         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.602         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.932         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.296         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    5.296         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.808         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.808         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241407749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 clk100  " "    0.000         0.000 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.503         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    0.642         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.660         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]  " "    0.751         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.154         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.906         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.906         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.051         0.000 rxclklvds  " "    2.051         0.000 rxclklvds " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.332         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.332         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.207         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.207         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.206         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.206         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "    9.628         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.755         0.000 CLK_M1  " "    9.755         0.000 CLK_M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.389         0.000 altera_reserved_tck  " "   49.389         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.463         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 4999.463         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241407779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241407779 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 183 synchronizer chains. " "Report Metastability: Found 183 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241408973 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241408973 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "" 0 0 1369241409405 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: inst\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: inst\|mem_if_ddr2_emif" 0 0 "" 0 0 1369241411567 ""}
{ "Critical Warning" "0" "" "PLL clock inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL, and not go through a global clock network. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL, and not go through a global clock network. Timing analyses may not be valid." 0 0 "" 0 0 1369241411781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421180 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.086 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.086" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Address Command (setup)\} " "-panel_name \{inst\|mem_if_ddr2_emif Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421294 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421294 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.671 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.671" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Address Command (hold)\} " "-panel_name \{inst\|mem_if_ddr2_emif Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421441 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.037 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core (setup)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421795 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241421795 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.085 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core (hold)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422064 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.589 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.589" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422234 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422234 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.448 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.448" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (removal)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422410 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241422410 ""}
{ "Info" "0" "" "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: inst\|mem_if_ddr2_emif" {  } {  } 0 0 "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: inst\|mem_if_ddr2_emif" 0 0 "" 0 0 1369241422981 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 0 1369241422981 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 85C Model)                \|  0.086  0.671" {  } {  } 0 0 "Address Command (Slow 900mV 85C Model)                \|  0.086  0.671" 0 0 "" 0 0 1369241422982 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.441     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.441     --" 0 0 "" 0 0 1369241422982 ""}
{ "Warning" "0" "" "Core (Slow 900mV 85C Model)                        \| -2.037  0.085" {  } {  } 0 0 "Core (Slow 900mV 85C Model)                        \| -2.037  0.085" 0 0 "" 0 0 1369241422982 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 85C Model)          \|  1.589  0.448" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 85C Model)          \|  1.589  0.448" 0 0 "" 0 0 1369241422982 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" {  } {  } 0 0 "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" 0 0 "" 0 0 1369241422983 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 85C Model)                    \|   2.49  5.403" {  } {  } 0 0 "Read Resync (Slow 900mV 85C Model)                    \|   2.49  5.403" 0 0 "" 0 0 1369241422983 ""}
{ "Info" "0" "" "Write (Slow 900mV 85C Model)                          \|   0.13   0.13" {  } {  } 0 0 "Write (Slow 900mV 85C Model)                          \|   0.13   0.13" 0 0 "" 0 0 1369241422983 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" 0 0 "" 0 0 1369241422983 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" 0 0 "" 0 0 1369241422984 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "" 0 0 1369241422984 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "" 0 0 1369241423225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1369241423437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1369241429029 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241431497 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241431562 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241431563 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241431564 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241431567 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241431571 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst3\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: inst7\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241431634 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1369241431634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1369241431710 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1369241431710 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241431837 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241431837 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241431837 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241431837 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "rxclkc " "Virtual clock rxclkc is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "" 0 -1 1369241431837 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241431853 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1369241431853 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1369241432712 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1369241432712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.975 " "Worst-case setup slack is -3.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.975     -2136.422 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "   -3.975     -2136.422 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227       -54.068 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.227       -54.068 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224        -0.463 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -0.224        -0.463 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083         0.000 M1_DDR2_clk\[0\]  " "    0.083         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094         0.000 M1_DDR2_clk\[1\]  " "    0.094         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.997         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.997         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.333         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.688         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.688         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.293         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    2.293         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.529         0.000 clk100  " "    2.529         0.000 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.131         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.131         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.161         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.161         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.944         0.000 altera_reserved_tck  " "   47.944         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9995.430         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 9995.430         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241432749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241432749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.917 " "Worst-case hold slack is -0.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917        -2.619 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -0.917        -2.619 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    0.134         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.161         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.215         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.225         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.229         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.232         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.233         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.263         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280         0.000 clk100  " "    0.280         0.000 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281         0.000 altera_reserved_tck  " "    0.281         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719         0.000 M1_DDR2_clk\[1\]  " "    0.719         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731         0.000 M1_DDR2_clk\[0\]  " "    0.731         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.077         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241433085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.776 " "Worst-case recovery slack is -3.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.776      -782.682 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -3.776      -782.682 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.558      -343.149 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.558      -343.149 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.113         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.656         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    3.656         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.177         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.177         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.444         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   11.444         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.363         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "   37.363         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.680         0.000 altera_reserved_tck  " "   48.680         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241433218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.970 " "Worst-case removal slack is -0.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970       -12.610 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -0.970       -12.610 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.303         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.432         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488         0.000 altera_reserved_tck  " "    0.488         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.592         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.883         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.003         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    5.003         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.205         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.205         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241433359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 clk100  " "    0.000         0.000 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.510         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    0.662         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.680         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]  " "    0.752         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.154         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.924         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.924         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.048         0.000 rxclklvds  " "    2.048         0.000 rxclklvds " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.351         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.351         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.223         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.223         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.222         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.222         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "    9.643         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736         0.000 CLK_M1  " "    9.736         0.000 CLK_M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.432         0.000 altera_reserved_tck  " "   49.432         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.447         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 4999.447         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241433422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241433422 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 183 synchronizer chains. " "Report Metastability: Found 183 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241434044 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241434044 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "" 0 0 1369241434515 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: inst\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: inst\|mem_if_ddr2_emif" 0 0 "" 0 0 1369241436679 ""}
{ "Critical Warning" "0" "" "PLL clock inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL, and not go through a global clock network. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL, and not go through a global clock network. Timing analyses may not be valid." 0 0 "" 0 0 1369241436893 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440120 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Address Command (setup)\} " "-panel_name \{inst\|mem_if_ddr2_emif Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440229 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.719 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.719" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Address Command (hold)\} " "-panel_name \{inst\|mem_if_ddr2_emif Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440410 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440410 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.768 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.768" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core (setup)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440726 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241440726 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.134 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core (hold)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441045 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441045 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.762 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.762" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441182 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441182 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.432 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.432" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (removal)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441322 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241441322 ""}
{ "Info" "0" "" "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: inst\|mem_if_ddr2_emif" {  } {  } 0 0 "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: inst\|mem_if_ddr2_emif" 0 0 "" 0 0 1369241441885 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 0 1369241441885 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 0C Model)                 \|  0.083  0.719" {  } {  } 0 0 "Address Command (Slow 900mV 0C Model)                 \|  0.083  0.719" 0 0 "" 0 0 1369241441886 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.467     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.467     --" 0 0 "" 0 0 1369241441886 ""}
{ "Warning" "0" "" "Core (Slow 900mV 0C Model)                         \| -1.768  0.134" {  } {  } 0 0 "Core (Slow 900mV 0C Model)                         \| -1.768  0.134" 0 0 "" 0 0 1369241441886 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 0C Model)           \|  1.762  0.432" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 0C Model)           \|  1.762  0.432" 0 0 "" 0 0 1369241441887 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" {  } {  } 0 0 "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" 0 0 "" 0 0 1369241441887 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 0C Model)                     \|  2.584  5.443" {  } {  } 0 0 "Read Resync (Slow 900mV 0C Model)                     \|  2.584  5.443" 0 0 "" 0 0 1369241441887 ""}
{ "Info" "0" "" "Write (Slow 900mV 0C Model)                           \|  0.153  0.153" {  } {  } 0 0 "Write (Slow 900mV 0C Model)                           \|  0.153  0.153" 0 0 "" 0 0 1369241441887 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" 0 0 "" 0 0 1369241441888 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" 0 0 "" 0 0 1369241441888 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "" 0 0 1369241441888 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "" 0 0 1369241442202 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241444932 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241444997 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241444998 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241444999 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241445002 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1369241445007 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst3\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: inst7\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1369241445071 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1369241445071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1369241445145 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1369241445146 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241445275 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241445275 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241445275 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1369241445275 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "rxclkc " "Virtual clock rxclkc is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "" 0 -1 1369241445275 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1369241445291 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1369241445291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1369241445619 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1369241445619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.725 " "Worst-case setup slack is -2.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.725       -56.533 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "   -2.725       -56.533 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708       -28.688 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.708       -28.688 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -0.189 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -0.091        -0.189 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054         0.000 M1_DDR2_clk\[1\]  " "    0.054         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056         0.000 M1_DDR2_clk\[0\]  " "    0.056         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.877         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.554         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    1.554         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.199         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.199         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.923         0.000 clk100  " "    2.923         0.000 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.290         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    3.290         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.734         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    7.734         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.531         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   11.531         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.069         0.000 altera_reserved_tck  " "   49.069         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9997.286         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 9997.286         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241445689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241445689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.584 " "Worst-case hold slack is -0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.584        -1.710 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -0.584        -1.710 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.102         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.132         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.133         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.134         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.137         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.141         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.147         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 clk100  " "    0.162         0.000 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 altera_reserved_tck  " "    0.164         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    0.490         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876         0.000 M1_DDR2_clk\[1\]  " "    0.876         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877         0.000 M1_DDR2_clk\[0\]  " "    0.877         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.304         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241446058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.471 " "Worst-case recovery slack is -2.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.471      -512.685 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -2.471      -512.685 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.270      -215.367 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.270      -215.367 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.454         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    2.454         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.142         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    4.142         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.251         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    6.251         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.233         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   14.233         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.246         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "   38.246         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.534         0.000 altera_reserved_tck  " "   49.534         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241446244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.557 " "Worst-case removal slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557        -7.241 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "   -0.557        -7.241 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.146         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.258         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278         0.000 altera_reserved_tck  " "    0.278         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.334         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.587         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.280         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    3.280         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.996         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.996         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241446431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 clk100  " "    0.000         0.000 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.505         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk  " "    0.704         0.000 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]  " "    0.808         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.835         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.154         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.072         0.000 rxclklvds  " "    2.072         0.000 rxclklvds " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.081         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.081         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.324         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.324         0.000 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.207         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.207         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667         0.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.206         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.206         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.627         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]  " "    9.627         0.000 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.890         0.000 CLK_M1  " "    9.890         0.000 CLK_M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.292         0.000 altera_reserved_tck  " "   49.292         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.658         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 4999.658         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1369241446527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1369241446527 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 183 synchronizer chains. " "Report Metastability: Found 183 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 183 " "Number of Synchronizer Chains Found: 183" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.290 ns " "Worst Case Available Settling Time: 6.290 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1369241447173 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "" 0 0 1369241447761 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: inst\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: inst\|mem_if_ddr2_emif" 0 0 "" 0 0 1369241449915 ""}
{ "Critical Warning" "0" "" "PLL clock inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL, and not go through a global clock network. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL, and not go through a global clock network. Timing analyses may not be valid." 0 0 "" 0 0 1369241450135 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453530 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.054 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.054" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Address Command (setup)\} " "-panel_name \{inst\|mem_if_ddr2_emif Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453639 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453639 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.876 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.876" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Address Command (hold)\} " "-panel_name \{inst\|mem_if_ddr2_emif Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453851 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241453851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.662 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.662" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core (setup)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454231 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454231 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.130 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core (hold)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454559 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.841 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.841" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454729 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454729 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.258 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.258" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:inst\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:inst\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (removal)\} " "-panel_name \{inst\|mem_if_ddr2_emif Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454909 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1369241454909 ""}
{ "Info" "0" "" "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: inst\|mem_if_ddr2_emif" {  } {  } 0 0 "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: inst\|mem_if_ddr2_emif" 0 0 "" 0 0 1369241455499 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 0 1369241455499 ""}
{ "Info" "0" "" "Address Command (Fast 900mV 0C Model)                 \|  0.054  0.876" {  } {  } 0 0 "Address Command (Fast 900mV 0C Model)                 \|  0.054  0.876" 0 0 "" 0 0 1369241455500 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.517     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.517     --" 0 0 "" 0 0 1369241455500 ""}
{ "Info" "0" "" "Core (Fast 900mV 0C Model)                            \|  0.662   0.13" {  } {  } 0 0 "Core (Fast 900mV 0C Model)                            \|  0.662   0.13" 0 0 "" 0 0 1369241455500 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 900mV 0C Model)           \|  2.841  0.258" {  } {  } 0 0 "Core Recovery/Removal (Fast 900mV 0C Model)           \|  2.841  0.258" 0 0 "" 0 0 1369241455500 ""}
{ "Info" "0" "" "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" {  } {  } 0 0 "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" 0 0 "" 0 0 1369241455501 ""}
{ "Info" "0" "" "Read Resync (Fast 900mV 0C Model)                     \|  3.197  5.924" {  } {  } 0 0 "Read Resync (Fast 900mV 0C Model)                     \|  3.197  5.924" 0 0 "" 0 0 1369241455501 ""}
{ "Info" "0" "" "Write (Fast 900mV 0C Model)                           \|  0.148  0.148" {  } {  } 0 0 "Write (Fast 900mV 0C Model)                           \|  0.148  0.148" 0 0 "" 0 0 1369241455501 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" 0 0 "" 0 0 1369241455501 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" 0 0 "" 0 0 1369241455502 ""}
{ "Info" "ISTA_REPORT_RSKM_INFO" "Report RSKM: " "Report RSKM:" { { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: C2_CHN_CTRL " "Data Port: C2_CHN_CTRL" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_0~POS_CAP_DFF " "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_0~POS_CAP_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.083 " "LVDS Period: 2.083" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.300 " "Sampling Window: 0.300" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.891 " "RSKM: 0.891" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""}  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: C2_CHN_9 " "Data Port: C2_CHN_9" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_2~POS_CAP_DFF " "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_2~POS_CAP_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.083 " "LVDS Period: 2.083" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.300 " "Sampling Window: 0.300" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.891 " "RSKM: 0.891" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""}  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: C2_CHN_5 " "Data Port: C2_CHN_5" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_3~POS_CAP_DFF " "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_3~POS_CAP_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.083 " "LVDS Period: 2.083" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.300 " "Sampling Window: 0.300" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.891 " "RSKM: 0.891" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""}  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: C2_CHN_13 " "Data Port: C2_CHN_13" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_1~POS_CAP_DFF " "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_1~POS_CAP_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.083 " "LVDS Period: 2.083" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.300 " "Sampling Window: 0.300" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.891 " "RSKM: 0.891" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""}  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: C2_CHN_1 " "Data Port: C2_CHN_1" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_4~POS_CAP_DFF " "LVDS Channel Register: lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_4~POS_CAP_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.083 " "LVDS Period: 2.083" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.300 " "Sampling Window: 0.300" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.891 " "RSKM: 0.891" {  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""}  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""}  } {  } 0 332108 "%1!s!" 0 0 "" 0 -1 1369241458700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1369241458728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1369241458737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 48 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1369241460550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 18:51:00 2013 " "Processing ended: Wed May 22 18:51:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1369241460550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1369241460550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1369241460550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1369241460550 ""}
