Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct  9 21:56:01 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegmentTDM_timing_summary_routed.rpt -pb SevenSegmentTDM_timing_summary_routed.pb -rpx SevenSegmentTDM_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentTDM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: cd/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.482        0.000                      0                   50        0.252        0.000                      0                   50        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLOCK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK               7.482        0.000                      0                   50        0.252        0.000                      0                   50        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLOCK                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK
  To Clock:  CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        7.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.480     6.089    counter2_reg_n_0_[1]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.763 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.763    counter2_reg[0]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    counter2_reg[4]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    counter2_reg[8]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter2_reg[12]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter2_reg[16]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter2_reg[20]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.667 r  counter2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.667    counter2_reg[24]_i_1_n_6
    SLICE_X63Y21         FDRE                                         r  counter2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  counter2_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    15.149    counter2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.480     6.089    counter2_reg_n_0_[1]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.763 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.763    counter2_reg[0]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    counter2_reg[4]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    counter2_reg[8]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter2_reg[12]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter2_reg[16]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter2_reg[20]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.572 r  counter2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.572    counter2_reg[24]_i_1_n_5
    SLICE_X63Y21         FDRE                                         r  counter2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  counter2_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    15.149    counter2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.806ns (74.872%)  route 0.606ns (25.128%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.626     5.147    cd/clock_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.606     6.209    cd/counter_reg_n_0_[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.883 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    cd/counter_reg[0]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    cd/counter_reg[4]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    cd/counter_reg[8]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cd/counter_reg[12]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.559 r  cd/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.559    cd/counter_reg[16]_i_1_n_6
    SLICE_X62Y23         FDRE                                         r  cd/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.845    cd/clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  cd/counter_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    cd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.480     6.089    counter2_reg_n_0_[1]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.763 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.763    counter2_reg[0]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    counter2_reg[4]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    counter2_reg[8]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter2_reg[12]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter2_reg[16]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter2_reg[20]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.556 r  counter2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.556    counter2_reg[24]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  counter2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  counter2_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    15.149    counter2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.480     6.089    counter2_reg_n_0_[1]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.763 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.763    counter2_reg[0]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    counter2_reg[4]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    counter2_reg[8]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter2_reg[12]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter2_reg[16]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.553 r  counter2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.553    counter2_reg[20]_i_1_n_6
    SLICE_X63Y20         FDRE                                         r  counter2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  counter2_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    15.150    counter2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.480     6.089    counter2_reg_n_0_[1]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.763 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.763    counter2_reg[0]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    counter2_reg[4]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    counter2_reg[8]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter2_reg[12]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter2_reg[16]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 r  counter2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.532    counter2_reg[20]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  counter2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  counter2_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    15.150    counter2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.711ns (73.842%)  route 0.606ns (26.158%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.626     5.147    cd/clock_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.606     6.209    cd/counter_reg_n_0_[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.883 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    cd/counter_reg[0]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    cd/counter_reg[4]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    cd/counter_reg[8]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cd/counter_reg[12]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.464 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.464    cd/counter_reg[16]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.845    cd/clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.480     6.089    counter2_reg_n_0_[1]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.763 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.763    counter2_reg[0]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    counter2_reg[4]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    counter2_reg[8]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter2_reg[12]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter2_reg[16]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.458 r  counter2_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.458    counter2_reg[20]_i_1_n_5
    SLICE_X63Y20         FDRE                                         r  counter2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  counter2_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    15.150    counter2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.695ns (73.660%)  route 0.606ns (26.340%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.626     5.147    cd/clock_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.606     6.209    cd/counter_reg_n_0_[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.883 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    cd/counter_reg[0]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    cd/counter_reg[4]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    cd/counter_reg[8]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cd/counter_reg[12]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.448 r  cd/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.448    cd/counter_reg[16]_i_1_n_7
    SLICE_X62Y23         FDRE                                         r  cd/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.845    cd/clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  cd/counter_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.692ns (73.625%)  route 0.606ns (26.375%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.626     5.147    cd/clock_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.606     6.209    cd/counter_reg_n_0_[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.883 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    cd/counter_reg[0]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    cd/counter_reg[4]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    cd/counter_reg[8]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  cd/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.445    cd/counter_reg[12]_i_1_n_6
    SLICE_X62Y22         FDRE                                         r  cd/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.505    14.846    cd/clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  cd/counter_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.062    15.147    cd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  counter2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter2_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    counter2_reg_n_0_[11]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  counter2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    counter2_reg[8]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  counter2_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    counter2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter2_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    counter2_reg_n_0_[15]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  counter2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    counter2_reg[12]_i_1_n_4
    SLICE_X63Y18         FDRE                                         r  counter2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  counter2_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    counter2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  counter2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter2_reg[19]/Q
                         net (fo=1, routed)           0.108     1.719    counter2_reg_n_0_[19]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  counter2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    counter2_reg[16]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  counter2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  counter2_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    counter2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter2_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    counter2_reg_n_0_[7]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  counter2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    counter2_reg[4]_i_1_n_4
    SLICE_X63Y16         FDRE                                         r  counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter2_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    counter2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  counter2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter2_reg[23]/Q
                         net (fo=1, routed)           0.108     1.718    counter2_reg_n_0_[23]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  counter2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    counter2_reg[20]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  counter2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  counter2_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    counter2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter2_reg[3]/Q
                         net (fo=1, routed)           0.108     1.723    counter2_reg_n_0_[3]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    counter2_reg[0]_i_1_n_4
    SLICE_X63Y15         FDRE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter2_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter2_reg[12]/Q
                         net (fo=1, routed)           0.105     1.717    counter2_reg_n_0_[12]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  counter2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    counter2_reg[12]_i_1_n_7
    SLICE_X63Y18         FDRE                                         r  counter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  counter2_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    counter2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  counter2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter2_reg[16]/Q
                         net (fo=1, routed)           0.105     1.716    counter2_reg_n_0_[16]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  counter2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    counter2_reg[16]_i_1_n_7
    SLICE_X63Y19         FDRE                                         r  counter2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  counter2_reg[16]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    counter2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  counter2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter2_reg[24]/Q
                         net (fo=1, routed)           0.105     1.714    counter2_reg_n_0_[24]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  counter2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    counter2_reg[24]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  counter2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.981    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  counter2_reg[24]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    counter2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter2_reg[4]/Q
                         net (fo=1, routed)           0.105     1.719    counter2_reg_n_0_[4]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    counter2_reg[4]_i_1_n_7
    SLICE_X63Y16         FDRE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter2_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   counter2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   counter2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   counter2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   counter2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   counter2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   counter2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   counter2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   counter2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   counter2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   counter2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   counter2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   counter2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   counter2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   counter2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   counter2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   counter2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   counter2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   counter2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   counter2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   counter2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   counter2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   counter2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   counter2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   counter2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   counter2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   counter2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   counter2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   counter2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   counter2_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.476ns (60.357%)  route 2.940ns (39.643%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.871     1.290    ss/Q[2]
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.324     1.614 r  ss/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.069     3.683    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733     7.417 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.417    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.462ns (62.558%)  route 2.670ns (37.442%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.873     1.292    ss/Q[2]
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.324     1.616 r  ss/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.797     3.413    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     7.132 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.132    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 4.317ns (60.913%)  route 2.770ns (39.087%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  HEX_reg[0]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[0]/Q
                         net (fo=7, routed)           0.868     1.324    ss/Q[0]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.154     1.478 r  ss/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.903     3.380    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     7.088 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.088    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 4.115ns (59.882%)  route 2.757ns (40.118%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  HEX_reg[0]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  HEX_reg[0]/Q
                         net (fo=7, routed)           0.873     1.329    HEX[0]
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.124     1.453 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.884     3.337    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.872 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.872    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 4.251ns (62.137%)  route 2.590ns (37.863%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.873     1.292    ss/Q[2]
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.296     1.588 r  ss/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.717     3.305    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.841 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.841    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 4.100ns (60.110%)  route 2.721ns (39.890%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  HEX_reg[0]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[0]/Q
                         net (fo=7, routed)           0.868     1.324    ss/Q[0]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.124     1.448 r  ss/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.853     3.301    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.821 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.821    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 4.244ns (62.337%)  route 2.564ns (37.663%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  HEX_reg[2]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  HEX_reg[2]/Q
                         net (fo=7, routed)           0.871     1.290    ss/Q[2]
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.296     1.586 r  ss/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.693     3.279    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.808 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.808    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.232ns  (logic 4.092ns (65.648%)  route 2.141ns (34.352%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  dp_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dp_reg/Q
                         net (fo=1, routed)           2.141     2.560    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.673     6.232 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     6.232    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.959ns (68.088%)  route 1.855ns (31.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  an_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  an_reg[0]/Q
                         net (fo=1, routed)           1.855     2.311    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.814 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.814    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.979ns (68.735%)  route 1.810ns (31.265%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  an_reg[2]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  an_reg[2]/Q
                         net (fo=1, routed)           1.810     2.266    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.789 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.789    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.101     0.229    counter[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.098     0.327 r  an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    an[2]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.232ns (69.581%)  route 0.101ns (30.419%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter_reg[0]/Q
                         net (fo=10, routed)          0.101     0.229    counter[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.104     0.333 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    an[3]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.226ns (48.857%)  route 0.237ns (51.143%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.237     0.365    counter[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.098     0.463 r  an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    an[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.226ns (48.857%)  route 0.237ns (51.143%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter_reg[0]/Q
                         net (fo=10, routed)          0.237     0.365    counter[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.098     0.463 r  an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.463    an[1]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.226ns (48.857%)  route 0.237ns (51.143%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter_reg[0]/Q
                         net (fo=10, routed)          0.237     0.365    counter[0]
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.098     0.463 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    counter[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.227ns (48.968%)  route 0.237ns (51.032%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.237     0.365    counter[0]
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.099     0.464 r  dp_i_1/O
                         net (fo=1, routed)           0.000     0.464    dp_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  dp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.223ns (45.188%)  route 0.270ns (54.812%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.270     0.398    counter[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.095     0.493 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.493    counter[1]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.226ns (45.519%)  route 0.270ns (54.481%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.270     0.398    counter[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I3_O)        0.098     0.496 r  HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.496    HEX[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.224ns (40.856%)  route 0.324ns (59.144%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter_reg[0]/Q
                         net (fo=10, routed)          0.324     0.452    counter[0]
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.096     0.548 r  HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.548    HEX[2]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.226ns (41.071%)  route 0.324ns (58.929%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[0]/Q
                         net (fo=10, routed)          0.324     0.452    counter[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I3_O)        0.098     0.550 r  HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.550    HEX[1]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLOCK
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.596ns  (logic 0.743ns (46.565%)  route 0.853ns (53.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  inp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  inp_reg[2]/Q
                         net (fo=4, routed)           0.853     6.411    inp_reg_n_0_[2]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.324     6.735 r  dp_i_1/O
                         net (fo=1, routed)           0.000     6.735    dp_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  dp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.415ns  (logic 0.580ns (40.985%)  route 0.835ns (59.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  inp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  inp_reg[13]/Q
                         net (fo=2, routed)           0.835     6.430    inp_reg_n_0_[13]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.554 r  HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     6.554    HEX[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 0.718ns (51.760%)  route 0.669ns (48.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  inp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  inp_reg[1]/Q
                         net (fo=1, routed)           0.669     6.227    inp_reg_n_0_[1]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.299     6.526 r  HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     6.526    HEX[1]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.370ns  (logic 0.741ns (54.070%)  route 0.629ns (45.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  inp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  inp_reg[2]/Q
                         net (fo=4, routed)           0.629     6.188    inp_reg_n_0_[2]
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.322     6.510 r  HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     6.510    HEX[2]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.282%)  route 0.207ns (52.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  inp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inp_reg[8]/Q
                         net (fo=1, routed)           0.207     1.814    inp_reg_n_0_[8]
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  HEX[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    HEX[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  HEX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inpDp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.183ns (43.307%)  route 0.240ns (56.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  inpDp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inpDp_reg[2]/Q
                         net (fo=1, routed)           0.240     1.846    inpDp_reg_n_0_[2]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.042     1.888 r  dp_i_1/O
                         net (fo=1, routed)           0.000     1.888    dp_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  dp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.186ns (41.455%)  route 0.263ns (58.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  inp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inp_reg[13]/Q
                         net (fo=2, routed)           0.263     1.869    inp_reg_n_0_[13]
    SLICE_X62Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.914 r  HEX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.914    HEX[1]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  HEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.226ns (47.836%)  route 0.246ns (52.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  inp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  inp_reg[2]/Q
                         net (fo=4, routed)           0.246     1.840    inp_reg_n_0_[2]
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.098     1.938 r  HEX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.938    HEX[2]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  HEX_reg[2]/D
  -------------------------------------------------------------------    -------------------





