

================================================================
== Vitis HLS Report for 'update_V_double_6_1_6_s'
================================================================
* Date:           Tue Apr  4 19:45:39 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.175 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.600 us|  0.600 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- CALC_V  |        8|        8|         4|          1|          1|     6|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      63|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    38|        0|    1840|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      482|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    38|      482|    1939|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U533  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U534   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U535   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U536   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U537   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dsub_64ns_64ns_64_1_full_dsp_1_U532  |dsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|  38|  0| 1840|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_188_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln164_fu_229_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln165_fu_239_p2        |         +|   0|  0|  13|           6|           6|
    |sub_ln164_fu_223_p2        |         -|   0|  0|  13|           6|           6|
    |ap_condition_150           |       and|   0|  0|   2|           1|           1|
    |icmp_ln157_fu_182_p2       |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  63|          27|          26|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    3|          6|
    |k_fu_58                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln165_reg_317                   |   6|   0|    6|          0|
    |add_reg_322                         |  64|   0|   64|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |c_read_reg_255                      |  64|   0|   64|          0|
    |col_i_cast_reg_267                  |   3|   0|    6|          3|
    |col_i_cast_reg_267_pp0_iter1_reg    |   3|   0|    6|          3|
    |k_1_reg_277                         |   3|   0|    3|          0|
    |k_1_reg_277_pp0_iter1_reg           |   3|   0|    3|          0|
    |k_fu_58                             |   3|   0|    3|          0|
    |mul1_reg_302                        |  64|   0|   64|          0|
    |mul2_reg_307                        |  64|   0|   64|          0|
    |mul3_reg_312                        |  64|   0|   64|          0|
    |mul_reg_297                         |  64|   0|   64|          0|
    |s_read_reg_261                      |  64|   0|   64|          0|
    |zext_ln157_1_reg_272                |   3|   0|    6|          3|
    |zext_ln157_1_reg_272_pp0_iter1_reg  |   3|   0|    6|          3|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 482|   0|  494|         12|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------+-----+-----+------------+---------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  update_V<double, 6, 1, 6>|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  update_V<double, 6, 1, 6>|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  update_V<double, 6, 1, 6>|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  update_V<double, 6, 1, 6>|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|  update_V<double, 6, 1, 6>|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  update_V<double, 6, 1, 6>|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  update_V<double, 6, 1, 6>|  return value|
|matV_address0  |  out|    6|   ap_memory|                       matV|         array|
|matV_ce0       |  out|    1|   ap_memory|                       matV|         array|
|matV_we0       |  out|    1|   ap_memory|                       matV|         array|
|matV_d0        |  out|   64|   ap_memory|                       matV|         array|
|matV_address1  |  out|    6|   ap_memory|                       matV|         array|
|matV_ce1       |  out|    1|   ap_memory|                       matV|         array|
|matV_we1       |  out|    1|   ap_memory|                       matV|         array|
|matV_d1        |  out|   64|   ap_memory|                       matV|         array|
|V_i_address0   |  out|    3|   ap_memory|                        V_i|         array|
|V_i_ce0        |  out|    1|   ap_memory|                        V_i|         array|
|V_i_q0         |   in|   64|   ap_memory|                        V_i|         array|
|V_j_address0   |  out|    3|   ap_memory|                        V_j|         array|
|V_j_ce0        |  out|    1|   ap_memory|                        V_j|         array|
|V_j_q0         |   in|   64|   ap_memory|                        V_j|         array|
|col_i          |   in|    3|     ap_none|                      col_i|        scalar|
|col_j          |   in|    3|     ap_none|                      col_j|        scalar|
|s              |   in|   64|     ap_none|                          s|        scalar|
|c              |   in|   64|     ap_none|                          c|        scalar|
+---------------+-----+-----+------------+---------------------------+--------------+

