INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marcu/Documents/3213 Labs/arbitrary_clock_divider/arbitrary_clock_divider.srcs/sources_1/new/ClockDividerHB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDividerHB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marcu/Documents/3213 Labs/arbitrary_clock_divider/arbitrary_clock_divider.srcs/sim_1/imports/Activity 4/TEST_clockDividerHB2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_clockDividerHB2
