<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › setup-shx3.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>setup-shx3.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH-X3 Prototype Setup</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2007 - 2010  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;cpu/shx3.h&gt;</span>
<span class="cp">#include &lt;asm/mmzone.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * This intentionally only registers SCIF ports 0, 1, and 3. SCIF 2</span>
<span class="cm"> * INTEVT values overlap with the FPU EXPEVT ones, requiring special</span>
<span class="cm"> * demuxing in the exception dispatch path.</span>
<span class="cm"> *</span>
<span class="cm"> * As this overlap is something that never should have made it in to</span>
<span class="cm"> * silicon in the first place, we just refuse to deal with the port at</span>
<span class="cm"> * all rather than adding infrastructure to hack around it.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffc30000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x700</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x720</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x760</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x740</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffc40000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x780</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7a0</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7e0</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffc60000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x880</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8a0</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8e0</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8c0</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffc10008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffc10013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x400</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffc10014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffc1001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x420</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffc10020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffc1002f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x440</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu2_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu3_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffc20008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffc20013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x460</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu3_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu3_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu4_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffc20014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffc2001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x480</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu4_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu4_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu5_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffc20020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffc2002b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x4a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu5_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu5_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">shx3_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu5_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">shx3_devices_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">shx3_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">shx3_early_devices</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">shx3_devices_setup</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_early_device_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">shx3_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">shx3_early_devices</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* interrupt sources */</span>
	<span class="n">IRL_LLLL</span><span class="p">,</span> <span class="n">IRL_LLLH</span><span class="p">,</span> <span class="n">IRL_LLHL</span><span class="p">,</span> <span class="n">IRL_LLHH</span><span class="p">,</span>
	<span class="n">IRL_LHLL</span><span class="p">,</span> <span class="n">IRL_LHLH</span><span class="p">,</span> <span class="n">IRL_LHHL</span><span class="p">,</span> <span class="n">IRL_LHHH</span><span class="p">,</span>
	<span class="n">IRL_HLLL</span><span class="p">,</span> <span class="n">IRL_HLLH</span><span class="p">,</span> <span class="n">IRL_HLHL</span><span class="p">,</span> <span class="n">IRL_HLHH</span><span class="p">,</span>
	<span class="n">IRL_HHLL</span><span class="p">,</span> <span class="n">IRL_HHLH</span><span class="p">,</span> <span class="n">IRL_HHHL</span><span class="p">,</span>
	<span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span>
	<span class="n">HUDII</span><span class="p">,</span>
	<span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU5</span><span class="p">,</span>
	<span class="n">PCII0</span><span class="p">,</span> <span class="n">PCII1</span><span class="p">,</span> <span class="n">PCII2</span><span class="p">,</span> <span class="n">PCII3</span><span class="p">,</span> <span class="n">PCII4</span><span class="p">,</span>
	<span class="n">PCII5</span><span class="p">,</span> <span class="n">PCII6</span><span class="p">,</span> <span class="n">PCII7</span><span class="p">,</span> <span class="n">PCII8</span><span class="p">,</span> <span class="n">PCII9</span><span class="p">,</span>
	<span class="n">SCIF0_ERI</span><span class="p">,</span> <span class="n">SCIF0_RXI</span><span class="p">,</span> <span class="n">SCIF0_BRI</span><span class="p">,</span> <span class="n">SCIF0_TXI</span><span class="p">,</span>
	<span class="n">SCIF1_ERI</span><span class="p">,</span> <span class="n">SCIF1_RXI</span><span class="p">,</span> <span class="n">SCIF1_BRI</span><span class="p">,</span> <span class="n">SCIF1_TXI</span><span class="p">,</span>
	<span class="n">SCIF2_ERI</span><span class="p">,</span> <span class="n">SCIF2_RXI</span><span class="p">,</span> <span class="n">SCIF2_BRI</span><span class="p">,</span> <span class="n">SCIF2_TXI</span><span class="p">,</span>
	<span class="n">SCIF3_ERI</span><span class="p">,</span> <span class="n">SCIF3_RXI</span><span class="p">,</span> <span class="n">SCIF3_BRI</span><span class="p">,</span> <span class="n">SCIF3_TXI</span><span class="p">,</span>
	<span class="n">DMAC0_DMINT0</span><span class="p">,</span> <span class="n">DMAC0_DMINT1</span><span class="p">,</span> <span class="n">DMAC0_DMINT2</span><span class="p">,</span> <span class="n">DMAC0_DMINT3</span><span class="p">,</span>
	<span class="n">DMAC0_DMINT4</span><span class="p">,</span> <span class="n">DMAC0_DMINT5</span><span class="p">,</span> <span class="n">DMAC0_DMAE</span><span class="p">,</span>
	<span class="n">DU</span><span class="p">,</span>
	<span class="n">DMAC1_DMINT6</span><span class="p">,</span> <span class="n">DMAC1_DMINT7</span><span class="p">,</span> <span class="n">DMAC1_DMINT8</span><span class="p">,</span> <span class="n">DMAC1_DMINT9</span><span class="p">,</span>
	<span class="n">DMAC1_DMINT10</span><span class="p">,</span> <span class="n">DMAC1_DMINT11</span><span class="p">,</span> <span class="n">DMAC1_DMAE</span><span class="p">,</span>
	<span class="n">IIC</span><span class="p">,</span> <span class="n">VIN0</span><span class="p">,</span> <span class="n">VIN1</span><span class="p">,</span> <span class="n">VCORE0</span><span class="p">,</span> <span class="n">ATAPI</span><span class="p">,</span>
	<span class="n">DTU0</span><span class="p">,</span> <span class="n">DTU1</span><span class="p">,</span> <span class="n">DTU2</span><span class="p">,</span> <span class="n">DTU3</span><span class="p">,</span>
	<span class="n">FE0</span><span class="p">,</span> <span class="n">FE1</span><span class="p">,</span>
	<span class="n">GPIO0</span><span class="p">,</span> <span class="n">GPIO1</span><span class="p">,</span> <span class="n">GPIO2</span><span class="p">,</span> <span class="n">GPIO3</span><span class="p">,</span>
	<span class="n">PAM</span><span class="p">,</span> <span class="n">IRM</span><span class="p">,</span>
	<span class="n">INTICI0</span><span class="p">,</span> <span class="n">INTICI1</span><span class="p">,</span> <span class="n">INTICI2</span><span class="p">,</span> <span class="n">INTICI3</span><span class="p">,</span>
	<span class="n">INTICI4</span><span class="p">,</span> <span class="n">INTICI5</span><span class="p">,</span> <span class="n">INTICI6</span><span class="p">,</span> <span class="n">INTICI7</span><span class="p">,</span>

	<span class="cm">/* interrupt groups */</span>
	<span class="n">IRL</span><span class="p">,</span> <span class="n">PCII56789</span><span class="p">,</span> <span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span>
	<span class="n">DMAC0</span><span class="p">,</span> <span class="n">DMAC1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HUDII</span><span class="p">,</span> <span class="mh">0x3e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU2</span><span class="p">,</span> <span class="mh">0x440</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU3</span><span class="p">,</span> <span class="mh">0x460</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU4</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU5</span><span class="p">,</span> <span class="mh">0x4a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII0</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII1</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII2</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII3</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII4</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII5</span><span class="p">,</span> <span class="mh">0x5a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII6</span><span class="p">,</span> <span class="mh">0x5c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII7</span><span class="p">,</span> <span class="mh">0x5e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII8</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCII9</span><span class="p">,</span> <span class="mh">0x620</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0_ERI</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0_RXI</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0_BRI</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0_TXI</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1_ERI</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1_RXI</span><span class="p">,</span> <span class="mh">0x7a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1_BRI</span><span class="p">,</span> <span class="mh">0x7c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1_TXI</span><span class="p">,</span> <span class="mh">0x7e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3_ERI</span><span class="p">,</span> <span class="mh">0x880</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3_RXI</span><span class="p">,</span> <span class="mh">0x8a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3_BRI</span><span class="p">,</span> <span class="mh">0x8c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3_TXI</span><span class="p">,</span> <span class="mh">0x8e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_DMINT0</span><span class="p">,</span> <span class="mh">0x900</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_DMINT1</span><span class="p">,</span> <span class="mh">0x920</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_DMINT2</span><span class="p">,</span> <span class="mh">0x940</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_DMINT3</span><span class="p">,</span> <span class="mh">0x960</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_DMINT4</span><span class="p">,</span> <span class="mh">0x980</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_DMINT5</span><span class="p">,</span> <span class="mh">0x9a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_DMAE</span><span class="p">,</span> <span class="mh">0x9c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DU</span><span class="p">,</span> <span class="mh">0x9e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_DMINT6</span><span class="p">,</span> <span class="mh">0xa00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_DMINT7</span><span class="p">,</span> <span class="mh">0xa20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_DMINT8</span><span class="p">,</span> <span class="mh">0xa40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_DMINT9</span><span class="p">,</span> <span class="mh">0xa60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_DMINT10</span><span class="p">,</span> <span class="mh">0xa80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_DMINT11</span><span class="p">,</span> <span class="mh">0xaa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_DMAE</span><span class="p">,</span> <span class="mh">0xac0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC</span><span class="p">,</span> <span class="mh">0xae0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIN0</span><span class="p">,</span> <span class="mh">0xb00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIN1</span><span class="p">,</span> <span class="mh">0xb20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VCORE0</span><span class="p">,</span> <span class="mh">0xb00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ATAPI</span><span class="p">,</span> <span class="mh">0xb60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU0</span><span class="p">,</span> <span class="mh">0xc00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU0</span><span class="p">,</span> <span class="mh">0xc20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU0</span><span class="p">,</span> <span class="mh">0xc40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU1</span><span class="p">,</span> <span class="mh">0xc60</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU1</span><span class="p">,</span> <span class="mh">0xc80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU1</span><span class="p">,</span> <span class="mh">0xca0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU2</span><span class="p">,</span> <span class="mh">0xcc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU2</span><span class="p">,</span> <span class="mh">0xce0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU2</span><span class="p">,</span> <span class="mh">0xd00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU3</span><span class="p">,</span> <span class="mh">0xd20</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU3</span><span class="p">,</span> <span class="mh">0xd40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DTU3</span><span class="p">,</span> <span class="mh">0xd60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FE0</span><span class="p">,</span> <span class="mh">0xe00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FE1</span><span class="p">,</span> <span class="mh">0xe20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO0</span><span class="p">,</span> <span class="mh">0xe40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO1</span><span class="p">,</span> <span class="mh">0xe60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO2</span><span class="p">,</span> <span class="mh">0xe80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO3</span><span class="p">,</span> <span class="mh">0xea0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PAM</span><span class="p">,</span> <span class="mh">0xec0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRM</span><span class="p">,</span> <span class="mh">0xee0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI0</span><span class="p">,</span> <span class="mh">0xf00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI1</span><span class="p">,</span> <span class="mh">0xf20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI2</span><span class="p">,</span> <span class="mh">0xf40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI3</span><span class="p">,</span> <span class="mh">0xf60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI4</span><span class="p">,</span> <span class="mh">0xf80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI5</span><span class="p">,</span> <span class="mh">0xfa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI6</span><span class="p">,</span> <span class="mh">0xfc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI7</span><span class="p">,</span> <span class="mh">0xfe0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">IRL</span><span class="p">,</span> <span class="n">IRL_LLLL</span><span class="p">,</span> <span class="n">IRL_LLLH</span><span class="p">,</span> <span class="n">IRL_LLHL</span><span class="p">,</span> <span class="n">IRL_LLHH</span><span class="p">,</span>
		   <span class="n">IRL_LHLL</span><span class="p">,</span> <span class="n">IRL_LHLH</span><span class="p">,</span> <span class="n">IRL_LHHL</span><span class="p">,</span> <span class="n">IRL_LHHH</span><span class="p">,</span>
		   <span class="n">IRL_HLLL</span><span class="p">,</span> <span class="n">IRL_HLLH</span><span class="p">,</span> <span class="n">IRL_HLHL</span><span class="p">,</span> <span class="n">IRL_HLHH</span><span class="p">,</span>
		   <span class="n">IRL_HHLL</span><span class="p">,</span> <span class="n">IRL_HHLH</span><span class="p">,</span> <span class="n">IRL_HHHL</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">PCII56789</span><span class="p">,</span> <span class="n">PCII5</span><span class="p">,</span> <span class="n">PCII6</span><span class="p">,</span> <span class="n">PCII7</span><span class="p">,</span> <span class="n">PCII8</span><span class="p">,</span> <span class="n">PCII9</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF0_ERI</span><span class="p">,</span> <span class="n">SCIF0_RXI</span><span class="p">,</span> <span class="n">SCIF0_BRI</span><span class="p">,</span> <span class="n">SCIF0_TXI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF1_ERI</span><span class="p">,</span> <span class="n">SCIF1_RXI</span><span class="p">,</span> <span class="n">SCIF1_BRI</span><span class="p">,</span> <span class="n">SCIF1_TXI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF3_ERI</span><span class="p">,</span> <span class="n">SCIF3_RXI</span><span class="p">,</span> <span class="n">SCIF3_BRI</span><span class="p">,</span> <span class="n">SCIF3_TXI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC0</span><span class="p">,</span> <span class="n">DMAC0_DMINT0</span><span class="p">,</span> <span class="n">DMAC0_DMINT1</span><span class="p">,</span> <span class="n">DMAC0_DMINT2</span><span class="p">,</span>
		   <span class="n">DMAC0_DMINT3</span><span class="p">,</span> <span class="n">DMAC0_DMINT4</span><span class="p">,</span> <span class="n">DMAC0_DMINT5</span><span class="p">,</span> <span class="n">DMAC0_DMAE</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC1</span><span class="p">,</span> <span class="n">DMAC1_DMINT6</span><span class="p">,</span> <span class="n">DMAC1_DMINT7</span><span class="p">,</span> <span class="n">DMAC1_DMINT8</span><span class="p">,</span>
		   <span class="n">DMAC1_DMINT9</span><span class="p">,</span> <span class="n">DMAC1_DMINT10</span><span class="p">,</span> <span class="n">DMAC1_DMINT11</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#define INT2DISTCR0	0xfe4108a0</span>
<span class="cp">#define INT2DISTCR1	0xfe4108a4</span>
<span class="cp">#define INT2DISTCR2	0xfe4108a8</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfe410030</span><span class="p">,</span> <span class="mh">0xfe410050</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* CnINTMSK0 / CnINTMSKCLR0 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410040</span><span class="p">,</span> <span class="mh">0xfe410060</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* CnINTMSK1 / CnINTMSKCLR1 */</span>
	  <span class="p">{</span> <span class="n">IRL</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410820</span><span class="p">,</span> <span class="mh">0xfe410850</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* CnINT2MSK0 / CnINT2MSKCLR0 */</span>
	  <span class="p">{</span> <span class="n">FE1</span><span class="p">,</span> <span class="n">FE0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ATAPI</span><span class="p">,</span> <span class="n">VCORE0</span><span class="p">,</span> <span class="n">VIN1</span><span class="p">,</span> <span class="n">VIN0</span><span class="p">,</span> <span class="n">IIC</span><span class="p">,</span>
	    <span class="n">DU</span><span class="p">,</span> <span class="n">GPIO3</span><span class="p">,</span> <span class="n">GPIO2</span><span class="p">,</span> <span class="n">GPIO1</span><span class="p">,</span> <span class="n">GPIO0</span><span class="p">,</span> <span class="n">PAM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* HUDI bits ignored */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">TMU5</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
	    <span class="n">INTC_SMP_BALANCING</span><span class="p">(</span><span class="n">INT2DISTCR0</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410830</span><span class="p">,</span> <span class="mh">0xfe410860</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* CnINT2MSK1 / CnINT2MSKCLR1 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DTU3</span><span class="p">,</span> <span class="n">DTU2</span><span class="p">,</span> <span class="n">DTU1</span><span class="p">,</span> <span class="n">DTU0</span><span class="p">,</span> <span class="cm">/* IRM bits ignored */</span>
	    <span class="n">PCII9</span><span class="p">,</span> <span class="n">PCII8</span><span class="p">,</span> <span class="n">PCII7</span><span class="p">,</span> <span class="n">PCII6</span><span class="p">,</span> <span class="n">PCII5</span><span class="p">,</span> <span class="n">PCII4</span><span class="p">,</span> <span class="n">PCII3</span><span class="p">,</span> <span class="n">PCII2</span><span class="p">,</span>
	    <span class="n">PCII1</span><span class="p">,</span> <span class="n">PCII0</span><span class="p">,</span> <span class="n">DMAC1_DMAE</span><span class="p">,</span> <span class="n">DMAC1_DMINT11</span><span class="p">,</span>
	    <span class="n">DMAC1_DMINT10</span><span class="p">,</span> <span class="n">DMAC1_DMINT9</span><span class="p">,</span> <span class="n">DMAC1_DMINT8</span><span class="p">,</span> <span class="n">DMAC1_DMINT7</span><span class="p">,</span>
	    <span class="n">DMAC1_DMINT6</span><span class="p">,</span> <span class="n">DMAC0_DMAE</span><span class="p">,</span> <span class="n">DMAC0_DMINT5</span><span class="p">,</span> <span class="n">DMAC0_DMINT4</span><span class="p">,</span>
	    <span class="n">DMAC0_DMINT3</span><span class="p">,</span> <span class="n">DMAC0_DMINT2</span><span class="p">,</span> <span class="n">DMAC0_DMINT1</span><span class="p">,</span> <span class="n">DMAC0_DMINT0</span> <span class="p">},</span>
	    <span class="n">INTC_SMP_BALANCING</span><span class="p">(</span><span class="n">INT2DISTCR1</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410840</span><span class="p">,</span> <span class="mh">0xfe410870</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* CnINT2MSK2 / CnINT2MSKCLR2 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">SCIF3_TXI</span><span class="p">,</span> <span class="n">SCIF3_BRI</span><span class="p">,</span> <span class="n">SCIF3_RXI</span><span class="p">,</span> <span class="n">SCIF3_ERI</span><span class="p">,</span>
	    <span class="n">SCIF2_TXI</span><span class="p">,</span> <span class="n">SCIF2_BRI</span><span class="p">,</span> <span class="n">SCIF2_RXI</span><span class="p">,</span> <span class="n">SCIF2_ERI</span><span class="p">,</span>
	    <span class="n">SCIF1_TXI</span><span class="p">,</span> <span class="n">SCIF1_BRI</span><span class="p">,</span> <span class="n">SCIF1_RXI</span><span class="p">,</span> <span class="n">SCIF1_ERI</span><span class="p">,</span>
	    <span class="n">SCIF0_TXI</span><span class="p">,</span> <span class="n">SCIF0_BRI</span><span class="p">,</span> <span class="n">SCIF0_RXI</span><span class="p">,</span> <span class="n">SCIF0_ERI</span> <span class="p">},</span>
	    <span class="n">INTC_SMP_BALANCING</span><span class="p">(</span><span class="n">INT2DISTCR2</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfe410010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INTPRI */</span> <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span> <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="mh">0xfe410800</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INT2PRI0 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">HUDII</span><span class="p">,</span> <span class="n">TMU5</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span>
						 <span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410804</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INT2PRI1 */</span> <span class="p">{</span> <span class="n">DTU3</span><span class="p">,</span> <span class="n">DTU2</span><span class="p">,</span> <span class="n">DTU1</span><span class="p">,</span> <span class="n">DTU0</span><span class="p">,</span>
						 <span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span>
						 <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410808</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INT2PRI2 */</span> <span class="p">{</span> <span class="n">DMAC1</span><span class="p">,</span> <span class="n">DMAC0</span><span class="p">,</span>
						 <span class="n">PCII56789</span><span class="p">,</span> <span class="n">PCII4</span><span class="p">,</span>
						 <span class="n">PCII3</span><span class="p">,</span> <span class="n">PCII2</span><span class="p">,</span>
						 <span class="n">PCII1</span><span class="p">,</span> <span class="n">PCII0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe41080c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INT2PRI3 */</span> <span class="p">{</span> <span class="n">FE1</span><span class="p">,</span> <span class="n">FE0</span><span class="p">,</span> <span class="n">ATAPI</span><span class="p">,</span> <span class="n">VCORE0</span><span class="p">,</span>
						 <span class="n">VIN1</span><span class="p">,</span> <span class="n">VIN0</span><span class="p">,</span> <span class="n">IIC</span><span class="p">,</span> <span class="n">DU</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410810</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INT2PRI4 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PAM</span><span class="p">,</span> <span class="n">GPIO3</span><span class="p">,</span>
						 <span class="n">GPIO2</span><span class="p">,</span> <span class="n">GPIO1</span><span class="p">,</span> <span class="n">GPIO0</span><span class="p">,</span> <span class="n">IRM</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410090</span><span class="p">,</span> <span class="mh">0xfe4100a0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* CnICIPRI / CnICIPRICLR */</span>
	  <span class="p">{</span> <span class="n">INTICI7</span><span class="p">,</span> <span class="n">INTICI6</span><span class="p">,</span> <span class="n">INTICI5</span><span class="p">,</span> <span class="n">INTICI4</span><span class="p">,</span>
	    <span class="n">INTICI3</span><span class="p">,</span> <span class="n">INTICI2</span><span class="p">,</span> <span class="n">INTICI1</span><span class="p">,</span> <span class="n">INTICI0</span> <span class="p">},</span> <span class="n">INTC_SMP</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc</span><span class="p">,</span> <span class="s">&quot;shx3&quot;</span><span class="p">,</span> <span class="n">vectors</span><span class="p">,</span> <span class="n">groups</span><span class="p">,</span>
			 <span class="n">mask_registers</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cm">/* Support for external interrupt pins in IRQ mode */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irq</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ0</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ2</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ3</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_sense_reg</span> <span class="n">sense_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfe41001c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ICR1 */</span>   <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_irq</span><span class="p">,</span> <span class="s">&quot;shx3-irq&quot;</span><span class="p">,</span> <span class="n">vectors_irq</span><span class="p">,</span> <span class="n">groups</span><span class="p">,</span>
			 <span class="n">mask_registers</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="n">sense_registers</span><span class="p">);</span>

<span class="cm">/* External interrupt pins in IRL mode */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irl</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LLLL</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LLLH</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LLHL</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LLHH</span><span class="p">,</span> <span class="mh">0x260</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LHLL</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LHLH</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LHHL</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_LHHH</span><span class="p">,</span> <span class="mh">0x2e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HLLL</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HLLH</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HLHL</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HLHH</span><span class="p">,</span> <span class="mh">0x360</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HHLL</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HHLH</span><span class="p">,</span> <span class="mh">0x3a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL_HHHL</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_irl</span><span class="p">,</span> <span class="s">&quot;shx3-irl&quot;</span><span class="p">,</span> <span class="n">vectors_irl</span><span class="p">,</span> <span class="n">groups</span><span class="p">,</span>
			 <span class="n">mask_registers</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup_pins</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRQ</span>:
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">GPIO_FN_IRQ3</span><span class="p">,</span> <span class="n">intc_desc_irq</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">GPIO_FN_IRQ2</span><span class="p">,</span> <span class="n">intc_desc_irq</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">GPIO_FN_IRQ1</span><span class="p">,</span> <span class="n">intc_desc_irq</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">GPIO_FN_IRQ0</span><span class="p">,</span> <span class="n">intc_desc_irq</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to set IRQ mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irq</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL3210</span>:
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">GPIO_FN_IRL3</span><span class="p">,</span> <span class="n">intc_desc_irl</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">GPIO_FN_IRL2</span><span class="p">,</span> <span class="n">intc_desc_irl</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">GPIO_FN_IRL1</span><span class="p">,</span> <span class="n">intc_desc_irl</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">GPIO_FN_IRL0</span><span class="p">,</span> <span class="n">intc_desc_irl</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to set IRL mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irl</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_mem_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Register CPU#0 URAM space as Node 1 */</span>
	<span class="n">setup_bootmem_node</span><span class="p">(</span><span class="n">nid</span><span class="o">++</span><span class="p">,</span> <span class="mh">0x145f0000</span><span class="p">,</span> <span class="mh">0x14610000</span><span class="p">);</span>	<span class="cm">/* CPU0 */</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	/* XXX: Not yet.. */</span>
<span class="c">	setup_bootmem_node(nid++, 0x14df0000, 0x14e10000);	/* CPU1 */</span>
<span class="c">	setup_bootmem_node(nid++, 0x155f0000, 0x15610000);	/* CPU2 */</span>
<span class="c">	setup_bootmem_node(nid++, 0x15df0000, 0x15e10000);	/* CPU3 */</span>
<span class="cp">#endif</span>

	<span class="n">setup_bootmem_node</span><span class="p">(</span><span class="n">nid</span><span class="o">++</span><span class="p">,</span> <span class="mh">0x16000000</span><span class="p">,</span> <span class="mh">0x16020000</span><span class="p">);</span>	<span class="cm">/* CSM */</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
