$date
	Sat Jan  3 11:38:53 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! o_c [31:0] $end
$var reg 1 " clk $end
$var reg 32 # i_a [31:0] $end
$var reg 6 $ i_alu_op [5:0] $end
$var reg 32 % i_b [31:0] $end
$scope module dut $end
$var wire 32 & i_a [31:0] $end
$var wire 6 ' i_alu_op [5:0] $end
$var wire 32 ( i_b [31:0] $end
$var reg 32 ) o_c [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 )
b1 (
b10001 '
b1 &
b1 %
b10001 $
b1 #
0"
b10 !
$end
#5
b0 !
b0 )
b10010 $
b10010 '
1"
#10
b1 !
b1 )
b100001 $
b100001 '
b100000000000000000001 %
b100000000000000000001 (
b1000000000001 #
b1000000000001 &
0"
#15
b10000000100000001 !
b10000000100000001 )
b100010 $
b100010 '
b10000000000000001 %
b10000000000000001 (
b100000001 #
b100000001 &
1"
#20
b10000000100000000 !
b10000000100000000 )
b100011 $
b100011 '
0"
#25
b11111111111111111111111111111110 !
b11111111111111111111111111111110 )
b100100 $
b100100 '
b1 %
b1 (
b1 #
b1 &
1"
#30
b1 !
b1 )
b110101 $
b110101 '
b10000000000000001 %
b10000000000000001 (
b100000001 #
b100000001 &
0"
#35
b10000000000000000 !
b10000000000000000 )
b110011 $
b110011 '
b10000 %
b10000 (
b1 #
b1 &
1"
#40
b10000000 !
b10000000 )
b110100 $
b110100 '
b1 %
b1 (
b100000000 #
b100000000 &
0"
#45
b0 !
b0 )
b110101 $
b110101 '
b11 %
b11 (
b11111111111111111111111111110000 #
b11111111111111111111111111110000 &
1"
#50
0"
