digraph Project {
  // Introduction
  graph [rankdir = LR];
  node[shape=record];

  // Peripheral Blocks
  subgraph "cluster PeripheralBlocks" { label = "Peripheral Blocks";
    MPSoC_DBG[label="MPSoC_DBG \nPeripheral"];
    MPSoC_DMA[label="MPSoC_DMA \nPeripheral"];
    MPSoC_GPIO[label="MPSoC_GPIO \nPeripheral"];
    MPSoC_MPI[label="MPSoC_MPI \nPeripheral"];
    MPSoC_MPRAM[label="MPSoC_MPRAM \nPeripheral"];
    MPSoC_MSI[label="MPSoC_MSI \nPeripheral"];
    MPSoC_NoC[label="MPSoC_NoC \nPeripheral"];
    MPSoC_SPRAM[label="MPSoC_SPRAM \nPeripheral"];
    MPSoC_UART[label="MPSoC_UART \nPeripheral"];
  }

  // Architecture Blocks
  subgraph "cluster ArchitectureBlocks" { label = "Architecture Blocks";
    MPSoC_MSP430[label="MPSoC_MSP430 \nArchitecture"];
    MPSoC_OR1K[label="MPSoC_OR1K \nArchitecture"];
    MPSoC_RISCV[label="MPSoC_RISCV \nArchitecture"];
    SoC_MSP430[label="SoC_MSP430 \nArchitecture"];
    SoC_OR1K[label="SoC_OR1K \nArchitecture"];
    SoC_RISCV[label="SoC_RISCV \nArchitecture"];
    PU_MSP430[label="PU_MSP430 \nArchitecture"];
    PU_OR1K[label="PU_OR1K \nArchitecture"];
    PU_RISCV[label="PU_RISCV \nArchitecture"];
  }

  // Environment Blocks
  subgraph "cluster EnvironmentBlocks" { label = "Environment Blocks";
    MPSoC_DV[label="MPSoC_DV \nEnvironment"];
    SoC_DV[label="SoC_DV \nEnvironment"];
    PU_DV[label="PU_DV \nEnvironment"];
  }

  // Accelerator Blocks
  subgraph "cluster AcceleratorBlocks" { label = "Accelerator Blocks";
    MPSoC_NTM[label="MPSoC_NTM \nAccelerator"];
    SoC_NTM[label="SoC_NTM \nAccelerator"];
    PU_NTM[label="PU_NTM \nAccelerator"];

    MPSoC_DNC[label="MPSoC_DNC \nAccelerator"];
    SoC_DNC[label="SoC_DNC \nAccelerator"];
    PU_DNC[label="PU_DNC \nAccelerator"];

    MPSoC_ANN[label="MPSoC_ANN \nAccelerator"];
    SoC_ANN[label="SoC_ANN \nAccelerator"];
    PU_ANN[label="PU_ANN \nAccelerator"];
  }

  // Target Blocks
  subgraph "cluster TargetBlocks" { label = "Target Blocks";
    MPSoC_EnergyTech[label="MPSoC_EnergyTech \nTarget"];
    SoC_EnergyTech[label="SoC_EnergyTech \nTarget"];
    PU_EnergyTech[label="PU_EnergyTech \nTarget"];

    MPSoC_FinTech[label="MPSoC_FinTech \nTarget"];
    SoC_FinTech[label="SoC_FinTech \nTarget"];
    PU_FinTech[label="PU_FinTech \nTarget"];

    MPSoC_DefenseTech[label="MPSoC_DefenseTech \nTarget"];
    SoC_DefenseTech[label="SoC_DefenseTech \nTarget"];
    PU_DefenseTech[label="PU_DefenseTech \nTarget"];
  }

  // Peripheral -> Architecture
  MPSoC_DBG -> MPSoC_MSP430;
  MPSoC_DMA -> MPSoC_MSP430;
  MPSoC_GPIO -> MPSoC_MSP430;
  MPSoC_MPI -> MPSoC_MSP430;
  MPSoC_MPRAM -> MPSoC_MSP430;
  MPSoC_MSI -> MPSoC_MSP430;
  MPSoC_NoC -> MPSoC_MSP430;
  MPSoC_SPRAM -> MPSoC_MSP430;
  MPSoC_UART -> MPSoC_MSP430;

  MPSoC_DBG -> SoC_MSP430;
  MPSoC_DMA -> SoC_MSP430;
  MPSoC_GPIO -> SoC_MSP430;
  MPSoC_MPI -> SoC_MSP430;
  MPSoC_MPRAM -> SoC_MSP430;
  MPSoC_MSI -> SoC_MSP430;
  MPSoC_NoC -> SoC_MSP430;
  MPSoC_SPRAM -> SoC_MSP430;
  MPSoC_UART -> SoC_MSP430;

  MPSoC_DBG -> PU_MSP430;
  MPSoC_DMA -> PU_MSP430;
  MPSoC_GPIO -> PU_MSP430;
  MPSoC_MPI -> PU_MSP430;
  MPSoC_MPRAM -> PU_MSP430;
  MPSoC_MSI -> PU_MSP430;
  MPSoC_SPRAM -> PU_MSP430;
  MPSoC_UART -> PU_MSP430;


  MPSoC_DBG -> MPSoC_OR1K;
  MPSoC_DMA -> MPSoC_OR1K;
  MPSoC_GPIO -> MPSoC_OR1K;
  MPSoC_MPI -> MPSoC_OR1K;
  MPSoC_MPRAM -> MPSoC_OR1K;
  MPSoC_MSI -> MPSoC_OR1K;
  MPSoC_NoC -> MPSoC_OR1K;
  MPSoC_SPRAM -> MPSoC_OR1K;
  MPSoC_UART -> MPSoC_OR1K;

  MPSoC_DBG -> SoC_OR1K;
  MPSoC_DMA -> SoC_OR1K;
  MPSoC_GPIO -> SoC_OR1K;
  MPSoC_MPI -> SoC_OR1K;
  MPSoC_MPRAM -> SoC_OR1K;
  MPSoC_MSI -> SoC_OR1K;
  MPSoC_NoC -> SoC_OR1K;
  MPSoC_SPRAM -> SoC_OR1K;
  MPSoC_UART -> SoC_OR1K;

  MPSoC_DBG -> PU_OR1K;
  MPSoC_DMA -> PU_OR1K;
  MPSoC_GPIO -> PU_OR1K;
  MPSoC_MPI -> PU_OR1K;
  MPSoC_MPRAM -> PU_OR1K;
  MPSoC_MSI -> PU_OR1K;
  MPSoC_SPRAM -> PU_OR1K;
  MPSoC_UART -> PU_OR1K;


  MPSoC_DBG -> MPSoC_RISCV;
  MPSoC_DMA -> MPSoC_RISCV;
  MPSoC_GPIO -> MPSoC_RISCV;
  MPSoC_MPI -> MPSoC_RISCV;
  MPSoC_MPRAM -> MPSoC_RISCV;
  MPSoC_MSI -> MPSoC_RISCV;
  MPSoC_NoC -> MPSoC_RISCV;
  MPSoC_SPRAM -> MPSoC_RISCV;
  MPSoC_UART -> MPSoC_RISCV;

  MPSoC_DBG -> SoC_RISCV;
  MPSoC_DMA -> SoC_RISCV;
  MPSoC_GPIO -> SoC_RISCV;
  MPSoC_MPI -> SoC_RISCV;
  MPSoC_MPRAM -> SoC_RISCV;
  MPSoC_MSI -> SoC_RISCV;
  MPSoC_NoC -> SoC_RISCV;
  MPSoC_SPRAM -> SoC_RISCV;
  MPSoC_UART -> SoC_RISCV;

  MPSoC_DBG -> PU_RISCV;
  MPSoC_DMA -> PU_RISCV;
  MPSoC_GPIO -> PU_RISCV;
  MPSoC_MPI -> PU_RISCV;
  MPSoC_MPRAM -> PU_RISCV;
  MPSoC_MSI -> PU_RISCV;
  MPSoC_SPRAM -> PU_RISCV;
  MPSoC_UART -> PU_RISCV;

  // Architecture -> Environment
  PU_MSP430 -> PU_DV;
  PU_OR1K -> PU_DV;
  PU_RISCV -> PU_DV;

  SoC_MSP430 -> SoC_DV;
  SoC_OR1K -> SoC_DV;
  SoC_RISCV -> SoC_DV;

  MPSoC_MSP430 -> MPSoC_DV;
  MPSoC_OR1K -> MPSoC_DV;
  MPSoC_RISCV -> MPSoC_DV;

  // Environment -> Accelerator
  PU_DV -> PU_NTM;
  PU_DV -> PU_DNC;
  PU_DV -> PU_ANN;

  SoC_DV -> SoC_NTM;
  SoC_DV -> SoC_DNC;
  SoC_DV -> SoC_ANN;

  MPSoC_DV -> MPSoC_NTM;
  MPSoC_DV -> MPSoC_DNC;
  MPSoC_DV -> MPSoC_ANN;

  // Accelerator -> Target
  PU_NTM -> PU_EnergyTech;
  PU_DNC -> PU_EnergyTech;
  PU_ANN -> PU_EnergyTech;

  SoC_NTM -> SoC_EnergyTech;
  SoC_DNC -> SoC_EnergyTech;
  SoC_ANN -> SoC_EnergyTech;

  MPSoC_NTM -> MPSoC_EnergyTech;
  MPSoC_DNC -> MPSoC_EnergyTech;
  MPSoC_ANN -> MPSoC_EnergyTech;


  PU_NTM -> PU_FinTech;
  PU_DNC -> PU_FinTech;
  PU_ANN -> PU_FinTech;

  SoC_NTM -> SoC_FinTech;
  SoC_DNC -> SoC_FinTech;
  SoC_ANN -> SoC_FinTech;

  MPSoC_NTM -> MPSoC_FinTech;
  MPSoC_DNC -> MPSoC_FinTech;
  MPSoC_ANN -> MPSoC_FinTech;


  PU_NTM -> PU_DefenseTech;
  PU_DNC -> PU_DefenseTech;
  PU_ANN -> PU_DefenseTech;

  SoC_NTM -> SoC_DefenseTech;
  SoC_DNC -> SoC_DefenseTech;
  SoC_ANN -> SoC_DefenseTech;

  MPSoC_NTM -> MPSoC_DefenseTech;
  MPSoC_DNC -> MPSoC_DefenseTech;
  MPSoC_ANN -> MPSoC_DefenseTech;
}
