   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f10x_gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	GPIO_DeInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	GPIO_DeInit:
  25              	.LVL0:
  26              	.LFB0:
  27              		.file 1 "cpu/STM32F103/stm32f10x_gpio.c"
   1:cpu/STM32F103/stm32f10x_gpio.c **** /******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
   2:cpu/STM32F103/stm32f10x_gpio.c **** * File Name          : stm32f10x_gpio.c
   3:cpu/STM32F103/stm32f10x_gpio.c **** * Author             : MCD Application Team
   4:cpu/STM32F103/stm32f10x_gpio.c **** * Version            : V2.0
   5:cpu/STM32F103/stm32f10x_gpio.c **** * Date               : 05/23/2008
   6:cpu/STM32F103/stm32f10x_gpio.c **** * Description        : This file provides all the GPIO firmware functions.
   7:cpu/STM32F103/stm32f10x_gpio.c **** ********************************************************************************
   8:cpu/STM32F103/stm32f10x_gpio.c **** * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
   9:cpu/STM32F103/stm32f10x_gpio.c **** * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
  10:cpu/STM32F103/stm32f10x_gpio.c **** * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
  11:cpu/STM32F103/stm32f10x_gpio.c **** * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
  12:cpu/STM32F103/stm32f10x_gpio.c **** * CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
  13:cpu/STM32F103/stm32f10x_gpio.c **** * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  14:cpu/STM32F103/stm32f10x_gpio.c **** * FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
  15:cpu/STM32F103/stm32f10x_gpio.c **** * IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
  16:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
  17:cpu/STM32F103/stm32f10x_gpio.c **** 
  18:cpu/STM32F103/stm32f10x_gpio.c **** /* Includes ------------------------------------------------------------------*/
  19:cpu/STM32F103/stm32f10x_gpio.c **** #include "stm32f10x_gpio.h"
  20:cpu/STM32F103/stm32f10x_gpio.c **** #include "stm32f10x_rcc.h"
  21:cpu/STM32F103/stm32f10x_gpio.c **** 
  22:cpu/STM32F103/stm32f10x_gpio.c **** /* Private typedef -----------------------------------------------------------*/
  23:cpu/STM32F103/stm32f10x_gpio.c **** /* Private define ------------------------------------------------------------*/
  24:cpu/STM32F103/stm32f10x_gpio.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  25:cpu/STM32F103/stm32f10x_gpio.c **** #define AFIO_OFFSET                 (AFIO_BASE - PERIPH_BASE)
  26:cpu/STM32F103/stm32f10x_gpio.c **** 
  27:cpu/STM32F103/stm32f10x_gpio.c **** /* --- EVENTCR Register ---*/
  28:cpu/STM32F103/stm32f10x_gpio.c **** /* Alias word address of EVOE bit */
  29:cpu/STM32F103/stm32f10x_gpio.c **** #define EVCR_OFFSET                 (AFIO_OFFSET + 0x00)
  30:cpu/STM32F103/stm32f10x_gpio.c **** #define EVOE_BitNumber              ((u8)0x07)
  31:cpu/STM32F103/stm32f10x_gpio.c **** #define EVCR_EVOE_BB                (PERIPH_BB_BASE + (EVCR_OFFSET * 32) + (EVOE_BitNumber * 4))
  32:cpu/STM32F103/stm32f10x_gpio.c **** 
  33:cpu/STM32F103/stm32f10x_gpio.c **** #define EVCR_PORTPINCONFIG_MASK     ((u16)0xFF80)
  34:cpu/STM32F103/stm32f10x_gpio.c **** #define LSB_MASK                    ((u16)0xFFFF)
  35:cpu/STM32F103/stm32f10x_gpio.c **** #define DBGAFR_POSITION_MASK        ((u32)0x000F0000)
  36:cpu/STM32F103/stm32f10x_gpio.c **** #define DBGAFR_SWJCFG_MASK          ((u32)0xF0FFFFFF)
  37:cpu/STM32F103/stm32f10x_gpio.c **** #define DBGAFR_LOCATION_MASK        ((u32)0x00200000)
  38:cpu/STM32F103/stm32f10x_gpio.c **** #define DBGAFR_NUMBITS_MASK         ((u32)0x00100000)
  39:cpu/STM32F103/stm32f10x_gpio.c **** 
  40:cpu/STM32F103/stm32f10x_gpio.c **** /* Private macro -------------------------------------------------------------*/
  41:cpu/STM32F103/stm32f10x_gpio.c **** /* Private variables ---------------------------------------------------------*/
  42:cpu/STM32F103/stm32f10x_gpio.c **** /* Private function prototypes -----------------------------------------------*/
  43:cpu/STM32F103/stm32f10x_gpio.c **** /* Private functions ---------------------------------------------------------*/
  44:cpu/STM32F103/stm32f10x_gpio.c **** 
  45:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
  46:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_DeInit
  47:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Deinitializes the GPIOx peripheral registers to their default
  48:cpu/STM32F103/stm32f10x_gpio.c **** *                  reset values.
  49:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
  50:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
  51:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
  52:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
  53:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_DeInit(GPIO_TypeDef* GPIOx)
  54:cpu/STM32F103/stm32f10x_gpio.c **** {
  28              		.loc 1 54 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  55:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
  56:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  32              		.loc 1 56 3 view .LVU1
  57:cpu/STM32F103/stm32f10x_gpio.c ****   
  58:cpu/STM32F103/stm32f10x_gpio.c ****   switch (*(u32*)&GPIOx)
  33              		.loc 1 58 3 view .LVU2
  54:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
  34              		.loc 1 54 1 is_stmt 0 view .LVU3
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 58 3 view .LVU4
  41 0002 324B     		ldr	r3, .L15
  42 0004 9842     		cmp	r0, r3
  43 0006 41D0     		beq	.L2
  44 0008 11D8     		bhi	.L3
  45 000a A3F50063 		sub	r3, r3, #2048
  46 000e 9842     		cmp	r0, r3
  47 0010 46D0     		beq	.L4
  48 0012 03F58063 		add	r3, r3, #1024
  49 0016 9842     		cmp	r0, r3
  50 0018 1CD1     		bne	.L13
  59:cpu/STM32F103/stm32f10x_gpio.c ****   {
  60:cpu/STM32F103/stm32f10x_gpio.c ****     case GPIOA_BASE:
  61:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
  62:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
  63:cpu/STM32F103/stm32f10x_gpio.c ****       break;
  64:cpu/STM32F103/stm32f10x_gpio.c **** 
  65:cpu/STM32F103/stm32f10x_gpio.c ****     case GPIOB_BASE:
  66:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
  67:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
  68:cpu/STM32F103/stm32f10x_gpio.c ****       break;
  69:cpu/STM32F103/stm32f10x_gpio.c **** 
  70:cpu/STM32F103/stm32f10x_gpio.c ****     case GPIOC_BASE:
  71:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
  51              		.loc 1 71 7 is_stmt 1 view .LVU5
  52 001a 0121     		movs	r1, #1
  53 001c 1020     		movs	r0, #16
  54              	.LVL1:
  55              		.loc 1 71 7 is_stmt 0 view .LVU6
  56 001e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  57              	.LVL2:
  72:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
  58              		.loc 1 72 7 is_stmt 1 view .LVU7
  73:cpu/STM32F103/stm32f10x_gpio.c ****       break;
  74:cpu/STM32F103/stm32f10x_gpio.c **** 
  75:cpu/STM32F103/stm32f10x_gpio.c ****     case GPIOD_BASE:
  76:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
  77:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
  78:cpu/STM32F103/stm32f10x_gpio.c ****       break;
  79:cpu/STM32F103/stm32f10x_gpio.c ****       
  80:cpu/STM32F103/stm32f10x_gpio.c ****     case GPIOE_BASE:
  81:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
  82:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
  83:cpu/STM32F103/stm32f10x_gpio.c ****       break; 
  84:cpu/STM32F103/stm32f10x_gpio.c **** 
  85:cpu/STM32F103/stm32f10x_gpio.c ****     case GPIOF_BASE:
  86:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
  87:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
  88:cpu/STM32F103/stm32f10x_gpio.c ****       break;
  89:cpu/STM32F103/stm32f10x_gpio.c **** 
  90:cpu/STM32F103/stm32f10x_gpio.c ****     case GPIOG_BASE:
  91:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
  92:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
  93:cpu/STM32F103/stm32f10x_gpio.c ****       break;                       
  94:cpu/STM32F103/stm32f10x_gpio.c **** 
  95:cpu/STM32F103/stm32f10x_gpio.c ****     default:
  96:cpu/STM32F103/stm32f10x_gpio.c ****       break;
  97:cpu/STM32F103/stm32f10x_gpio.c ****   }
  98:cpu/STM32F103/stm32f10x_gpio.c **** }
  59              		.loc 1 98 1 is_stmt 0 view .LVU8
  60 0022 BDE80840 		pop	{r3, lr}
  61              	.LCFI1:
  62              		.cfi_remember_state
  63              		.cfi_restore 14
  64              		.cfi_restore 3
  65              		.cfi_def_cfa_offset 0
  72:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
  66              		.loc 1 72 7 view .LVU9
  67 0026 0021     		movs	r1, #0
  68 0028 1020     		movs	r0, #16
  69 002a FFF7FEBF 		b	RCC_APB2PeriphResetCmd
  70              	.LVL3:
  71              	.L3:
  72              	.LCFI2:
  73              		.cfi_restore_state
  58:cpu/STM32F103/stm32f10x_gpio.c ****   {
  74              		.loc 1 58 3 view .LVU10
  75 002e 284B     		ldr	r3, .L15+4
  76 0030 9842     		cmp	r0, r3
  77 0032 3FD0     		beq	.L8
  78 0034 03F58063 		add	r3, r3, #1024
  79 0038 9842     		cmp	r0, r3
  80 003a 19D1     		bne	.L14
  91:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
  81              		.loc 1 91 7 is_stmt 1 view .LVU11
  82 003c 0121     		movs	r1, #1
  83 003e 4FF48070 		mov	r0, #256
  84              	.LVL4:
  91:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
  85              		.loc 1 91 7 is_stmt 0 view .LVU12
  86 0042 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  87              	.LVL5:
  92:cpu/STM32F103/stm32f10x_gpio.c ****       break;                       
  88              		.loc 1 92 7 is_stmt 1 view .LVU13
  89              		.loc 1 98 1 is_stmt 0 view .LVU14
  90 0046 BDE80840 		pop	{r3, lr}
  91              	.LCFI3:
  92              		.cfi_remember_state
  93              		.cfi_restore 14
  94              		.cfi_restore 3
  95              		.cfi_def_cfa_offset 0
  92:cpu/STM32F103/stm32f10x_gpio.c ****       break;                       
  96              		.loc 1 92 7 view .LVU15
  97 004a 0021     		movs	r1, #0
  98 004c 4FF48070 		mov	r0, #256
  99 0050 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 100              	.LVL6:
 101              	.L13:
 102              	.LCFI4:
 103              		.cfi_restore_state
  58:cpu/STM32F103/stm32f10x_gpio.c ****   {
 104              		.loc 1 58 3 view .LVU16
 105 0054 A3F50063 		sub	r3, r3, #2048
 106 0058 9842     		cmp	r0, r3
 107 005a 35D1     		bne	.L1
  61:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 108              		.loc 1 61 7 is_stmt 1 view .LVU17
 109 005c 0121     		movs	r1, #1
 110 005e 0420     		movs	r0, #4
 111              	.LVL7:
  61:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 112              		.loc 1 61 7 is_stmt 0 view .LVU18
 113 0060 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 114              	.LVL8:
  62:cpu/STM32F103/stm32f10x_gpio.c ****       break;
 115              		.loc 1 62 7 is_stmt 1 view .LVU19
 116              		.loc 1 98 1 is_stmt 0 view .LVU20
 117 0064 BDE80840 		pop	{r3, lr}
 118              	.LCFI5:
 119              		.cfi_remember_state
 120              		.cfi_restore 14
 121              		.cfi_restore 3
 122              		.cfi_def_cfa_offset 0
  62:cpu/STM32F103/stm32f10x_gpio.c ****       break;
 123              		.loc 1 62 7 view .LVU21
 124 0068 0021     		movs	r1, #0
 125 006a 0420     		movs	r0, #4
 126 006c FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 127              	.LVL9:
 128              	.L14:
 129              	.LCFI6:
 130              		.cfi_restore_state
  58:cpu/STM32F103/stm32f10x_gpio.c ****   {
 131              		.loc 1 58 3 view .LVU22
 132 0070 A3F50063 		sub	r3, r3, #2048
 133 0074 9842     		cmp	r0, r3
 134 0076 27D1     		bne	.L1
  81:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 135              		.loc 1 81 7 is_stmt 1 view .LVU23
 136 0078 0121     		movs	r1, #1
 137 007a 4020     		movs	r0, #64
 138              	.LVL10:
  81:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 139              		.loc 1 81 7 is_stmt 0 view .LVU24
 140 007c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 141              	.LVL11:
  82:cpu/STM32F103/stm32f10x_gpio.c ****       break; 
 142              		.loc 1 82 7 is_stmt 1 view .LVU25
 143              		.loc 1 98 1 is_stmt 0 view .LVU26
 144 0080 BDE80840 		pop	{r3, lr}
 145              	.LCFI7:
 146              		.cfi_remember_state
 147              		.cfi_restore 14
 148              		.cfi_restore 3
 149              		.cfi_def_cfa_offset 0
  82:cpu/STM32F103/stm32f10x_gpio.c ****       break; 
 150              		.loc 1 82 7 view .LVU27
 151 0084 0021     		movs	r1, #0
 152 0086 4020     		movs	r0, #64
 153 0088 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 154              	.LVL12:
 155              	.L2:
 156              	.LCFI8:
 157              		.cfi_restore_state
  76:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 158              		.loc 1 76 7 is_stmt 1 view .LVU28
 159 008c 0121     		movs	r1, #1
 160 008e 2020     		movs	r0, #32
 161              	.LVL13:
  76:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 162              		.loc 1 76 7 is_stmt 0 view .LVU29
 163 0090 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 164              	.LVL14:
  77:cpu/STM32F103/stm32f10x_gpio.c ****       break;
 165              		.loc 1 77 7 is_stmt 1 view .LVU30
 166              		.loc 1 98 1 is_stmt 0 view .LVU31
 167 0094 BDE80840 		pop	{r3, lr}
 168              	.LCFI9:
 169              		.cfi_remember_state
 170              		.cfi_restore 14
 171              		.cfi_restore 3
 172              		.cfi_def_cfa_offset 0
  77:cpu/STM32F103/stm32f10x_gpio.c ****       break;
 173              		.loc 1 77 7 view .LVU32
 174 0098 0021     		movs	r1, #0
 175 009a 2020     		movs	r0, #32
 176 009c FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 177              	.LVL15:
 178              	.L4:
 179              	.LCFI10:
 180              		.cfi_restore_state
  66:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 181              		.loc 1 66 7 is_stmt 1 view .LVU33
 182 00a0 0121     		movs	r1, #1
 183 00a2 0820     		movs	r0, #8
 184              	.LVL16:
  66:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 185              		.loc 1 66 7 is_stmt 0 view .LVU34
 186 00a4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 187              	.LVL17:
  67:cpu/STM32F103/stm32f10x_gpio.c ****       break;
 188              		.loc 1 67 7 is_stmt 1 view .LVU35
 189              		.loc 1 98 1 is_stmt 0 view .LVU36
 190 00a8 BDE80840 		pop	{r3, lr}
 191              	.LCFI11:
 192              		.cfi_remember_state
 193              		.cfi_restore 14
 194              		.cfi_restore 3
 195              		.cfi_def_cfa_offset 0
  67:cpu/STM32F103/stm32f10x_gpio.c ****       break;
 196              		.loc 1 67 7 view .LVU37
 197 00ac 0021     		movs	r1, #0
 198 00ae 0820     		movs	r0, #8
 199 00b0 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 200              	.LVL18:
 201              	.L8:
 202              	.LCFI12:
 203              		.cfi_restore_state
  86:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 204              		.loc 1 86 7 is_stmt 1 view .LVU38
 205 00b4 0121     		movs	r1, #1
 206 00b6 8020     		movs	r0, #128
 207              	.LVL19:
  86:cpu/STM32F103/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 208              		.loc 1 86 7 is_stmt 0 view .LVU39
 209 00b8 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 210              	.LVL20:
  87:cpu/STM32F103/stm32f10x_gpio.c ****       break;
 211              		.loc 1 87 7 is_stmt 1 view .LVU40
 212              		.loc 1 98 1 is_stmt 0 view .LVU41
 213 00bc BDE80840 		pop	{r3, lr}
 214              	.LCFI13:
 215              		.cfi_remember_state
 216              		.cfi_restore 14
 217              		.cfi_restore 3
 218              		.cfi_def_cfa_offset 0
  87:cpu/STM32F103/stm32f10x_gpio.c ****       break;
 219              		.loc 1 87 7 view .LVU42
 220 00c0 0021     		movs	r1, #0
 221 00c2 8020     		movs	r0, #128
 222 00c4 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 223              	.LVL21:
 224              	.L1:
 225              	.LCFI14:
 226              		.cfi_restore_state
 227              		.loc 1 98 1 view .LVU43
 228 00c8 08BD     		pop	{r3, pc}
 229              	.L16:
 230 00ca 00BF     		.align	2
 231              	.L15:
 232 00cc 00140140 		.word	1073812480
 233 00d0 001C0140 		.word	1073814528
 234              		.cfi_endproc
 235              	.LFE0:
 237              		.align	1
 238              		.p2align 2,,3
 239              		.global	GPIO_AFIODeInit
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 244              	GPIO_AFIODeInit:
 245              	.LFB1:
  99:cpu/STM32F103/stm32f10x_gpio.c **** 
 100:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 101:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_AFIODeInit
 102:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Deinitializes the Alternate Functions (remap, event control
 103:cpu/STM32F103/stm32f10x_gpio.c **** *                  and EXTI configuration) registers to their default reset
 104:cpu/STM32F103/stm32f10x_gpio.c **** *                  values.
 105:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : None
 106:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 107:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 108:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 109:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_AFIODeInit(void)
 110:cpu/STM32F103/stm32f10x_gpio.c **** {
 246              		.loc 1 110 1 is_stmt 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 0
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 111:cpu/STM32F103/stm32f10x_gpio.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 250              		.loc 1 111 3 view .LVU45
 251 00d4 0121     		movs	r1, #1
 110:cpu/STM32F103/stm32f10x_gpio.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 252              		.loc 1 110 1 is_stmt 0 view .LVU46
 253 00d6 08B5     		push	{r3, lr}
 254              	.LCFI15:
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 3, -8
 257              		.cfi_offset 14, -4
 258              		.loc 1 111 3 view .LVU47
 259 00d8 0846     		mov	r0, r1
 260 00da FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 261              	.LVL22:
 112:cpu/STM32F103/stm32f10x_gpio.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 262              		.loc 1 112 3 is_stmt 1 view .LVU48
 113:cpu/STM32F103/stm32f10x_gpio.c **** }
 263              		.loc 1 113 1 is_stmt 0 view .LVU49
 264 00de BDE80840 		pop	{r3, lr}
 265              	.LCFI16:
 266              		.cfi_restore 14
 267              		.cfi_restore 3
 268              		.cfi_def_cfa_offset 0
 112:cpu/STM32F103/stm32f10x_gpio.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 269              		.loc 1 112 3 view .LVU50
 270 00e2 0021     		movs	r1, #0
 271 00e4 0120     		movs	r0, #1
 272 00e6 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 273              	.LVL23:
 274              		.cfi_endproc
 275              	.LFE1:
 277              		.align	1
 278 00ea 00BF     		.p2align 2,,3
 279              		.global	GPIO_Init
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	GPIO_Init:
 285              	.LVL24:
 286              	.LFB2:
 114:cpu/STM32F103/stm32f10x_gpio.c **** 
 115:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 116:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_Init
 117:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Initializes the GPIOx peripheral according to the specified
 118:cpu/STM32F103/stm32f10x_gpio.c **** *                  parameters in the GPIO_InitStruct.
 119:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 120:cpu/STM32F103/stm32f10x_gpio.c **** *                  - GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
 121:cpu/STM32F103/stm32f10x_gpio.c **** *                    contains the configuration information for the specified GPIO
 122:cpu/STM32F103/stm32f10x_gpio.c **** *                    peripheral.
 123:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 124:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 125:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 126:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 127:cpu/STM32F103/stm32f10x_gpio.c **** {
 287              		.loc 1 127 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 128:cpu/STM32F103/stm32f10x_gpio.c ****   u32 currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 291              		.loc 1 128 3 view .LVU52
 129:cpu/STM32F103/stm32f10x_gpio.c ****   u32 tmpreg = 0x00, pinmask = 0x00;
 292              		.loc 1 129 3 view .LVU53
 130:cpu/STM32F103/stm32f10x_gpio.c **** 
 131:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 132:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 293              		.loc 1 132 3 view .LVU54
 133:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
 294              		.loc 1 133 3 view .LVU55
 134:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
 295              		.loc 1 134 3 view .LVU56
 135:cpu/STM32F103/stm32f10x_gpio.c ****   
 136:cpu/STM32F103/stm32f10x_gpio.c **** /*---------------------------- GPIO Mode Configuration -----------------------*/
 137:cpu/STM32F103/stm32f10x_gpio.c ****   currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 296              		.loc 1 137 3 view .LVU57
 127:cpu/STM32F103/stm32f10x_gpio.c ****   u32 currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 297              		.loc 1 127 1 is_stmt 0 view .LVU58
 298 00ec 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 299              	.LCFI17:
 300              		.cfi_def_cfa_offset 24
 301              		.cfi_offset 4, -24
 302              		.cfi_offset 5, -20
 303              		.cfi_offset 6, -16
 304              		.cfi_offset 7, -12
 305              		.cfi_offset 8, -8
 306              		.cfi_offset 14, -4
 307              		.loc 1 137 38 view .LVU59
 308 00f0 91F803C0 		ldrb	ip, [r1, #3]	@ zero_extendqisi2
 138:cpu/STM32F103/stm32f10x_gpio.c **** 
 139:cpu/STM32F103/stm32f10x_gpio.c ****   if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 309              		.loc 1 139 6 view .LVU60
 310 00f4 1CF0100F 		tst	ip, #16
 311 00f8 18BF     		it	ne
 312 00fa 8B78     		ldrbne	r3, [r1, #2]	@ zero_extendqisi2
 140:cpu/STM32F103/stm32f10x_gpio.c ****   { 
 141:cpu/STM32F103/stm32f10x_gpio.c ****     /* Check the parameters */
 142:cpu/STM32F103/stm32f10x_gpio.c ****     assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
 143:cpu/STM32F103/stm32f10x_gpio.c ****     /* Output mode */
 144:cpu/STM32F103/stm32f10x_gpio.c ****     currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 145:cpu/STM32F103/stm32f10x_gpio.c ****   }
 146:cpu/STM32F103/stm32f10x_gpio.c **** 
 147:cpu/STM32F103/stm32f10x_gpio.c **** /*---------------------------- GPIO CRL Configuration ------------------------*/
 148:cpu/STM32F103/stm32f10x_gpio.c ****   /* Configure the eight low port pins */
 149:cpu/STM32F103/stm32f10x_gpio.c ****   if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 313              		.loc 1 149 28 view .LVU61
 314 00fc 0988     		ldrh	r1, [r1]
 315              	.LVL25:
 316              		.loc 1 149 28 view .LVU62
 317 00fe 0CF00F05 		and	r5, ip, #15
 318              	.LVL26:
 139:cpu/STM32F103/stm32f10x_gpio.c ****   { 
 319              		.loc 1 139 3 is_stmt 1 view .LVU63
 142:cpu/STM32F103/stm32f10x_gpio.c ****     /* Output mode */
 320              		.loc 1 142 5 view .LVU64
 144:cpu/STM32F103/stm32f10x_gpio.c ****   }
 321              		.loc 1 144 5 view .LVU65
 144:cpu/STM32F103/stm32f10x_gpio.c ****   }
 322              		.loc 1 144 5 is_stmt 0 view .LVU66
 323 0102 18BF     		it	ne
 324 0104 1D43     		orrne	r5, r5, r3
 325              	.LVL27:
 326              		.loc 1 149 3 is_stmt 1 view .LVU67
 327              		.loc 1 149 6 is_stmt 0 view .LVU68
 328 0106 CBB2     		uxtb	r3, r1
 329              	.LVL28:
 330              		.loc 1 149 6 view .LVU69
 331 0108 1BB3     		cbz	r3, .L21
 150:cpu/STM32F103/stm32f10x_gpio.c ****   {
 151:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg = GPIOx->CRL;
 332              		.loc 1 151 5 is_stmt 1 view .LVU70
 152:cpu/STM32F103/stm32f10x_gpio.c **** 
 153:cpu/STM32F103/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 333              		.loc 1 153 17 is_stmt 0 view .LVU71
 334 010a 0023     		movs	r3, #0
 154:cpu/STM32F103/stm32f10x_gpio.c ****     {
 155:cpu/STM32F103/stm32f10x_gpio.c ****       pos = ((u32)0x01) << pinpos;
 335              		.loc 1 155 11 view .LVU72
 336 010c 0126     		movs	r6, #1
 156:cpu/STM32F103/stm32f10x_gpio.c ****       /* Get the port pins position */
 157:cpu/STM32F103/stm32f10x_gpio.c ****       currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 158:cpu/STM32F103/stm32f10x_gpio.c **** 
 159:cpu/STM32F103/stm32f10x_gpio.c ****       if (currentpin == pos)
 160:cpu/STM32F103/stm32f10x_gpio.c ****       {
 161:cpu/STM32F103/stm32f10x_gpio.c ****         pos = pinpos << 2;
 162:cpu/STM32F103/stm32f10x_gpio.c ****         /* Clear the corresponding low control register bits */
 163:cpu/STM32F103/stm32f10x_gpio.c ****         pinmask = ((u32)0x0F) << pos;
 337              		.loc 1 163 17 view .LVU73
 338 010e 4FF00F08 		mov	r8, #15
 151:cpu/STM32F103/stm32f10x_gpio.c **** 
 339              		.loc 1 151 12 view .LVU74
 340 0112 0468     		ldr	r4, [r0]
 341              	.LVL29:
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 342              		.loc 1 153 5 is_stmt 1 view .LVU75
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 343              		.loc 1 153 25 view .LVU76
 344 0114 02E0     		b	.L24
 345              	.LVL30:
 346              	.L22:
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 347              		.loc 1 153 40 discriminator 2 view .LVU77
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 348              		.loc 1 153 46 is_stmt 0 discriminator 2 view .LVU78
 349 0116 0133     		adds	r3, r3, #1
 350              	.LVL31:
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 351              		.loc 1 153 25 is_stmt 1 discriminator 2 view .LVU79
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 352              		.loc 1 153 5 is_stmt 0 discriminator 2 view .LVU80
 353 0118 082B     		cmp	r3, #8
 354 011a 19D0     		beq	.L38
 355              	.LVL32:
 356              	.L24:
 155:cpu/STM32F103/stm32f10x_gpio.c ****       /* Get the port pins position */
 357              		.loc 1 155 7 is_stmt 1 view .LVU81
 155:cpu/STM32F103/stm32f10x_gpio.c ****       /* Get the port pins position */
 358              		.loc 1 155 11 is_stmt 0 view .LVU82
 359 011c 06FA03F2 		lsl	r2, r6, r3
 360              	.LVL33:
 157:cpu/STM32F103/stm32f10x_gpio.c **** 
 361              		.loc 1 157 7 is_stmt 1 view .LVU83
 159:cpu/STM32F103/stm32f10x_gpio.c ****       {
 362              		.loc 1 159 7 view .LVU84
 159:cpu/STM32F103/stm32f10x_gpio.c ****       {
 363              		.loc 1 159 10 is_stmt 0 view .LVU85
 364 0120 32EA0107 		bics	r7, r2, r1
 365 0124 F7D1     		bne	.L22
 161:cpu/STM32F103/stm32f10x_gpio.c ****         /* Clear the corresponding low control register bits */
 366              		.loc 1 161 9 is_stmt 1 view .LVU86
 164:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 165:cpu/STM32F103/stm32f10x_gpio.c **** 
 166:cpu/STM32F103/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 167:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg |= (currentmode << pos);
 168:cpu/STM32F103/stm32f10x_gpio.c **** 
 169:cpu/STM32F103/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 170:cpu/STM32F103/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 171:cpu/STM32F103/stm32f10x_gpio.c ****         {
 172:cpu/STM32F103/stm32f10x_gpio.c ****           GPIOx->BRR = (((u32)0x01) << pinpos);
 173:cpu/STM32F103/stm32f10x_gpio.c ****         }
 174:cpu/STM32F103/stm32f10x_gpio.c ****         /* Set the corresponding ODR bit */
 175:cpu/STM32F103/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 367              		.loc 1 175 9 view .LVU87
 368 0126 4FEA830E 		lsl	lr, r3, #2
 369              	.LVL34:
 163:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 370              		.loc 1 163 9 view .LVU88
 164:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 371              		.loc 1 164 9 view .LVU89
 163:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 372              		.loc 1 163 17 is_stmt 0 view .LVU90
 373 012a 08FA0EF7 		lsl	r7, r8, lr
 164:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 374              		.loc 1 164 16 view .LVU91
 375 012e 24EA0704 		bic	r4, r4, r7
 376              	.LVL35:
 167:cpu/STM32F103/stm32f10x_gpio.c **** 
 377              		.loc 1 167 9 is_stmt 1 view .LVU92
 167:cpu/STM32F103/stm32f10x_gpio.c **** 
 378              		.loc 1 167 32 is_stmt 0 view .LVU93
 379 0132 05FA0EFE 		lsl	lr, r5, lr
 380              	.LVL36:
 170:cpu/STM32F103/stm32f10x_gpio.c ****         {
 381              		.loc 1 170 12 view .LVU94
 382 0136 BCF1280F 		cmp	ip, #40
 167:cpu/STM32F103/stm32f10x_gpio.c **** 
 383              		.loc 1 167 16 view .LVU95
 384 013a 4EEA0404 		orr	r4, lr, r4
 385              	.LVL37:
 170:cpu/STM32F103/stm32f10x_gpio.c ****         {
 386              		.loc 1 170 9 is_stmt 1 view .LVU96
 170:cpu/STM32F103/stm32f10x_gpio.c ****         {
 387              		.loc 1 170 12 is_stmt 0 view .LVU97
 388 013e 32D0     		beq	.L39
 176:cpu/STM32F103/stm32f10x_gpio.c ****         {
 177:cpu/STM32F103/stm32f10x_gpio.c ****           GPIOx->BSRR = (((u32)0x01) << pinpos);
 389              		.loc 1 177 11 is_stmt 1 view .LVU98
 175:cpu/STM32F103/stm32f10x_gpio.c ****         {
 390              		.loc 1 175 12 is_stmt 0 view .LVU99
 391 0140 BCF1480F 		cmp	ip, #72
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 392              		.loc 1 153 46 view .LVU100
 393 0144 03F10103 		add	r3, r3, #1
 394              	.LVL38:
 395              		.loc 1 177 23 view .LVU101
 396 0148 08BF     		it	eq
 397 014a 0261     		streq	r2, [r0, #16]
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 398              		.loc 1 153 40 is_stmt 1 view .LVU102
 399              	.LVL39:
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 400              		.loc 1 153 25 view .LVU103
 153:cpu/STM32F103/stm32f10x_gpio.c ****     {
 401              		.loc 1 153 5 is_stmt 0 view .LVU104
 402 014c 082B     		cmp	r3, #8
 403 014e E5D1     		bne	.L24
 404              	.LVL40:
 405              	.L38:
 178:cpu/STM32F103/stm32f10x_gpio.c ****         }
 179:cpu/STM32F103/stm32f10x_gpio.c ****       }
 180:cpu/STM32F103/stm32f10x_gpio.c ****     }
 181:cpu/STM32F103/stm32f10x_gpio.c ****     GPIOx->CRL = tmpreg;
 406              		.loc 1 181 5 is_stmt 1 view .LVU105
 407              		.loc 1 181 16 is_stmt 0 view .LVU106
 408 0150 0460     		str	r4, [r0]
 409              	.LVL41:
 410              	.L21:
 182:cpu/STM32F103/stm32f10x_gpio.c ****   }
 183:cpu/STM32F103/stm32f10x_gpio.c **** 
 184:cpu/STM32F103/stm32f10x_gpio.c **** /*---------------------------- GPIO CRH Configuration ------------------------*/
 185:cpu/STM32F103/stm32f10x_gpio.c ****   /* Configure the eight high port pins */
 186:cpu/STM32F103/stm32f10x_gpio.c ****   if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 411              		.loc 1 186 3 is_stmt 1 view .LVU107
 412              		.loc 1 186 6 is_stmt 0 view .LVU108
 413 0152 FF29     		cmp	r1, #255
 414 0154 25D9     		bls	.L19
 187:cpu/STM32F103/stm32f10x_gpio.c ****   {
 188:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg = GPIOx->CRH;
 415              		.loc 1 188 5 is_stmt 1 view .LVU109
 189:cpu/STM32F103/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 416              		.loc 1 189 17 is_stmt 0 view .LVU110
 417 0156 0023     		movs	r3, #0
 190:cpu/STM32F103/stm32f10x_gpio.c ****     {
 191:cpu/STM32F103/stm32f10x_gpio.c ****       pos = (((u32)0x01) << (pinpos + 0x08));
 418              		.loc 1 191 11 view .LVU111
 419 0158 0126     		movs	r6, #1
 192:cpu/STM32F103/stm32f10x_gpio.c ****       /* Get the port pins position */
 193:cpu/STM32F103/stm32f10x_gpio.c ****       currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 194:cpu/STM32F103/stm32f10x_gpio.c ****       if (currentpin == pos)
 195:cpu/STM32F103/stm32f10x_gpio.c ****       {
 196:cpu/STM32F103/stm32f10x_gpio.c ****         pos = pinpos << 2;
 197:cpu/STM32F103/stm32f10x_gpio.c ****         /* Clear the corresponding high control register bits */
 198:cpu/STM32F103/stm32f10x_gpio.c ****         pinmask = ((u32)0x0F) << pos;
 420              		.loc 1 198 17 view .LVU112
 421 015a 4FF00F08 		mov	r8, #15
 188:cpu/STM32F103/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 422              		.loc 1 188 12 view .LVU113
 423 015e 4468     		ldr	r4, [r0, #4]
 424              	.LVL42:
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 425              		.loc 1 189 5 is_stmt 1 view .LVU114
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 426              		.loc 1 189 25 view .LVU115
 427 0160 02E0     		b	.L28
 428              	.LVL43:
 429              	.L26:
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 430              		.loc 1 189 40 discriminator 2 view .LVU116
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 431              		.loc 1 189 46 is_stmt 0 discriminator 2 view .LVU117
 432 0162 0133     		adds	r3, r3, #1
 433              	.LVL44:
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 434              		.loc 1 189 25 is_stmt 1 discriminator 2 view .LVU118
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 435              		.loc 1 189 5 is_stmt 0 discriminator 2 view .LVU119
 436 0164 082B     		cmp	r3, #8
 437 0166 1BD0     		beq	.L40
 438              	.LVL45:
 439              	.L28:
 191:cpu/STM32F103/stm32f10x_gpio.c ****       /* Get the port pins position */
 440              		.loc 1 191 7 is_stmt 1 view .LVU120
 191:cpu/STM32F103/stm32f10x_gpio.c ****       /* Get the port pins position */
 441              		.loc 1 191 11 is_stmt 0 view .LVU121
 442 0168 03F10802 		add	r2, r3, #8
 443 016c 06FA02F2 		lsl	r2, r6, r2
 444              	.LVL46:
 193:cpu/STM32F103/stm32f10x_gpio.c ****       if (currentpin == pos)
 445              		.loc 1 193 7 is_stmt 1 view .LVU122
 194:cpu/STM32F103/stm32f10x_gpio.c ****       {
 446              		.loc 1 194 7 view .LVU123
 194:cpu/STM32F103/stm32f10x_gpio.c ****       {
 447              		.loc 1 194 10 is_stmt 0 view .LVU124
 448 0170 32EA0107 		bics	r7, r2, r1
 449 0174 F5D1     		bne	.L26
 196:cpu/STM32F103/stm32f10x_gpio.c ****         /* Clear the corresponding high control register bits */
 450              		.loc 1 196 9 is_stmt 1 view .LVU125
 199:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 200:cpu/STM32F103/stm32f10x_gpio.c **** 
 201:cpu/STM32F103/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 202:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg |= (currentmode << pos);
 203:cpu/STM32F103/stm32f10x_gpio.c **** 
 204:cpu/STM32F103/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 205:cpu/STM32F103/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 206:cpu/STM32F103/stm32f10x_gpio.c ****         {
 207:cpu/STM32F103/stm32f10x_gpio.c ****           GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 208:cpu/STM32F103/stm32f10x_gpio.c ****         }
 209:cpu/STM32F103/stm32f10x_gpio.c ****         /* Set the corresponding ODR bit */
 210:cpu/STM32F103/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 451              		.loc 1 210 9 view .LVU126
 452 0176 4FEA830E 		lsl	lr, r3, #2
 453              	.LVL47:
 198:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 454              		.loc 1 198 9 view .LVU127
 199:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 455              		.loc 1 199 9 view .LVU128
 198:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 456              		.loc 1 198 17 is_stmt 0 view .LVU129
 457 017a 08FA0EF7 		lsl	r7, r8, lr
 199:cpu/STM32F103/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 458              		.loc 1 199 16 view .LVU130
 459 017e 24EA0704 		bic	r4, r4, r7
 460              	.LVL48:
 202:cpu/STM32F103/stm32f10x_gpio.c **** 
 461              		.loc 1 202 9 is_stmt 1 view .LVU131
 202:cpu/STM32F103/stm32f10x_gpio.c **** 
 462              		.loc 1 202 32 is_stmt 0 view .LVU132
 463 0182 05FA0EFE 		lsl	lr, r5, lr
 464              	.LVL49:
 205:cpu/STM32F103/stm32f10x_gpio.c ****         {
 465              		.loc 1 205 12 view .LVU133
 466 0186 BCF1280F 		cmp	ip, #40
 202:cpu/STM32F103/stm32f10x_gpio.c **** 
 467              		.loc 1 202 16 view .LVU134
 468 018a 4EEA0404 		orr	r4, lr, r4
 469              	.LVL50:
 205:cpu/STM32F103/stm32f10x_gpio.c ****         {
 470              		.loc 1 205 9 is_stmt 1 view .LVU135
 205:cpu/STM32F103/stm32f10x_gpio.c ****         {
 471              		.loc 1 205 12 is_stmt 0 view .LVU136
 472 018e 0CD0     		beq	.L41
 211:cpu/STM32F103/stm32f10x_gpio.c ****         {
 212:cpu/STM32F103/stm32f10x_gpio.c ****           GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 473              		.loc 1 212 11 is_stmt 1 view .LVU137
 210:cpu/STM32F103/stm32f10x_gpio.c ****         {
 474              		.loc 1 210 12 is_stmt 0 view .LVU138
 475 0190 BCF1480F 		cmp	ip, #72
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 476              		.loc 1 189 46 view .LVU139
 477 0194 03F10103 		add	r3, r3, #1
 478              	.LVL51:
 479              		.loc 1 212 23 view .LVU140
 480 0198 08BF     		it	eq
 481 019a 0261     		streq	r2, [r0, #16]
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 482              		.loc 1 189 40 is_stmt 1 view .LVU141
 483              	.LVL52:
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 484              		.loc 1 189 25 view .LVU142
 189:cpu/STM32F103/stm32f10x_gpio.c ****     {
 485              		.loc 1 189 5 is_stmt 0 view .LVU143
 486 019c 082B     		cmp	r3, #8
 487 019e E3D1     		bne	.L28
 488              	.LVL53:
 489              	.L40:
 213:cpu/STM32F103/stm32f10x_gpio.c ****         }
 214:cpu/STM32F103/stm32f10x_gpio.c ****       }
 215:cpu/STM32F103/stm32f10x_gpio.c ****     }
 216:cpu/STM32F103/stm32f10x_gpio.c ****     GPIOx->CRH = tmpreg;
 490              		.loc 1 216 5 is_stmt 1 view .LVU144
 491              		.loc 1 216 16 is_stmt 0 view .LVU145
 492 01a0 4460     		str	r4, [r0, #4]
 493              	.LVL54:
 494              	.L19:
 217:cpu/STM32F103/stm32f10x_gpio.c ****   }
 218:cpu/STM32F103/stm32f10x_gpio.c **** }
 495              		.loc 1 218 1 view .LVU146
 496 01a2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 497              	.LVL55:
 498              	.L39:
 172:cpu/STM32F103/stm32f10x_gpio.c ****         }
 499              		.loc 1 172 11 is_stmt 1 view .LVU147
 172:cpu/STM32F103/stm32f10x_gpio.c ****         }
 500              		.loc 1 172 22 is_stmt 0 view .LVU148
 501 01a6 4261     		str	r2, [r0, #20]
 175:cpu/STM32F103/stm32f10x_gpio.c ****         {
 502              		.loc 1 175 9 is_stmt 1 view .LVU149
 503 01a8 B5E7     		b	.L22
 504              	.L41:
 207:cpu/STM32F103/stm32f10x_gpio.c ****         }
 505              		.loc 1 207 11 view .LVU150
 207:cpu/STM32F103/stm32f10x_gpio.c ****         }
 506              		.loc 1 207 22 is_stmt 0 view .LVU151
 507 01aa 4261     		str	r2, [r0, #20]
 210:cpu/STM32F103/stm32f10x_gpio.c ****         {
 508              		.loc 1 210 9 is_stmt 1 view .LVU152
 509 01ac D9E7     		b	.L26
 510              		.cfi_endproc
 511              	.LFE2:
 513              		.align	1
 514 01ae 00BF     		.p2align 2,,3
 515              		.global	GPIO_StructInit
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 520              	GPIO_StructInit:
 521              	.LVL56:
 522              	.LFB3:
 219:cpu/STM32F103/stm32f10x_gpio.c **** 
 220:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 221:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_StructInit
 222:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Fills each GPIO_InitStruct member with its default value.
 223:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure
 224:cpu/STM32F103/stm32f10x_gpio.c **** *                    which will be initialized.
 225:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 226:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 227:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 228:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
 229:cpu/STM32F103/stm32f10x_gpio.c **** {
 523              		.loc 1 229 1 view -0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 0
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 230:cpu/STM32F103/stm32f10x_gpio.c ****   /* Reset GPIO init structure parameters values */
 231:cpu/STM32F103/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 528              		.loc 1 231 3 view .LVU154
 232:cpu/STM32F103/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 529              		.loc 1 232 3 view .LVU155
 233:cpu/STM32F103/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 530              		.loc 1 233 3 view .LVU156
 231:cpu/STM32F103/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 531              		.loc 1 231 30 is_stmt 0 view .LVU157
 532 01b0 4FF6FF72 		movw	r2, #65535
 232:cpu/STM32F103/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 533              		.loc 1 232 31 view .LVU158
 534 01b4 40F20243 		movw	r3, #1026
 231:cpu/STM32F103/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 535              		.loc 1 231 30 view .LVU159
 536 01b8 0280     		strh	r2, [r0]	@ movhi
 232:cpu/STM32F103/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 537              		.loc 1 232 31 view .LVU160
 538 01ba 4380     		strh	r3, [r0, #2]	@ movhi
 234:cpu/STM32F103/stm32f10x_gpio.c **** }
 539              		.loc 1 234 1 view .LVU161
 540 01bc 7047     		bx	lr
 541              		.cfi_endproc
 542              	.LFE3:
 544              		.align	1
 545 01be 00BF     		.p2align 2,,3
 546              		.global	GPIO_ReadInputDataBit
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	GPIO_ReadInputDataBit:
 552              	.LVL57:
 553              	.LFB4:
 235:cpu/STM32F103/stm32f10x_gpio.c **** 
 236:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 237:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_ReadInputDataBit
 238:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Reads the specified input port pin.
 239:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 240:cpu/STM32F103/stm32f10x_gpio.c **** *                : - GPIO_Pin:  specifies the port bit to read.
 241:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be GPIO_Pin_x where x can be (0..15).
 242:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 243:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : The input port pin value.
 244:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 245:cpu/STM32F103/stm32f10x_gpio.c **** u8 GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, u16 GPIO_Pin)
 246:cpu/STM32F103/stm32f10x_gpio.c **** {
 554              		.loc 1 246 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 247:cpu/STM32F103/stm32f10x_gpio.c ****   u8 bitstatus = 0x00;
 559              		.loc 1 247 3 view .LVU163
 248:cpu/STM32F103/stm32f10x_gpio.c ****   
 249:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 250:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 560              		.loc 1 250 3 view .LVU164
 251:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
 561              		.loc 1 251 3 view .LVU165
 252:cpu/STM32F103/stm32f10x_gpio.c ****   
 253:cpu/STM32F103/stm32f10x_gpio.c ****   if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 562              		.loc 1 253 3 view .LVU166
 563              		.loc 1 253 13 is_stmt 0 view .LVU167
 564 01c0 8368     		ldr	r3, [r0, #8]
 565              	.LVL58:
 254:cpu/STM32F103/stm32f10x_gpio.c ****   {
 255:cpu/STM32F103/stm32f10x_gpio.c ****     bitstatus = (u8)Bit_SET;
 256:cpu/STM32F103/stm32f10x_gpio.c ****   }
 257:cpu/STM32F103/stm32f10x_gpio.c ****   else
 258:cpu/STM32F103/stm32f10x_gpio.c ****   {
 259:cpu/STM32F103/stm32f10x_gpio.c ****     bitstatus = (u8)Bit_RESET;
 260:cpu/STM32F103/stm32f10x_gpio.c ****   }
 261:cpu/STM32F103/stm32f10x_gpio.c ****   return bitstatus;
 566              		.loc 1 261 3 is_stmt 1 view .LVU168
 253:cpu/STM32F103/stm32f10x_gpio.c ****   {
 567              		.loc 1 253 6 is_stmt 0 view .LVU169
 568 01c2 1942     		tst	r1, r3
 262:cpu/STM32F103/stm32f10x_gpio.c **** }
 569              		.loc 1 262 1 view .LVU170
 570 01c4 14BF     		ite	ne
 571 01c6 0120     		movne	r0, #1
 572              	.LVL59:
 573              		.loc 1 262 1 view .LVU171
 574 01c8 0020     		moveq	r0, #0
 575 01ca 7047     		bx	lr
 576              		.cfi_endproc
 577              	.LFE4:
 579              		.align	1
 580              		.p2align 2,,3
 581              		.global	GPIO_ReadInputData
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 586              	GPIO_ReadInputData:
 587              	.LVL60:
 588              	.LFB5:
 263:cpu/STM32F103/stm32f10x_gpio.c **** 
 264:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 265:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_ReadInputData
 266:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Reads the specified GPIO input data port.
 267:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 268:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 269:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : GPIO input data port value.
 270:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 271:cpu/STM32F103/stm32f10x_gpio.c **** u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
 272:cpu/STM32F103/stm32f10x_gpio.c **** {
 589              		.loc 1 272 1 is_stmt 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 0
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593              		@ link register save eliminated.
 273:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 274:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 594              		.loc 1 274 3 view .LVU173
 275:cpu/STM32F103/stm32f10x_gpio.c ****   
 276:cpu/STM32F103/stm32f10x_gpio.c ****   return ((u16)GPIOx->IDR);
 595              		.loc 1 276 3 view .LVU174
 596              		.loc 1 276 21 is_stmt 0 view .LVU175
 597 01cc 8068     		ldr	r0, [r0, #8]
 598              	.LVL61:
 277:cpu/STM32F103/stm32f10x_gpio.c **** }
 599              		.loc 1 277 1 view .LVU176
 600 01ce 80B2     		uxth	r0, r0
 601 01d0 7047     		bx	lr
 602              		.cfi_endproc
 603              	.LFE5:
 605              		.align	1
 606 01d2 00BF     		.p2align 2,,3
 607              		.global	GPIO_ReadOutputDataBit
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	GPIO_ReadOutputDataBit:
 613              	.LVL62:
 614              	.LFB6:
 278:cpu/STM32F103/stm32f10x_gpio.c **** 
 279:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 280:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_ReadOutputDataBit
 281:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Reads the specified output data port bit.
 282:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 283:cpu/STM32F103/stm32f10x_gpio.c **** *                : - GPIO_Pin:  specifies the port bit to read.
 284:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be GPIO_Pin_x where x can be (0..15).
 285:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 286:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : The output port pin value.
 287:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 288:cpu/STM32F103/stm32f10x_gpio.c **** u8 GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, u16 GPIO_Pin)
 289:cpu/STM32F103/stm32f10x_gpio.c **** {
 615              		.loc 1 289 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 290:cpu/STM32F103/stm32f10x_gpio.c ****   u8 bitstatus = 0x00;
 620              		.loc 1 290 3 view .LVU178
 291:cpu/STM32F103/stm32f10x_gpio.c **** 
 292:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 293:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 621              		.loc 1 293 3 view .LVU179
 294:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
 622              		.loc 1 294 3 view .LVU180
 295:cpu/STM32F103/stm32f10x_gpio.c ****   
 296:cpu/STM32F103/stm32f10x_gpio.c ****   if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 623              		.loc 1 296 3 view .LVU181
 624              		.loc 1 296 13 is_stmt 0 view .LVU182
 625 01d4 C368     		ldr	r3, [r0, #12]
 626              	.LVL63:
 297:cpu/STM32F103/stm32f10x_gpio.c ****   {
 298:cpu/STM32F103/stm32f10x_gpio.c ****     bitstatus = (u8)Bit_SET;
 299:cpu/STM32F103/stm32f10x_gpio.c ****   }
 300:cpu/STM32F103/stm32f10x_gpio.c ****   else
 301:cpu/STM32F103/stm32f10x_gpio.c ****   {
 302:cpu/STM32F103/stm32f10x_gpio.c ****     bitstatus = (u8)Bit_RESET;
 303:cpu/STM32F103/stm32f10x_gpio.c ****   }
 304:cpu/STM32F103/stm32f10x_gpio.c ****   return bitstatus;
 627              		.loc 1 304 3 is_stmt 1 view .LVU183
 296:cpu/STM32F103/stm32f10x_gpio.c ****   {
 628              		.loc 1 296 6 is_stmt 0 view .LVU184
 629 01d6 1942     		tst	r1, r3
 305:cpu/STM32F103/stm32f10x_gpio.c **** }
 630              		.loc 1 305 1 view .LVU185
 631 01d8 14BF     		ite	ne
 632 01da 0120     		movne	r0, #1
 633              	.LVL64:
 634              		.loc 1 305 1 view .LVU186
 635 01dc 0020     		moveq	r0, #0
 636 01de 7047     		bx	lr
 637              		.cfi_endproc
 638              	.LFE6:
 640              		.align	1
 641              		.p2align 2,,3
 642              		.global	GPIO_ReadOutputData
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
 647              	GPIO_ReadOutputData:
 648              	.LVL65:
 649              	.LFB7:
 306:cpu/STM32F103/stm32f10x_gpio.c **** 
 307:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 308:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_ReadOutputData
 309:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Reads the specified GPIO output data port.
 310:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 311:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 312:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : GPIO output data port value.
 313:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 314:cpu/STM32F103/stm32f10x_gpio.c **** u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
 315:cpu/STM32F103/stm32f10x_gpio.c **** {
 650              		.loc 1 315 1 is_stmt 1 view -0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654              		@ link register save eliminated.
 316:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 317:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 655              		.loc 1 317 3 view .LVU188
 318:cpu/STM32F103/stm32f10x_gpio.c ****     
 319:cpu/STM32F103/stm32f10x_gpio.c ****   return ((u16)GPIOx->ODR);
 656              		.loc 1 319 3 view .LVU189
 657              		.loc 1 319 21 is_stmt 0 view .LVU190
 658 01e0 C068     		ldr	r0, [r0, #12]
 659              	.LVL66:
 320:cpu/STM32F103/stm32f10x_gpio.c **** }
 660              		.loc 1 320 1 view .LVU191
 661 01e2 80B2     		uxth	r0, r0
 662 01e4 7047     		bx	lr
 663              		.cfi_endproc
 664              	.LFE7:
 666              		.align	1
 667 01e6 00BF     		.p2align 2,,3
 668              		.global	GPIO_SetBits
 669              		.syntax unified
 670              		.thumb
 671              		.thumb_func
 673              	GPIO_SetBits:
 674              	.LVL67:
 675              	.LFB8:
 321:cpu/STM32F103/stm32f10x_gpio.c **** 
 322:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 323:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_SetBits
 324:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Sets the selected data port bits.
 325:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 326:cpu/STM32F103/stm32f10x_gpio.c **** *                  - GPIO_Pin: specifies the port bits to be written.
 327:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be any combination of GPIO_Pin_x where 
 328:cpu/STM32F103/stm32f10x_gpio.c **** *                    x can be (0..15).
 329:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 330:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 331:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 332:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_SetBits(GPIO_TypeDef* GPIOx, u16 GPIO_Pin)
 333:cpu/STM32F103/stm32f10x_gpio.c **** {
 676              		.loc 1 333 1 is_stmt 1 view -0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 0
 679              		@ frame_needed = 0, uses_anonymous_args = 0
 680              		@ link register save eliminated.
 334:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 335:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 681              		.loc 1 335 3 view .LVU193
 336:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 682              		.loc 1 336 3 view .LVU194
 337:cpu/STM32F103/stm32f10x_gpio.c ****   
 338:cpu/STM32F103/stm32f10x_gpio.c ****   GPIOx->BSRR = GPIO_Pin;
 683              		.loc 1 338 3 view .LVU195
 684              		.loc 1 338 15 is_stmt 0 view .LVU196
 685 01e8 0161     		str	r1, [r0, #16]
 339:cpu/STM32F103/stm32f10x_gpio.c **** }
 686              		.loc 1 339 1 view .LVU197
 687 01ea 7047     		bx	lr
 688              		.cfi_endproc
 689              	.LFE8:
 691              		.align	1
 692              		.p2align 2,,3
 693              		.global	GPIO_ResetBits
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 698              	GPIO_ResetBits:
 699              	.LVL68:
 700              	.LFB9:
 340:cpu/STM32F103/stm32f10x_gpio.c **** 
 341:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 342:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_ResetBits
 343:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Clears the selected data port bits.
 344:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 345:cpu/STM32F103/stm32f10x_gpio.c **** *                  - GPIO_Pin: specifies the port bits to be written.
 346:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be any combination of GPIO_Pin_x where 
 347:cpu/STM32F103/stm32f10x_gpio.c **** *                    x can be (0..15).
 348:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 349:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 350:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 351:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_ResetBits(GPIO_TypeDef* GPIOx, u16 GPIO_Pin)
 352:cpu/STM32F103/stm32f10x_gpio.c **** {
 701              		.loc 1 352 1 is_stmt 1 view -0
 702              		.cfi_startproc
 703              		@ args = 0, pretend = 0, frame = 0
 704              		@ frame_needed = 0, uses_anonymous_args = 0
 705              		@ link register save eliminated.
 353:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 354:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 706              		.loc 1 354 3 view .LVU199
 355:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 707              		.loc 1 355 3 view .LVU200
 356:cpu/STM32F103/stm32f10x_gpio.c ****   
 357:cpu/STM32F103/stm32f10x_gpio.c ****   GPIOx->BRR = GPIO_Pin;
 708              		.loc 1 357 3 view .LVU201
 709              		.loc 1 357 14 is_stmt 0 view .LVU202
 710 01ec 4161     		str	r1, [r0, #20]
 358:cpu/STM32F103/stm32f10x_gpio.c **** }
 711              		.loc 1 358 1 view .LVU203
 712 01ee 7047     		bx	lr
 713              		.cfi_endproc
 714              	.LFE9:
 716              		.align	1
 717              		.p2align 2,,3
 718              		.global	GPIO_WriteBit
 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 723              	GPIO_WriteBit:
 724              	.LVL69:
 725              	.LFB10:
 359:cpu/STM32F103/stm32f10x_gpio.c **** 
 360:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 361:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_WriteBit
 362:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Sets or clears the selected data port bit.
 363:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 364:cpu/STM32F103/stm32f10x_gpio.c **** *                  - GPIO_Pin: specifies the port bit to be written.
 365:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be one of GPIO_Pin_x where x can be (0..15).
 366:cpu/STM32F103/stm32f10x_gpio.c **** *                  - BitVal: specifies the value to be written to the selected bit.
 367:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be one of the BitAction enum values:
 368:cpu/STM32F103/stm32f10x_gpio.c **** *                       - Bit_RESET: to clear the port pin
 369:cpu/STM32F103/stm32f10x_gpio.c **** *                       - Bit_SET: to set the port pin
 370:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 371:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 372:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 373:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_WriteBit(GPIO_TypeDef* GPIOx, u16 GPIO_Pin, BitAction BitVal)
 374:cpu/STM32F103/stm32f10x_gpio.c **** {
 726              		.loc 1 374 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 375:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 376:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 731              		.loc 1 376 3 view .LVU205
 377:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
 732              		.loc 1 377 3 view .LVU206
 378:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
 733              		.loc 1 378 3 view .LVU207
 379:cpu/STM32F103/stm32f10x_gpio.c ****   
 380:cpu/STM32F103/stm32f10x_gpio.c ****   if (BitVal != Bit_RESET)
 734              		.loc 1 380 3 view .LVU208
 735              		.loc 1 380 6 is_stmt 0 view .LVU209
 736 01f0 0AB1     		cbz	r2, .L50
 381:cpu/STM32F103/stm32f10x_gpio.c ****   {
 382:cpu/STM32F103/stm32f10x_gpio.c ****     GPIOx->BSRR = GPIO_Pin;
 737              		.loc 1 382 5 is_stmt 1 view .LVU210
 738              		.loc 1 382 17 is_stmt 0 view .LVU211
 739 01f2 0161     		str	r1, [r0, #16]
 740 01f4 7047     		bx	lr
 741              	.L50:
 383:cpu/STM32F103/stm32f10x_gpio.c ****   }
 384:cpu/STM32F103/stm32f10x_gpio.c ****   else
 385:cpu/STM32F103/stm32f10x_gpio.c ****   {
 386:cpu/STM32F103/stm32f10x_gpio.c ****     GPIOx->BRR = GPIO_Pin;
 742              		.loc 1 386 5 is_stmt 1 view .LVU212
 743              		.loc 1 386 16 is_stmt 0 view .LVU213
 744 01f6 4161     		str	r1, [r0, #20]
 387:cpu/STM32F103/stm32f10x_gpio.c ****   }
 388:cpu/STM32F103/stm32f10x_gpio.c **** }
 745              		.loc 1 388 1 view .LVU214
 746 01f8 7047     		bx	lr
 747              		.cfi_endproc
 748              	.LFE10:
 750              		.align	1
 751 01fa 00BF     		.p2align 2,,3
 752              		.global	GPIO_Write
 753              		.syntax unified
 754              		.thumb
 755              		.thumb_func
 757              	GPIO_Write:
 758              	.LVL70:
 759              	.LFB11:
 389:cpu/STM32F103/stm32f10x_gpio.c **** 
 390:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 391:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_Write
 392:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Writes data to the specified GPIO data port.
 393:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 394:cpu/STM32F103/stm32f10x_gpio.c **** *                  - PortVal: specifies the value to be written to the port output
 395:cpu/STM32F103/stm32f10x_gpio.c **** *                    data register.
 396:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 397:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 398:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 399:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
 400:cpu/STM32F103/stm32f10x_gpio.c **** {
 760              		.loc 1 400 1 is_stmt 1 view -0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 0
 763              		@ frame_needed = 0, uses_anonymous_args = 0
 764              		@ link register save eliminated.
 401:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 402:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 765              		.loc 1 402 3 view .LVU216
 403:cpu/STM32F103/stm32f10x_gpio.c ****   
 404:cpu/STM32F103/stm32f10x_gpio.c ****   GPIOx->ODR = PortVal;
 766              		.loc 1 404 3 view .LVU217
 767              		.loc 1 404 14 is_stmt 0 view .LVU218
 768 01fc C160     		str	r1, [r0, #12]
 405:cpu/STM32F103/stm32f10x_gpio.c **** }
 769              		.loc 1 405 1 view .LVU219
 770 01fe 7047     		bx	lr
 771              		.cfi_endproc
 772              	.LFE11:
 774              		.align	1
 775              		.p2align 2,,3
 776              		.global	GPIO_PinLockConfig
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 781              	GPIO_PinLockConfig:
 782              	.LVL71:
 783              	.LFB12:
 406:cpu/STM32F103/stm32f10x_gpio.c **** 
 407:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 408:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_PinLockConfig
 409:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Locks GPIO Pins configuration registers.
 410:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
 411:cpu/STM32F103/stm32f10x_gpio.c **** *                  - GPIO_Pin: specifies the port bit to be written.
 412:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be any combination of GPIO_Pin_x where 
 413:cpu/STM32F103/stm32f10x_gpio.c **** *                    x can be (0..15).
 414:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 415:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 416:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 417:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, u16 GPIO_Pin)
 418:cpu/STM32F103/stm32f10x_gpio.c **** {
 784              		.loc 1 418 1 is_stmt 1 view -0
 785              		.cfi_startproc
 786              		@ args = 0, pretend = 0, frame = 0
 787              		@ frame_needed = 0, uses_anonymous_args = 0
 788              		@ link register save eliminated.
 419:cpu/STM32F103/stm32f10x_gpio.c ****   u32 tmp = 0x00010000;
 789              		.loc 1 419 3 view .LVU221
 420:cpu/STM32F103/stm32f10x_gpio.c ****   
 421:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 422:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 790              		.loc 1 422 3 view .LVU222
 423:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 791              		.loc 1 423 3 view .LVU223
 424:cpu/STM32F103/stm32f10x_gpio.c ****   
 425:cpu/STM32F103/stm32f10x_gpio.c ****   tmp |= GPIO_Pin;
 792              		.loc 1 425 3 view .LVU224
 793              		.loc 1 425 7 is_stmt 0 view .LVU225
 794 0200 41F48033 		orr	r3, r1, #65536
 795              	.LVL72:
 426:cpu/STM32F103/stm32f10x_gpio.c ****   /* Set LCKK bit */
 427:cpu/STM32F103/stm32f10x_gpio.c ****   GPIOx->LCKR = tmp;
 796              		.loc 1 427 3 is_stmt 1 view .LVU226
 797              		.loc 1 427 15 is_stmt 0 view .LVU227
 798 0204 8361     		str	r3, [r0, #24]
 428:cpu/STM32F103/stm32f10x_gpio.c ****   /* Reset LCKK bit */
 429:cpu/STM32F103/stm32f10x_gpio.c ****   GPIOx->LCKR =  GPIO_Pin;
 799              		.loc 1 429 3 is_stmt 1 view .LVU228
 800              		.loc 1 429 15 is_stmt 0 view .LVU229
 801 0206 8161     		str	r1, [r0, #24]
 430:cpu/STM32F103/stm32f10x_gpio.c ****   /* Set LCKK bit */
 431:cpu/STM32F103/stm32f10x_gpio.c ****   GPIOx->LCKR = tmp;
 802              		.loc 1 431 3 is_stmt 1 view .LVU230
 803              		.loc 1 431 15 is_stmt 0 view .LVU231
 804 0208 8361     		str	r3, [r0, #24]
 432:cpu/STM32F103/stm32f10x_gpio.c ****   /* Read LCKK bit*/
 433:cpu/STM32F103/stm32f10x_gpio.c ****   tmp = GPIOx->LCKR;
 805              		.loc 1 433 3 is_stmt 1 view .LVU232
 806              		.loc 1 433 7 is_stmt 0 view .LVU233
 807 020a 8369     		ldr	r3, [r0, #24]
 808              	.LVL73:
 434:cpu/STM32F103/stm32f10x_gpio.c ****   /* Read LCKK bit*/
 435:cpu/STM32F103/stm32f10x_gpio.c ****   tmp = GPIOx->LCKR;
 809              		.loc 1 435 3 is_stmt 1 view .LVU234
 810              		.loc 1 435 7 is_stmt 0 view .LVU235
 811 020c 8369     		ldr	r3, [r0, #24]
 436:cpu/STM32F103/stm32f10x_gpio.c **** }
 812              		.loc 1 436 1 view .LVU236
 813 020e 7047     		bx	lr
 814              		.cfi_endproc
 815              	.LFE12:
 817              		.align	1
 818              		.p2align 2,,3
 819              		.global	GPIO_EventOutputConfig
 820              		.syntax unified
 821              		.thumb
 822              		.thumb_func
 824              	GPIO_EventOutputConfig:
 825              	.LVL74:
 826              	.LFB13:
 437:cpu/STM32F103/stm32f10x_gpio.c **** 
 438:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 439:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_EventOutputConfig
 440:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Selects the GPIO pin used as Event output.
 441:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIO_PortSource: selects the GPIO port to be used as source
 442:cpu/STM32F103/stm32f10x_gpio.c **** *                    for Event output.
 443:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be GPIO_PortSourceGPIOx where x can be
 444:cpu/STM32F103/stm32f10x_gpio.c **** *                    (A..E).
 445:cpu/STM32F103/stm32f10x_gpio.c **** *                  - GPIO_PinSource: specifies the pin for the Event output.
 446:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be GPIO_PinSourcex where x can be (0..15).
 447:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 448:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 449:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 450:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_EventOutputConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
 451:cpu/STM32F103/stm32f10x_gpio.c **** {
 827              		.loc 1 451 1 is_stmt 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 0
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831              		@ link register save eliminated.
 452:cpu/STM32F103/stm32f10x_gpio.c ****   u32 tmpreg = 0x00;
 832              		.loc 1 452 3 view .LVU238
 453:cpu/STM32F103/stm32f10x_gpio.c **** 
 454:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 455:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
 833              		.loc 1 455 3 view .LVU239
 456:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
 834              		.loc 1 456 3 view .LVU240
 457:cpu/STM32F103/stm32f10x_gpio.c ****     
 458:cpu/STM32F103/stm32f10x_gpio.c ****   tmpreg = AFIO->EVCR;
 835              		.loc 1 458 3 view .LVU241
 459:cpu/STM32F103/stm32f10x_gpio.c ****   /* Clear the PORT[6:4] and PIN[3:0] bits */
 460:cpu/STM32F103/stm32f10x_gpio.c ****   tmpreg &= EVCR_PORTPINCONFIG_MASK;
 836              		.loc 1 460 10 is_stmt 0 view .LVU242
 837 0210 4FF6807C 		movw	ip, #65408
 458:cpu/STM32F103/stm32f10x_gpio.c ****   /* Clear the PORT[6:4] and PIN[3:0] bits */
 838              		.loc 1 458 10 view .LVU243
 839 0214 044A     		ldr	r2, .L55
 840 0216 1368     		ldr	r3, [r2]
 841              	.LVL75:
 842              		.loc 1 460 3 is_stmt 1 view .LVU244
 461:cpu/STM32F103/stm32f10x_gpio.c ****   tmpreg |= (u32)GPIO_PortSource << 0x04;
 843              		.loc 1 461 3 view .LVU245
 462:cpu/STM32F103/stm32f10x_gpio.c ****   tmpreg |= GPIO_PinSource;
 844              		.loc 1 462 3 view .LVU246
 460:cpu/STM32F103/stm32f10x_gpio.c ****   tmpreg |= (u32)GPIO_PortSource << 0x04;
 845              		.loc 1 460 10 is_stmt 0 view .LVU247
 846 0218 03EA0C03 		and	r3, r3, ip
 847              	.LVL76:
 460:cpu/STM32F103/stm32f10x_gpio.c ****   tmpreg |= (u32)GPIO_PortSource << 0x04;
 848              		.loc 1 460 10 view .LVU248
 849 021c 0B43     		orrs	r3, r3, r1
 850              		.loc 1 462 10 view .LVU249
 851 021e 43EA0013 		orr	r3, r3, r0, lsl #4
 852              	.LVL77:
 463:cpu/STM32F103/stm32f10x_gpio.c **** 
 464:cpu/STM32F103/stm32f10x_gpio.c ****   AFIO->EVCR = tmpreg;
 853              		.loc 1 464 3 is_stmt 1 view .LVU250
 854              		.loc 1 464 14 is_stmt 0 view .LVU251
 855 0222 1360     		str	r3, [r2]
 465:cpu/STM32F103/stm32f10x_gpio.c **** }
 856              		.loc 1 465 1 view .LVU252
 857 0224 7047     		bx	lr
 858              	.L56:
 859 0226 00BF     		.align	2
 860              	.L55:
 861 0228 00000140 		.word	1073807360
 862              		.cfi_endproc
 863              	.LFE13:
 865              		.align	1
 866              		.p2align 2,,3
 867              		.global	GPIO_EventOutputCmd
 868              		.syntax unified
 869              		.thumb
 870              		.thumb_func
 872              	GPIO_EventOutputCmd:
 873              	.LVL78:
 874              	.LFB14:
 466:cpu/STM32F103/stm32f10x_gpio.c **** 
 467:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 468:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_EventOutputCmd
 469:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Enables or disables the Event Output.
 470:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - NewState: new state of the Event output.
 471:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be: ENABLE or DISABLE.
 472:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 473:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 474:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 475:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_EventOutputCmd(FunctionalState NewState)
 476:cpu/STM32F103/stm32f10x_gpio.c **** {
 875              		.loc 1 476 1 is_stmt 1 view -0
 876              		.cfi_startproc
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 0, uses_anonymous_args = 0
 879              		@ link register save eliminated.
 477:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 478:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 880              		.loc 1 478 3 view .LVU254
 479:cpu/STM32F103/stm32f10x_gpio.c ****   
 480:cpu/STM32F103/stm32f10x_gpio.c ****   *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 881              		.loc 1 480 3 view .LVU255
 882              		.loc 1 480 26 is_stmt 0 view .LVU256
 883 022c 014B     		ldr	r3, .L58
 884 022e D861     		str	r0, [r3, #28]
 481:cpu/STM32F103/stm32f10x_gpio.c **** }
 885              		.loc 1 481 1 view .LVU257
 886 0230 7047     		bx	lr
 887              	.L59:
 888 0232 00BF     		.align	2
 889              	.L58:
 890 0234 00002042 		.word	1109393408
 891              		.cfi_endproc
 892              	.LFE14:
 894              		.align	1
 895              		.p2align 2,,3
 896              		.global	GPIO_PinRemapConfig
 897              		.syntax unified
 898              		.thumb
 899              		.thumb_func
 901              	GPIO_PinRemapConfig:
 902              	.LVL79:
 903              	.LFB15:
 482:cpu/STM32F103/stm32f10x_gpio.c **** 
 483:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 484:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_PinRemapConfig
 485:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Changes the mapping of the specified pin.
 486:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIO_Remap: selects the pin to remap.
 487:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be one of the following values:
 488:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_SPI1
 489:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_I2C1
 490:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_USART1
 491:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_USART2
 492:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_PartialRemap_USART3
 493:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_FullRemap_USART3
 494:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_PartialRemap_TIM1
 495:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_FullRemap_TIM1
 496:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_PartialRemap1_TIM2
 497:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_PartialRemap2_TIM2
 498:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_FullRemap_TIM2
 499:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_PartialRemap_TIM3
 500:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_FullRemap_TIM3
 501:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_TIM4
 502:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap1_CAN
 503:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap2_CAN
 504:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_PD01
 505:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_TIM5CH4_LSI
 506:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_ADC1_ETRGINJ
 507:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_ADC1_ETRGREG
 508:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_ADC2_ETRGINJ
 509:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_ADC2_ETRGREG
 510:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_SWJ_NoJTRST
 511:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_SWJ_JTAGDisable
 512:cpu/STM32F103/stm32f10x_gpio.c **** *                       - GPIO_Remap_SWJ_Disable
 513:cpu/STM32F103/stm32f10x_gpio.c **** *                  - NewState: new state of the port pin remapping.
 514:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be: ENABLE or DISABLE.
 515:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 516:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 517:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 518:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
 519:cpu/STM32F103/stm32f10x_gpio.c **** {
 904              		.loc 1 519 1 is_stmt 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 0
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 520:cpu/STM32F103/stm32f10x_gpio.c ****   u32 tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 908              		.loc 1 520 3 view .LVU259
 521:cpu/STM32F103/stm32f10x_gpio.c **** 
 522:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 523:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_REMAP(GPIO_Remap));
 909              		.loc 1 523 3 view .LVU260
 524:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));  
 910              		.loc 1 524 3 view .LVU261
 525:cpu/STM32F103/stm32f10x_gpio.c ****   
 526:cpu/STM32F103/stm32f10x_gpio.c ****   tmpreg = AFIO->MAPR;
 911              		.loc 1 526 3 view .LVU262
 912              		.loc 1 526 10 is_stmt 0 view .LVU263
 913 0238 164A     		ldr	r2, .L70
 527:cpu/STM32F103/stm32f10x_gpio.c **** 
 528:cpu/STM32F103/stm32f10x_gpio.c ****   tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 529:cpu/STM32F103/stm32f10x_gpio.c ****   tmp = GPIO_Remap & LSB_MASK;
 530:cpu/STM32F103/stm32f10x_gpio.c **** 
 531:cpu/STM32F103/stm32f10x_gpio.c ****   if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR
 914              		.loc 1 531 19 view .LVU264
 915 023a 00F4401C 		and	ip, r0, #3145728
 916              		.loc 1 531 6 view .LVU265
 917 023e BCF5401F 		cmp	ip, #3145728
 519:cpu/STM32F103/stm32f10x_gpio.c ****   u32 tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 918              		.loc 1 519 1 view .LVU266
 919 0242 10B5     		push	{r4, lr}
 920              	.LCFI18:
 921              		.cfi_def_cfa_offset 8
 922              		.cfi_offset 4, -8
 923              		.cfi_offset 14, -4
 526:cpu/STM32F103/stm32f10x_gpio.c **** 
 924              		.loc 1 526 10 view .LVU267
 925 0244 5368     		ldr	r3, [r2, #4]
 926              	.LVL80:
 528:cpu/STM32F103/stm32f10x_gpio.c ****   tmp = GPIO_Remap & LSB_MASK;
 927              		.loc 1 528 3 is_stmt 1 view .LVU268
 529:cpu/STM32F103/stm32f10x_gpio.c **** 
 928              		.loc 1 529 3 view .LVU269
 529:cpu/STM32F103/stm32f10x_gpio.c **** 
 929              		.loc 1 529 7 is_stmt 0 view .LVU270
 930 0246 1FFA80FE 		uxth	lr, r0
 931              	.LVL81:
 932              		.loc 1 531 3 is_stmt 1 view .LVU271
 933              		.loc 1 531 6 is_stmt 0 view .LVU272
 934 024a 1BD0     		beq	.L69
 532:cpu/STM32F103/stm32f10x_gpio.c ****   {
 533:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg &= DBGAFR_SWJCFG_MASK;
 534:cpu/STM32F103/stm32f10x_gpio.c ****     AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 535:cpu/STM32F103/stm32f10x_gpio.c ****   }
 536:cpu/STM32F103/stm32f10x_gpio.c ****   else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 935              		.loc 1 536 8 is_stmt 1 view .LVU273
 936              		.loc 1 536 11 is_stmt 0 view .LVU274
 937 024c C202     		lsls	r2, r0, #11
 938 024e 10D5     		bpl	.L63
 537:cpu/STM32F103/stm32f10x_gpio.c ****   {
 538:cpu/STM32F103/stm32f10x_gpio.c ****     tmp1 = ((u32)0x03) << tmpmask;
 939              		.loc 1 538 5 is_stmt 1 view .LVU275
 940              	.LVL82:
 539:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg &= ~tmp1;
 941              		.loc 1 539 5 view .LVU276
 538:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg &= ~tmp1;
 942              		.loc 1 538 10 is_stmt 0 view .LVU277
 943 0250 0322     		movs	r2, #3
 528:cpu/STM32F103/stm32f10x_gpio.c ****   tmp = GPIO_Remap & LSB_MASK;
 944              		.loc 1 528 11 view .LVU278
 945 0252 C0F30344 		ubfx	r4, r0, #16, #4
 538:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg &= ~tmp1;
 946              		.loc 1 538 10 view .LVU279
 947 0256 A240     		lsls	r2, r2, r4
 948              		.loc 1 539 12 view .LVU280
 949 0258 23EA0203 		bic	r3, r3, r2
 950              	.LVL83:
 540:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 951              		.loc 1 540 5 is_stmt 1 view .LVU281
 952              		.loc 1 540 12 is_stmt 0 view .LVU282
 953 025c 43F07063 		orr	r3, r3, #251658240
 954              	.LVL84:
 955              	.L62:
 541:cpu/STM32F103/stm32f10x_gpio.c ****   }
 542:cpu/STM32F103/stm32f10x_gpio.c ****   else
 543:cpu/STM32F103/stm32f10x_gpio.c ****   {
 544:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 545:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 546:cpu/STM32F103/stm32f10x_gpio.c ****   }
 547:cpu/STM32F103/stm32f10x_gpio.c **** 
 548:cpu/STM32F103/stm32f10x_gpio.c ****   if (NewState != DISABLE)
 956              		.loc 1 548 3 is_stmt 1 view .LVU283
 957              		.loc 1 548 6 is_stmt 0 view .LVU284
 958 0260 21B1     		cbz	r1, .L64
 549:cpu/STM32F103/stm32f10x_gpio.c ****   {
 550:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 959              		.loc 1 550 5 is_stmt 1 view .LVU285
 960              		.loc 1 550 36 is_stmt 0 view .LVU286
 961 0262 400D     		lsrs	r0, r0, #21
 962              	.LVL85:
 963              		.loc 1 550 44 view .LVU287
 964 0264 0001     		lsls	r0, r0, #4
 965              		.loc 1 550 20 view .LVU288
 966 0266 0EFA00F0 		lsl	r0, lr, r0
 967              		.loc 1 550 12 view .LVU289
 968 026a 0343     		orrs	r3, r3, r0
 969              	.LVL86:
 970              	.L64:
 551:cpu/STM32F103/stm32f10x_gpio.c ****   }
 552:cpu/STM32F103/stm32f10x_gpio.c **** 
 553:cpu/STM32F103/stm32f10x_gpio.c ****   AFIO->MAPR = tmpreg;
 971              		.loc 1 553 3 is_stmt 1 view .LVU290
 972              		.loc 1 553 14 is_stmt 0 view .LVU291
 973 026c 094A     		ldr	r2, .L70
 974 026e 5360     		str	r3, [r2, #4]
 554:cpu/STM32F103/stm32f10x_gpio.c **** }
 975              		.loc 1 554 1 view .LVU292
 976 0270 10BD     		pop	{r4, pc}
 977              	.LVL87:
 978              	.L63:
 544:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 979              		.loc 1 544 5 is_stmt 1 view .LVU293
 544:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 980              		.loc 1 544 37 is_stmt 0 view .LVU294
 981 0272 420D     		lsrs	r2, r0, #21
 544:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 982              		.loc 1 544 45 view .LVU295
 983 0274 1201     		lsls	r2, r2, #4
 544:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 984              		.loc 1 544 21 view .LVU296
 985 0276 0EFA02F2 		lsl	r2, lr, r2
 544:cpu/STM32F103/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 986              		.loc 1 544 12 view .LVU297
 987 027a 23EA0203 		bic	r3, r3, r2
 988              	.LVL88:
 545:cpu/STM32F103/stm32f10x_gpio.c ****   }
 989              		.loc 1 545 5 is_stmt 1 view .LVU298
 545:cpu/STM32F103/stm32f10x_gpio.c ****   }
 990              		.loc 1 545 12 is_stmt 0 view .LVU299
 991 027e 43F07063 		orr	r3, r3, #251658240
 992              	.LVL89:
 545:cpu/STM32F103/stm32f10x_gpio.c ****   }
 993              		.loc 1 545 12 view .LVU300
 994 0282 EDE7     		b	.L62
 995              	.L69:
 533:cpu/STM32F103/stm32f10x_gpio.c ****     AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 996              		.loc 1 533 5 is_stmt 1 view .LVU301
 534:cpu/STM32F103/stm32f10x_gpio.c ****   }
 997              		.loc 1 534 16 is_stmt 0 view .LVU302
 998 0284 5468     		ldr	r4, [r2, #4]
 533:cpu/STM32F103/stm32f10x_gpio.c ****     AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 999              		.loc 1 533 12 view .LVU303
 1000 0286 23F07063 		bic	r3, r3, #251658240
 1001              	.LVL90:
 534:cpu/STM32F103/stm32f10x_gpio.c ****   }
 1002              		.loc 1 534 5 is_stmt 1 view .LVU304
 534:cpu/STM32F103/stm32f10x_gpio.c ****   }
 1003              		.loc 1 534 16 is_stmt 0 view .LVU305
 1004 028a 24F07064 		bic	r4, r4, #251658240
 1005 028e 5460     		str	r4, [r2, #4]
 1006 0290 E6E7     		b	.L62
 1007              	.L71:
 1008 0292 00BF     		.align	2
 1009              	.L70:
 1010 0294 00000140 		.word	1073807360
 1011              		.cfi_endproc
 1012              	.LFE15:
 1014              		.align	1
 1015              		.p2align 2,,3
 1016              		.global	GPIO_EXTILineConfig
 1017              		.syntax unified
 1018              		.thumb
 1019              		.thumb_func
 1021              	GPIO_EXTILineConfig:
 1022              	.LVL91:
 1023              	.LFB16:
 555:cpu/STM32F103/stm32f10x_gpio.c **** 
 556:cpu/STM32F103/stm32f10x_gpio.c **** /*******************************************************************************
 557:cpu/STM32F103/stm32f10x_gpio.c **** * Function Name  : GPIO_EXTILineConfig
 558:cpu/STM32F103/stm32f10x_gpio.c **** * Description    : Selects the GPIO pin used as EXTI Line.
 559:cpu/STM32F103/stm32f10x_gpio.c **** * Input          : - GPIO_PortSource: selects the GPIO port to be used as
 560:cpu/STM32F103/stm32f10x_gpio.c **** *                    source for EXTI lines.
 561:cpu/STM32F103/stm32f10x_gpio.c **** *                    This parameter can be GPIO_PortSourceGPIOx where x can be
 562:cpu/STM32F103/stm32f10x_gpio.c **** *                    (A..G).
 563:cpu/STM32F103/stm32f10x_gpio.c **** *                  - GPIO_PinSource: specifies the EXTI line to be configured.
 564:cpu/STM32F103/stm32f10x_gpio.c **** *                   This parameter can be GPIO_PinSourcex where x can be (0..15).
 565:cpu/STM32F103/stm32f10x_gpio.c **** * Output         : None
 566:cpu/STM32F103/stm32f10x_gpio.c **** * Return         : None
 567:cpu/STM32F103/stm32f10x_gpio.c **** *******************************************************************************/
 568:cpu/STM32F103/stm32f10x_gpio.c **** void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
 569:cpu/STM32F103/stm32f10x_gpio.c **** {
 1024              		.loc 1 569 1 is_stmt 1 view -0
 1025              		.cfi_startproc
 1026              		@ args = 0, pretend = 0, frame = 0
 1027              		@ frame_needed = 0, uses_anonymous_args = 0
 1028              		@ link register save eliminated.
 570:cpu/STM32F103/stm32f10x_gpio.c ****   u32 tmp = 0x00;
 1029              		.loc 1 570 3 view .LVU307
 571:cpu/STM32F103/stm32f10x_gpio.c **** 
 572:cpu/STM32F103/stm32f10x_gpio.c ****   /* Check the parameters */
 573:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
 1030              		.loc 1 573 3 view .LVU308
 574:cpu/STM32F103/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
 1031              		.loc 1 574 3 view .LVU309
 575:cpu/STM32F103/stm32f10x_gpio.c ****   
 576:cpu/STM32F103/stm32f10x_gpio.c ****   tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 1032              		.loc 1 576 3 view .LVU310
 1033              		.loc 1 576 7 is_stmt 0 view .LVU311
 1034 0298 4FF00F0C 		mov	ip, #15
 1035 029c 01F0FC03 		and	r3, r1, #252
 1036 02a0 03F18043 		add	r3, r3, #1073741824
 1037 02a4 03F58033 		add	r3, r3, #65536
 1038              		.loc 1 576 48 view .LVU312
 1039 02a8 01F00301 		and	r1, r1, #3
 1040              	.LVL92:
 577:cpu/STM32F103/stm32f10x_gpio.c **** 
 578:cpu/STM32F103/stm32f10x_gpio.c ****   AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 1041              		.loc 1 578 40 view .LVU313
 1042 02ac 9A68     		ldr	r2, [r3, #8]
 576:cpu/STM32F103/stm32f10x_gpio.c **** 
 1043              		.loc 1 576 30 view .LVU314
 1044 02ae 8900     		lsls	r1, r1, #2
 1045              	.LVL93:
 1046              		.loc 1 578 3 is_stmt 1 view .LVU315
 576:cpu/STM32F103/stm32f10x_gpio.c **** 
 1047              		.loc 1 576 7 is_stmt 0 view .LVU316
 1048 02b0 0CFA01FC 		lsl	ip, ip, r1
 1049              	.LVL94:
 1050              		.loc 1 578 40 view .LVU317
 1051 02b4 22EA0C02 		bic	r2, r2, ip
 1052 02b8 9A60     		str	r2, [r3, #8]
 579:cpu/STM32F103/stm32f10x_gpio.c ****   AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)
 1053              		.loc 1 579 3 is_stmt 1 view .LVU318
 1054              		.loc 1 579 40 is_stmt 0 view .LVU319
 1055 02ba 9A68     		ldr	r2, [r3, #8]
 1056              		.loc 1 579 67 view .LVU320
 1057 02bc 8840     		lsls	r0, r0, r1
 1058              	.LVL95:
 1059              		.loc 1 579 40 view .LVU321
 1060 02be 1043     		orrs	r0, r0, r2
 1061 02c0 9860     		str	r0, [r3, #8]
 580:cpu/STM32F103/stm32f10x_gpio.c **** }
 1062              		.loc 1 580 1 view .LVU322
 1063 02c2 7047     		bx	lr
 1064              		.cfi_endproc
 1065              	.LFE16:
 1067              	.Letext0:
 1068              		.file 2 "cpu/STM32F103/stm32f10x_type.h"
 1069              		.file 3 "cpu/STM32F103/stm32f10x_map.h"
 1070              		.file 4 "cpu/STM32F103/stm32f10x_gpio.h"
 1071              		.file 5 "cpu/STM32F103/stm32f10x_rcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_gpio.c
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:17     .text:00000000 $t
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:24     .text:00000000 GPIO_DeInit
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:232    .text:000000cc $d
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:237    .text:000000d4 $t
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:244    .text:000000d4 GPIO_AFIODeInit
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:284    .text:000000ec GPIO_Init
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:520    .text:000001b0 GPIO_StructInit
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:551    .text:000001c0 GPIO_ReadInputDataBit
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:586    .text:000001cc GPIO_ReadInputData
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:612    .text:000001d4 GPIO_ReadOutputDataBit
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:647    .text:000001e0 GPIO_ReadOutputData
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:673    .text:000001e8 GPIO_SetBits
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:698    .text:000001ec GPIO_ResetBits
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:723    .text:000001f0 GPIO_WriteBit
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:757    .text:000001fc GPIO_Write
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:781    .text:00000200 GPIO_PinLockConfig
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:824    .text:00000210 GPIO_EventOutputConfig
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:861    .text:00000228 $d
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:865    .text:0000022c $t
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:872    .text:0000022c GPIO_EventOutputCmd
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:890    .text:00000234 $d
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:894    .text:00000238 $t
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:901    .text:00000238 GPIO_PinRemapConfig
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:1010   .text:00000294 $d
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:1014   .text:00000298 $t
C:\Users\forre\AppData\Local\Temp\cc7KPFcT.s:1021   .text:00000298 GPIO_EXTILineConfig

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
