module module_0 (
    input logic [id_1 : id_1] id_2,
    output [1 : id_2] id_3,
    output logic id_4,
    output [id_3 : id_1] id_5,
    output [id_2  |  id_5 : id_4] id_6,
    output logic id_7,
    input logic id_8,
    output [id_4 : id_7] id_9,
    output logic [1 : id_8] id_10,
    output signed id_11,
    input logic id_12,
    input id_13,
    input [id_11 : id_10] id_14
);
  id_15 id_16 ();
  id_17 id_18 (
      .id_14(id_5),
      .id_13(id_10),
      .id_4 ((id_14))
  );
  id_19 id_20 (
      .id_11(id_3),
      .id_18(id_9)
  );
endmodule
