21:26:26
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_syn.prj" -log "Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: WIN8

# Sun Jun 05 21:26:32 2016

#Implementation: uart_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
@N: NF107 :"Y:\projects\iCE40HX8K\uart\uart_top.v":1:7:1:14|Selected library: work cell: uart_top view verilog as top level
@N: NF107 :"Y:\projects\iCE40HX8K\uart\uart_top.v":1:7:1:14|Selected library: work cell: uart_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 05 21:26:34 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: Y:\projects\iCE40HX8K\uart\uart_Implmnt\uart_scck.rpt 
Printing clock  summary report in "Y:\projects\iCE40HX8K\uart\uart_Implmnt\uart_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_out (in view: work.uart_Z1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_data[7:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist uart_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                
Clock              Frequency     Period        Type         Group                
---------------------------------------------------------------------------------
uart_top|CLK_i     76.6 MHz      13.060        inferred     Autoconstr_clkgroup_0
=================================================================================

@W: MT529 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Found inferred clock uart_top|CLK_i which controls 55 sequential elements including my_uart.rx_countdown[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file Y:\projects\iCE40HX8K\uart\uart_Implmnt\uart.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 05 21:26:34 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_state[1:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_countdown[5:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_bits_remaining[3:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_clk_divider[10:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.01ns		  71 /        32
   2		0h:00m:00s		    -4.01ns		  69 /        32
   3		0h:00m:00s		    -1.21ns		  70 /        32
@N: FX1016 :"y:\projects\ice40hx8k\uart\uart_top.v":2:10:2:14|SB_GB_IO inserted on the port CLK_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance        
------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_i_ibuf_gb_io     SB_GB_IO               32         my_uart.rx_countdown[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 134MB)

Writing Analyst data base Y:\projects\iCE40HX8K\uart\uart_Implmnt\synwork\uart_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: Y:\projects\iCE40HX8K\uart\uart_Implmnt\uart.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock uart_top|CLK_i with period 9.80ns. Please declare a user-defined clock on object "p:CLK_i"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jun 05 21:26:36 2016
#


Top view:               uart_top
Requested Frequency:    102.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -1.730

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
uart_top|CLK_i     102.0 MHz     86.7 MHz      9.803         11.533        -1.730     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
uart_top|CLK_i  uart_top|CLK_i  |  9.803       -1.730  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: uart_top|CLK_i
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                      Arrival           
Instance                      Reference          Type         Pin     Net                   Time        Slack 
                              Clock                                                                           
--------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]       uart_top|CLK_i     SB_DFF       Q       rx_countdown_3        0.540       -1.730
my_uart.rx_countdown[1]       uart_top|CLK_i     SB_DFFSS     Q       rx_countdown[1]       0.540       -1.590
my_uart.rx_countdown[2]       uart_top|CLK_i     SB_DFFSR     Q       rx_countdown[2]       0.540       -1.508
my_uart.rx_countdown[3]       uart_top|CLK_i     SB_DFF       Q       rx_countdown[3]       0.540       -1.459
my_uart.rx_clk_divider[7]     uart_top|CLK_i     SB_DFF       Q       rx_clk_divider[7]     0.540       -1.438
my_uart.rx_countdown[4]       uart_top|CLK_i     SB_DFF       Q       rx_countdown[4]       0.540       -1.438
my_uart.recv_state[2]         uart_top|CLK_i     SB_DFF       Q       recv_state[2]         0.540       -1.424
my_uart.rx_countdown[5]       uart_top|CLK_i     SB_DFF       Q       rx_countdown[5]       0.540       -1.424
my_uart.rx_clk_divider[3]     uart_top|CLK_i     SB_DFF       Q       rx_clk_divider[3]     0.540       -1.417
my_uart.rx_clk_divider[8]     uart_top|CLK_i     SB_DFF       Q       rx_clk_divider[8]     0.540       -1.389
==============================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference          Type         Pin     Net                          Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
my_uart.recv_state[0]            uart_top|CLK_i     SB_DFF       D       recv_state                   9.698        -1.730
my_uart.recv_state[1]            uart_top|CLK_i     SB_DFF       D       recv_state_0                 9.698        -1.653
my_uart.rx_countdown[2]          uart_top|CLK_i     SB_DFFSR     D       rx_countdown_8[2]            9.698        -1.569
my_uart.rx_bits_remaining[3]     uart_top|CLK_i     SB_DFF       D       rx_bits_remaining            9.698        -1.529
my_uart.recv_state[2]            uart_top|CLK_i     SB_DFF       D       recv_state_1                 9.698        -1.508
my_uart.rx_bits_remaining[0]     uart_top|CLK_i     SB_DFFE      E       un1_rx_data_0_sqmuxa_i_i     9.803        -1.354
my_uart.rx_bits_remaining[1]     uart_top|CLK_i     SB_DFFE      E       un1_rx_data_0_sqmuxa_i_i     9.803        -1.354
my_uart.rx_bits_remaining[2]     uart_top|CLK_i     SB_DFFE      E       un1_rx_data_0_sqmuxa_i_i     9.803        -1.354
my_uart.rx_countdown[3]          uart_top|CLK_i     SB_DFF       D       rx_countdown_0               9.698        0.312 
my_uart.rx_countdown[4]          uart_top|CLK_i     SB_DFF       D       rx_countdown_1               9.698        0.312 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.730

    Number of logic level(s):                10
    Starting point:                          my_uart.rx_countdown[0] / Q
    Ending point:                            my_uart.recv_state[0] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]                       SB_DFF       Q        Out     0.540     0.540       -         
rx_countdown_3                                Net          -        -       0.834     -           15        
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_0_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CI       In      -         2.066       -         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CO       Out     0.126     2.192       -         
rx_countdown_3_cry_4_s1                       Net          -        -       0.386     -           1         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      I3       In      -         2.578       -         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      O        Out     0.316     2.894       -         
rx_countdown_3_s1[5]                          Net          -        -       1.371     -           8         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      I1       In      -         4.265       -         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      O        Out     0.400     4.665       -         
g0_6_a5_0_3                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      I0       In      -         6.036       -         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      O        Out     0.449     6.484       -         
g0_6_a5_0_5                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      I2       In      -         7.855       -         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      O        Out     0.379     8.234       -         
un1_rx_clk_divider28_i                        Net          -        -       1.371     -           1         
my_uart.recv_state_RNO[0]                     SB_LUT4      I3       In      -         9.605       -         
my_uart.recv_state_RNO[0]                     SB_LUT4      O        Out     0.316     9.921       -         
recv_state                                    Net          -        -       1.507     -           1         
my_uart.recv_state[0]                         SB_DFF       D        In      -         11.428      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.533 is 3.266(28.3%) logic and 8.267(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.653

    Number of logic level(s):                9
    Starting point:                          my_uart.rx_countdown[0] / Q
    Ending point:                            my_uart.recv_state[1] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]                       SB_DFF       Q        Out     0.540     0.540       -         
rx_countdown_3                                Net          -        -       0.834     -           15        
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_0_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.386     -           2         
my_uart.rx_countdown_3_cry_3_s1_c_RNIKJ6A     SB_LUT4      I3       In      -         2.438       -         
my_uart.rx_countdown_3_cry_3_s1_c_RNIKJ6A     SB_LUT4      O        Out     0.316     2.754       -         
rx_countdown_3_s1[4]                          Net          -        -       1.371     -           7         
my_uart.recv_state_RNO_5[1]                   SB_LUT4      I2       In      -         4.125       -         
my_uart.recv_state_RNO_5[1]                   SB_LUT4      O        Out     0.379     4.503       -         
N_23_mux                                      Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_3[1]                   SB_LUT4      I1       In      -         5.874       -         
my_uart.recv_state_RNO_3[1]                   SB_LUT4      O        Out     0.400     6.274       -         
m7_0_0                                        Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_0[1]                   SB_LUT4      I2       In      -         7.645       -         
my_uart.recv_state_RNO_0[1]                   SB_LUT4      O        Out     0.379     8.024       -         
N_8_0                                         Net          -        -       1.371     -           1         
my_uart.recv_state_RNO[1]                     SB_LUT4      I0       In      -         9.395       -         
my_uart.recv_state_RNO[1]                     SB_LUT4      O        Out     0.449     9.844       -         
recv_state_0                                  Net          -        -       1.507     -           1         
my_uart.recv_state[1]                         SB_DFF       D        In      -         11.351      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.456 is 3.203(28.0%) logic and 8.253(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.639

    Number of logic level(s):                9
    Starting point:                          my_uart.rx_countdown[0] / Q
    Ending point:                            my_uart.recv_state[0] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]                       SB_DFF       Q        Out     0.540     0.540       -         
rx_countdown_3                                Net          -        -       0.834     -           15        
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_0_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.386     -           2         
my_uart.rx_countdown_3_cry_3_s1_c_RNIKJ6A     SB_LUT4      I3       In      -         2.438       -         
my_uart.rx_countdown_3_cry_3_s1_c_RNIKJ6A     SB_LUT4      O        Out     0.316     2.754       -         
rx_countdown_3_s1[4]                          Net          -        -       1.371     -           7         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      I0       In      -         4.125       -         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      O        Out     0.449     4.574       -         
g0_6_a5_0_3                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      I0       In      -         5.944       -         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      O        Out     0.449     6.393       -         
g0_6_a5_0_5                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      I2       In      -         7.764       -         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      O        Out     0.379     8.143       -         
un1_rx_clk_divider28_i                        Net          -        -       1.371     -           1         
my_uart.recv_state_RNO[0]                     SB_LUT4      I3       In      -         9.514       -         
my_uart.recv_state_RNO[0]                     SB_LUT4      O        Out     0.316     9.830       -         
recv_state                                    Net          -        -       1.507     -           1         
my_uart.recv_state[0]                         SB_DFF       D        In      -         11.337      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.442 is 3.189(27.9%) logic and 8.253(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.590

    Number of logic level(s):                9
    Starting point:                          my_uart.rx_countdown[1] / Q
    Ending point:                            my_uart.recv_state[0] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[1]                       SB_DFFSS     Q        Out     0.540     0.540       -         
rx_countdown[1]                               Net          -        -       0.834     -           10        
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_4_s1                       Net          -        -       0.386     -           1         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      I3       In      -         2.438       -         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      O        Out     0.316     2.754       -         
rx_countdown_3_s1[5]                          Net          -        -       1.371     -           8         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      I1       In      -         4.125       -         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      O        Out     0.400     4.524       -         
g0_6_a5_0_3                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      I0       In      -         5.895       -         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      O        Out     0.449     6.344       -         
g0_6_a5_0_5                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      I2       In      -         7.715       -         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      O        Out     0.379     8.094       -         
un1_rx_clk_divider28_i                        Net          -        -       1.371     -           1         
my_uart.recv_state_RNO[0]                     SB_LUT4      I3       In      -         9.465       -         
my_uart.recv_state_RNO[0]                     SB_LUT4      O        Out     0.316     9.781       -         
recv_state                                    Net          -        -       1.507     -           1         
my_uart.recv_state[0]                         SB_DFF       D        In      -         11.288      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.393 is 3.140(27.6%) logic and 8.253(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.266
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.569

    Number of logic level(s):                10
    Starting point:                          my_uart.rx_countdown[0] / Q
    Ending point:                            my_uart.rx_countdown[2] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]                       SB_DFF       Q        Out     0.540     0.540       -         
rx_countdown_3                                Net          -        -       0.834     -           15        
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_0_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CI       In      -         2.066       -         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CO       Out     0.126     2.192       -         
rx_countdown_3_cry_4_s1                       Net          -        -       0.386     -           1         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      I3       In      -         2.578       -         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      O        Out     0.316     2.894       -         
rx_countdown_3_s1[5]                          Net          -        -       1.371     -           8         
my_uart.rx_countdown_RNO_6[2]                 SB_LUT4      I1       In      -         4.265       -         
my_uart.rx_countdown_RNO_6[2]                 SB_LUT4      O        Out     0.400     4.665       -         
rx_countdown_RNO_6[2]                         Net          -        -       1.371     -           1         
my_uart.rx_countdown_RNO_4[2]                 SB_LUT4      I3       In      -         6.036       -         
my_uart.rx_countdown_RNO_4[2]                 SB_LUT4      O        Out     0.287     6.323       -         
rx_countdown_RNO_4[2]                         Net          -        -       1.371     -           1         
my_uart.rx_countdown_RNO_2[2]                 SB_LUT4      I3       In      -         7.694       -         
my_uart.rx_countdown_RNO_2[2]                 SB_LUT4      O        Out     0.316     8.010       -         
N_13                                          Net          -        -       1.371     -           1         
my_uart.rx_countdown_RNO[2]                   SB_LUT4      I2       In      -         9.381       -         
my_uart.rx_countdown_RNO[2]                   SB_LUT4      O        Out     0.379     9.759       -         
rx_countdown_8[2]                             Net          -        -       1.507     -           1         
my_uart.rx_countdown[2]                       SB_DFFSR     D        In      -         11.266      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.372 is 3.105(27.3%) logic and 8.267(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for uart_top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
SB_CARRY        15 uses
SB_DFF          19 uses
SB_DFFE         11 uses
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         93 uses

I/O ports: 12
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (0%)
Total load per clock:
   uart_top|CLK_i: 1

@S |Mapping Summary:
Total  LUTs: 93 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 93 = 93 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 05 21:26:36 2016

###########################################################]


Synthesis exit by 0.
Current Implementation uart_Implmnt its sbt path: Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" "Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.edf " "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist" "-pCT256" "-yY:/projects/iCE40HX8K/uart/ice40hx8k.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.edf...
Parsing constraint file: Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf ...
Warning: Unknown command setioignoring the line 17 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin RTSn doesn't exist in the design netlist.ignoring the set_io command on line 21 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin CTSn doesn't exist in the design netlist.ignoring the set_io command on line 22 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin DTRn doesn't exist in the design netlist.ignoring the set_io command on line 23 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin DSRn doesn't exist in the design netlist.ignoring the set_io command on line 24 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin DCDn doesn't exist in the design netlist.ignoring the set_io command on line 25 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: Unknown command setioignoring the line 27 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
parse file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf  error. But they are ignored
start to read sdc/scf file Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.scf
sdc_reader OK Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.scf
Stored edif netlist at Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top...

write Timing Constraint to Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: uart_top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --outdir "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top --outdir Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top
SDC file             - Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for RS232_TX_o, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	93
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	111
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	1
    Combinational LogicCells
        Only LUT         	:	65
        CARRY Only       	:	0
        LUT with CARRY   	:	14
    LogicCells                  :	111/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.6 (sec)

Final Design Statistics
    Number of LUTs      	:	111
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	111/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: uart_top|CLK_i | Frequency: 149.10 MHz | Target: 102.04 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --package CT256 --outdir "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc" --dst_sdc_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 262
used logic cells: 111
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --package CT256 --outdir "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc" --dst_sdc_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 262
used logic cells: 111
Translating sdc file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc...
Translated sdc file is Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" "Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\netlist\oadb-uart_top" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib" "Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc" --outdir "Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\router" --sdf_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\netlist\oadb-uart_top C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc --outdir Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\router --sdf_file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design uart_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 133 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design uart_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.v" --vhdl "Y:/projects/iCE40HX8K/uart/uart_Implmnt/sbt/outputs/simulation_netlist\uart_top_sbt.vhd" --lib "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc" --out-sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\netlister\uart_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.v
Writing Y:/projects/iCE40HX8K/uart/uart_Implmnt/sbt/outputs/simulation_netlist\uart_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib" --sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\netlister\uart_top_sbt.sdc" --sdf-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.sdf" --report-file "Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\timer\uart_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib --sdc-file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\netlister\uart_top_sbt.sdc --sdf-file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.sdf --report-file Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\timer\uart_top_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" --design "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --device_name iCE40HX8K --package CT256 --outdir "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_syn.prj" -log "uart_Implmnt/uart.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of uart_Implmnt/uart.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: WIN8

# Sun Jun 05 21:31:25 2016

#Implementation: uart_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File Y:\projects\iCE40HX8K\uart\uart_Implmnt\synwork\uart_comp.srs changed - recompiling
@N: NF107 :"Y:\projects\iCE40HX8K\uart\uart_top.v":1:7:1:14|Selected library: work cell: uart_top view verilog as top level
@N: NF107 :"Y:\projects\iCE40HX8K\uart\uart_top.v":1:7:1:14|Selected library: work cell: uart_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 05 21:31:26 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: Y:\projects\iCE40HX8K\uart\uart_Implmnt\uart_scck.rpt 
Printing clock  summary report in "Y:\projects\iCE40HX8K\uart\uart_Implmnt\uart_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_out (in view: work.uart_Z1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_data[7:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist uart_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                
Clock              Frequency     Period        Type         Group                
---------------------------------------------------------------------------------
uart_top|CLK_i     76.6 MHz      13.060        inferred     Autoconstr_clkgroup_0
=================================================================================

@W: MT529 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Found inferred clock uart_top|CLK_i which controls 55 sequential elements including my_uart.rx_countdown[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file Y:\projects\iCE40HX8K\uart\uart_Implmnt\uart.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 05 21:31:27 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_state[1:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_countdown[5:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_bits_remaining[3:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"y:\projects\ice40hx8k\uart\osdvu\uart.v":78:0:78:5|Removing sequential instance tx_clk_divider[10:0] (in view: work.uart_Z1(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.01ns		  71 /        32
   2		0h:00m:00s		    -4.01ns		  69 /        32
   3		0h:00m:00s		    -1.21ns		  70 /        32
@N: FX1016 :"y:\projects\ice40hx8k\uart\uart_top.v":2:10:2:14|SB_GB_IO inserted on the port CLK_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance        
------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_i_ibuf_gb_io     SB_GB_IO               32         my_uart.rx_countdown[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 134MB)

Writing Analyst data base Y:\projects\iCE40HX8K\uart\uart_Implmnt\synwork\uart_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: Y:\projects\iCE40HX8K\uart\uart_Implmnt\uart.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock uart_top|CLK_i with period 9.80ns. Please declare a user-defined clock on object "p:CLK_i"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jun 05 21:31:29 2016
#


Top view:               uart_top
Requested Frequency:    102.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -1.730

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
uart_top|CLK_i     102.0 MHz     86.7 MHz      9.803         11.533        -1.730     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
uart_top|CLK_i  uart_top|CLK_i  |  9.803       -1.730  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: uart_top|CLK_i
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                      Arrival           
Instance                      Reference          Type         Pin     Net                   Time        Slack 
                              Clock                                                                           
--------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]       uart_top|CLK_i     SB_DFF       Q       rx_countdown_3        0.540       -1.730
my_uart.rx_countdown[1]       uart_top|CLK_i     SB_DFFSS     Q       rx_countdown[1]       0.540       -1.590
my_uart.rx_countdown[2]       uart_top|CLK_i     SB_DFFSR     Q       rx_countdown[2]       0.540       -1.508
my_uart.rx_countdown[3]       uart_top|CLK_i     SB_DFF       Q       rx_countdown[3]       0.540       -1.459
my_uart.rx_clk_divider[7]     uart_top|CLK_i     SB_DFF       Q       rx_clk_divider[7]     0.540       -1.438
my_uart.rx_countdown[4]       uart_top|CLK_i     SB_DFF       Q       rx_countdown[4]       0.540       -1.438
my_uart.recv_state[2]         uart_top|CLK_i     SB_DFF       Q       recv_state[2]         0.540       -1.424
my_uart.rx_countdown[5]       uart_top|CLK_i     SB_DFF       Q       rx_countdown[5]       0.540       -1.424
my_uart.rx_clk_divider[3]     uart_top|CLK_i     SB_DFF       Q       rx_clk_divider[3]     0.540       -1.417
my_uart.rx_clk_divider[8]     uart_top|CLK_i     SB_DFF       Q       rx_clk_divider[8]     0.540       -1.389
==============================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference          Type         Pin     Net                          Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
my_uart.recv_state[0]            uart_top|CLK_i     SB_DFF       D       recv_state                   9.698        -1.730
my_uart.recv_state[1]            uart_top|CLK_i     SB_DFF       D       recv_state_0                 9.698        -1.653
my_uart.rx_countdown[2]          uart_top|CLK_i     SB_DFFSR     D       rx_countdown_8[2]            9.698        -1.569
my_uart.rx_bits_remaining[3]     uart_top|CLK_i     SB_DFF       D       rx_bits_remaining            9.698        -1.529
my_uart.recv_state[2]            uart_top|CLK_i     SB_DFF       D       recv_state_1                 9.698        -1.508
my_uart.rx_bits_remaining[0]     uart_top|CLK_i     SB_DFFE      E       un1_rx_data_0_sqmuxa_i_i     9.803        -1.354
my_uart.rx_bits_remaining[1]     uart_top|CLK_i     SB_DFFE      E       un1_rx_data_0_sqmuxa_i_i     9.803        -1.354
my_uart.rx_bits_remaining[2]     uart_top|CLK_i     SB_DFFE      E       un1_rx_data_0_sqmuxa_i_i     9.803        -1.354
my_uart.rx_countdown[3]          uart_top|CLK_i     SB_DFF       D       rx_countdown_0               9.698        0.312 
my_uart.rx_countdown[4]          uart_top|CLK_i     SB_DFF       D       rx_countdown_1               9.698        0.312 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.730

    Number of logic level(s):                10
    Starting point:                          my_uart.rx_countdown[0] / Q
    Ending point:                            my_uart.recv_state[0] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]                       SB_DFF       Q        Out     0.540     0.540       -         
rx_countdown_3                                Net          -        -       0.834     -           15        
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_0_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CI       In      -         2.066       -         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CO       Out     0.126     2.192       -         
rx_countdown_3_cry_4_s1                       Net          -        -       0.386     -           1         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      I3       In      -         2.578       -         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      O        Out     0.316     2.894       -         
rx_countdown_3_s1[5]                          Net          -        -       1.371     -           8         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      I1       In      -         4.265       -         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      O        Out     0.400     4.665       -         
g0_6_a5_0_3                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      I0       In      -         6.036       -         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      O        Out     0.449     6.484       -         
g0_6_a5_0_5                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      I2       In      -         7.855       -         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      O        Out     0.379     8.234       -         
un1_rx_clk_divider28_i                        Net          -        -       1.371     -           1         
my_uart.recv_state_RNO[0]                     SB_LUT4      I3       In      -         9.605       -         
my_uart.recv_state_RNO[0]                     SB_LUT4      O        Out     0.316     9.921       -         
recv_state                                    Net          -        -       1.507     -           1         
my_uart.recv_state[0]                         SB_DFF       D        In      -         11.428      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.533 is 3.266(28.3%) logic and 8.267(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.653

    Number of logic level(s):                9
    Starting point:                          my_uart.rx_countdown[0] / Q
    Ending point:                            my_uart.recv_state[1] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]                       SB_DFF       Q        Out     0.540     0.540       -         
rx_countdown_3                                Net          -        -       0.834     -           15        
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_0_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.386     -           2         
my_uart.rx_countdown_3_cry_3_s1_c_RNIKJ6A     SB_LUT4      I3       In      -         2.438       -         
my_uart.rx_countdown_3_cry_3_s1_c_RNIKJ6A     SB_LUT4      O        Out     0.316     2.754       -         
rx_countdown_3_s1[4]                          Net          -        -       1.371     -           7         
my_uart.recv_state_RNO_5[1]                   SB_LUT4      I2       In      -         4.125       -         
my_uart.recv_state_RNO_5[1]                   SB_LUT4      O        Out     0.379     4.503       -         
N_23_mux                                      Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_3[1]                   SB_LUT4      I1       In      -         5.874       -         
my_uart.recv_state_RNO_3[1]                   SB_LUT4      O        Out     0.400     6.274       -         
m7_0_0                                        Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_0[1]                   SB_LUT4      I2       In      -         7.645       -         
my_uart.recv_state_RNO_0[1]                   SB_LUT4      O        Out     0.379     8.024       -         
N_8_0                                         Net          -        -       1.371     -           1         
my_uart.recv_state_RNO[1]                     SB_LUT4      I0       In      -         9.395       -         
my_uart.recv_state_RNO[1]                     SB_LUT4      O        Out     0.449     9.844       -         
recv_state_0                                  Net          -        -       1.507     -           1         
my_uart.recv_state[1]                         SB_DFF       D        In      -         11.351      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.456 is 3.203(28.0%) logic and 8.253(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.639

    Number of logic level(s):                9
    Starting point:                          my_uart.rx_countdown[0] / Q
    Ending point:                            my_uart.recv_state[0] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]                       SB_DFF       Q        Out     0.540     0.540       -         
rx_countdown_3                                Net          -        -       0.834     -           15        
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_0_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.386     -           2         
my_uart.rx_countdown_3_cry_3_s1_c_RNIKJ6A     SB_LUT4      I3       In      -         2.438       -         
my_uart.rx_countdown_3_cry_3_s1_c_RNIKJ6A     SB_LUT4      O        Out     0.316     2.754       -         
rx_countdown_3_s1[4]                          Net          -        -       1.371     -           7         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      I0       In      -         4.125       -         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      O        Out     0.449     4.574       -         
g0_6_a5_0_3                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      I0       In      -         5.944       -         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      O        Out     0.449     6.393       -         
g0_6_a5_0_5                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      I2       In      -         7.764       -         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      O        Out     0.379     8.143       -         
un1_rx_clk_divider28_i                        Net          -        -       1.371     -           1         
my_uart.recv_state_RNO[0]                     SB_LUT4      I3       In      -         9.514       -         
my_uart.recv_state_RNO[0]                     SB_LUT4      O        Out     0.316     9.830       -         
recv_state                                    Net          -        -       1.507     -           1         
my_uart.recv_state[0]                         SB_DFF       D        In      -         11.337      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.442 is 3.189(27.9%) logic and 8.253(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.590

    Number of logic level(s):                9
    Starting point:                          my_uart.rx_countdown[1] / Q
    Ending point:                            my_uart.recv_state[0] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[1]                       SB_DFFSS     Q        Out     0.540     0.540       -         
rx_countdown[1]                               Net          -        -       0.834     -           10        
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_4_s1                       Net          -        -       0.386     -           1         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      I3       In      -         2.438       -         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      O        Out     0.316     2.754       -         
rx_countdown_3_s1[5]                          Net          -        -       1.371     -           8         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      I1       In      -         4.125       -         
my_uart.recv_state_RNO_7[0]                   SB_LUT4      O        Out     0.400     4.524       -         
g0_6_a5_0_3                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      I0       In      -         5.895       -         
my_uart.recv_state_RNO_3[0]                   SB_LUT4      O        Out     0.449     6.344       -         
g0_6_a5_0_5                                   Net          -        -       1.371     -           1         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      I2       In      -         7.715       -         
my_uart.recv_state_RNO_0[0]                   SB_LUT4      O        Out     0.379     8.094       -         
un1_rx_clk_divider28_i                        Net          -        -       1.371     -           1         
my_uart.recv_state_RNO[0]                     SB_LUT4      I3       In      -         9.465       -         
my_uart.recv_state_RNO[0]                     SB_LUT4      O        Out     0.316     9.781       -         
recv_state                                    Net          -        -       1.507     -           1         
my_uart.recv_state[0]                         SB_DFF       D        In      -         11.288      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.393 is 3.140(27.6%) logic and 8.253(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.803
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.698

    - Propagation time:                      11.266
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.569

    Number of logic level(s):                10
    Starting point:                          my_uart.rx_countdown[0] / Q
    Ending point:                            my_uart.rx_countdown[2] / D
    The start point is clocked by            uart_top|CLK_i [rising] on pin C
    The end   point is clocked by            uart_top|CLK_i [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
my_uart.rx_countdown[0]                       SB_DFF       Q        Out     0.540     0.540       -         
rx_countdown_3                                Net          -        -       0.834     -           15        
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.374       -         
my_uart.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.258     1.632       -         
rx_countdown_3_cry_0_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         1.646       -         
my_uart.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.126     1.772       -         
rx_countdown_3_cry_1_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         1.786       -         
my_uart.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.126     1.912       -         
rx_countdown_3_cry_2_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         1.926       -         
my_uart.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.126     2.052       -         
rx_countdown_3_cry_3_s1                       Net          -        -       0.014     -           2         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CI       In      -         2.066       -         
my_uart.rx_countdown_3_cry_4_s1_c             SB_CARRY     CO       Out     0.126     2.192       -         
rx_countdown_3_cry_4_s1                       Net          -        -       0.386     -           1         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      I3       In      -         2.578       -         
my_uart.rx_countdown_3_cry_4_s1_c_RNIMPGK     SB_LUT4      O        Out     0.316     2.894       -         
rx_countdown_3_s1[5]                          Net          -        -       1.371     -           8         
my_uart.rx_countdown_RNO_6[2]                 SB_LUT4      I1       In      -         4.265       -         
my_uart.rx_countdown_RNO_6[2]                 SB_LUT4      O        Out     0.400     4.665       -         
rx_countdown_RNO_6[2]                         Net          -        -       1.371     -           1         
my_uart.rx_countdown_RNO_4[2]                 SB_LUT4      I3       In      -         6.036       -         
my_uart.rx_countdown_RNO_4[2]                 SB_LUT4      O        Out     0.287     6.323       -         
rx_countdown_RNO_4[2]                         Net          -        -       1.371     -           1         
my_uart.rx_countdown_RNO_2[2]                 SB_LUT4      I3       In      -         7.694       -         
my_uart.rx_countdown_RNO_2[2]                 SB_LUT4      O        Out     0.316     8.010       -         
N_13                                          Net          -        -       1.371     -           1         
my_uart.rx_countdown_RNO[2]                   SB_LUT4      I2       In      -         9.381       -         
my_uart.rx_countdown_RNO[2]                   SB_LUT4      O        Out     0.379     9.759       -         
rx_countdown_8[2]                             Net          -        -       1.507     -           1         
my_uart.rx_countdown[2]                       SB_DFFSR     D        In      -         11.266      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.372 is 3.105(27.3%) logic and 8.267(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for uart_top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
SB_CARRY        15 uses
SB_DFF          19 uses
SB_DFFE         11 uses
SB_DFFSR        1 use
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         93 uses

I/O ports: 12
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (0%)
Total load per clock:
   uart_top|CLK_i: 1

@S |Mapping Summary:
Total  LUTs: 93 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 93 = 93 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 05 21:31:29 2016

###########################################################]


Synthesis exit by 0.
Current Implementation uart_Implmnt its sbt path: Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" "Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.edf " "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist" "-pCT256" "-yY:/projects/iCE40HX8K/uart/ice40hx8k.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.edf...
Parsing constraint file: Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf ...
Warning: Unknown command setioignoring the line 17 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin RTSn doesn't exist in the design netlist.ignoring the set_io command on line 21 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin CTSn doesn't exist in the design netlist.ignoring the set_io command on line 22 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin DTRn doesn't exist in the design netlist.ignoring the set_io command on line 23 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin DSRn doesn't exist in the design netlist.ignoring the set_io command on line 24 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: pin DCDn doesn't exist in the design netlist.ignoring the set_io command on line 25 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
Warning: Unknown command setioignoring the line 27 of file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf 
parse file Y:/projects/iCE40HX8K/uart/ice40hx8k.pcf  error. But they are ignored
start to read sdc/scf file Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.scf
sdc_reader OK Y:/projects/iCE40HX8K/uart/uart_Implmnt/uart.scf
Stored edif netlist at Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top...

write Timing Constraint to Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: uart_top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --outdir "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top --outdir Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top
SDC file             - Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for RS232_TX_o, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	93
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	111
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	1
    Combinational LogicCells
        Only LUT         	:	65
        CARRY Only       	:	0
        LUT with CARRY   	:	14
    LogicCells                  :	111/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.3 (sec)

Final Design Statistics
    Number of LUTs      	:	111
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	111/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: uart_top|CLK_i | Frequency: 138.42 MHz | Target: 102.04 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --package CT256 --outdir "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc" --dst_sdc_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 295
used logic cells: 111
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --package CT256 --outdir "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc" --dst_sdc_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 295
used logic cells: 111
Translating sdc file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\placer\uart_top_pl.sdc...
Translated sdc file is Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" "Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\netlist\oadb-uart_top" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib" "Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc" --outdir "Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\router" --sdf_file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\netlist\oadb-uart_top C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc --outdir Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\router --sdf_file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design uart_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 132 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design uart_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.v" --vhdl "Y:/projects/iCE40HX8K/uart/uart_Implmnt/sbt/outputs/simulation_netlist\uart_top_sbt.vhd" --lib "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\packer\uart_top_pk.sdc" --out-sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\netlister\uart_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.v
Writing Y:/projects/iCE40HX8K/uart/uart_Implmnt/sbt/outputs/simulation_netlist\uart_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib" --sdc-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\netlister\uart_top_sbt.sdc" --sdf-file "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.sdf" --report-file "Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\timer\uart_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX8K.lib --sdc-file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\netlister\uart_top_sbt.sdc --sdf-file Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\simulation_netlist\uart_top_sbt.sdf --report-file Y:\projects\iCE40HX8K\uart\uart_Implmnt\sbt\outputs\timer\uart_top_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P08.dev" --design "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\netlist\oadb-uart_top" --device_name iCE40HX8K --package CT256 --outdir "Y:/projects/iCE40HX8K/uart/uart_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
