# 2:1 Multiplexer in Verilog

This repository contains the Verilog implementation of a 2:1 multiplexer
along with a testbench for functional verification.

## Files
- mux21.v        : 2:1 MUX design
- tb_mux21.v     : Testbench
- waveform_mux21.png : Simulation waveform

## Tools
- Icarus Verilog
- GTKWave
