Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Dec 10 12:47:21 2018
| Host         : SISLAB-55 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  2209 |
| Unused register locations in slices containing registers |  7301 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7985 |         2954 |
| No           | No                    | Yes                    |            1102 |          372 |
| No           | Yes                   | No                     |            6100 |         2523 |
| Yes          | No                    | No                     |           11365 |         4301 |
| Yes          | No                    | Yes                    |            1476 |          426 |
| Yes          | Yes                   | No                     |           16855 |         5765 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                      Clock Signal                                                     |                                                                                                                                                                                                                 Enable Signal                                                                                                                                                                                                                 |                                                                                                                                                            Set/Reset Signal                                                                                                                                                           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                1 |              1 |
| ~i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_CONTROL_reg                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                              |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_SCSH_reg                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_57                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/p_27_out                                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/dbgreg_unlocked                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/p_27_out                                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/dbgreg_force_lock                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][4][0]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CR178124_FIX_reg                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/CAPTURE_i_1_n_0                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_100_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_102_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_104_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_106_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_108_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_110_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_112_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_done_int0                                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rtw_timer.rtw_cnt_r_reg[0]                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_vf_width_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][0]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_114_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_116_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_118_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_const_rgb_reg[23][0]                                                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_120_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rvalid_int_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wsel_reg_0                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_122_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_124_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_126_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr2                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_128_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/p_98_out                                                                                                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.execute_reg                                                                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][0]                                                                                                                                                                                                                   |                1 |              1 |
| ~i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_1                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/update_i                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/update_reset                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][1]                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][0]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][0]                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[13][1]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][4]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][4]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][4]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3]_0[0]                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][4]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/last_master_r_reg[2][0]                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][2]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][2]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][2]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3]_0[0]                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][2]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][1]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][1]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][1]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3]_0[0]                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][1]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_rd_reg2                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][0]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][0]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[32][0]                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/gpr1.dout_i_reg[0][0]                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[32][0]                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/gpr1.dout_i_reg[0][0]                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/GEN_SYNC_FIFO.follower_reg_mm2s_reg[32][0]                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][0]                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/INTC_CORE_I/p_25_out                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/INTC_CORE_I/p_26_out                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/INTC_CORE_I/p_27_out                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/INTC_CORE_I/p_28_out                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][1]                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][1]                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][4][1]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][4][1]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][4][0]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_0                                                                                                                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][4][0]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3]_0[0]                                                                                                                                                                        |                1 |              2 |
| ~i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_sready_stop_reg_reg                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_sready_stop_reg_reg[0]                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][0]                                                                                                                                                                                                                   |                2 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][3]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                                    |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_57                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][3]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                           |                1 |              2 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/drck_i                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/Use_Dbg_Reg_Access.update_reset_reg                                                                                                                                                                                                                                             |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][0]                                                                                                                                                                                                               |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                           |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                2 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_out1                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_52[1]                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_clip_max_reg[23][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rvalid_int_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_awready_int_reg_0                                                                                                                                                                                                                                                        |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wsel_reg_0                                                                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__10_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__14_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_i_1__1_n_0                                                                                                                                                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                             |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                             |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                                                                |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_52[1]                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_int_reg_0                                                                                                                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][0]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_int_reg_0                                                                                                                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__3_n_0                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__17_n_0                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__7_n_0                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__21_n_0                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__6_n_0                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__13_n_0                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__4_n_0                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__9_n_0                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][1]                                                                                                                                                                                                    |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__19_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][4][1]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3]_0[0]                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__23_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__12_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__16_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                           |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__15_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__20_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__8_n_0                                                                                                                                                                                               |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__18_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__11_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__22_n_0                                                                                                                                                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                              |                1 |              2 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][5]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                                    |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][7][5]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                           |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                           |                1 |              2 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                              |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_VLAN_reg                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_CONTROL_reg                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_SCSH_reg                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]      |                2 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CR178124_FIX_reg                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                2 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_0                                                                                                                                                                                             |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][1]                                                                                                                                                                                                                   |                3 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                             |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                             |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_wack_reg_0                                                                                                                                                                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                             |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                             |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_rvalid_int_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_int_reg_0                                                                                                                                                                                                                                                      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/ClkBAxiEthBClkCrsBusOut_reg[15][0]                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fwft_rst_done                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]   |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]   |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]   |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_int_reg[0]_0                                                                                                                                                                                                                                                         |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_awready_int_reg_0                                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]      |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[13][1]                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]      |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]   |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst/AS[0]                                                                                              |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                                                                    |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/state_n_0                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_comb                                                                                                                                                 |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]      |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axid_reg[0]                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                              |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                              |                2 |              3 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[44]                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]                                                                                                                                                                     |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[40]                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_req_in_tx_reg_reg                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_56                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CRC_reg                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/last_master_r_reg[2][0]                                                                                                                                                                                                                    |                4 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                4 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_word_reg[0][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_be_reg[0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_word_reg[0][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_be_reg[0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/genblk3[1].rnk_config_strobe_r_reg[1]_0                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[30]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_pop                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/address_filters[3].configurable_match_cap_reg[3]                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/address_filters[3].configurable_match_cap_reg[3]_0                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_word_reg[0][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_be_reg[0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxD_2_Mem_We_n_0                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_MUXFARM_32.sig_shift_case_reg_reg[1][0]                                                                                                                                                                                 |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/SR[0]                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_word_reg[0][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_be_reg[0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_pop                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count[31]_i_3_n_0                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_2_n_0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_1__0_n_0                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                                                                                               |                4 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                4 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_burst_reg[1]                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_wack_reg_0                                                                                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_pop                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/branch_count_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_TLBS.Using_TLB_Register_Write.Using_ZPR.mem_zpr_value_reg[1][0][0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_select                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_word_reg[0][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_be_reg[0][0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_pop                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                                                                                                                    | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                3 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[28][0]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[28][1]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[28][2]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[28][3]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                        |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[28][4]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[28][5]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[28][6]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                        |                3 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[28][7]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_0                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[13][0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[3][0]                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_52[0]                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_PREAMBLE_DONE_reg[0]                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[19][0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[19][1]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[19][2]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[19][3]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[19][4]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][1]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][1]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][2]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][3]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][4]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][5]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][6]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][9]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_TLBS.Using_TLB_Register_Write.Using_ZPR.mem_zpr_value_reg[1][0][0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][7]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_0_out                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[39][8]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_2_n_0                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                                                             |                2 |              4 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/p_43_out                                                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                                               |                3 |              4 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_0_out                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                                                                                                                    | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                           |                1 |              4 |
| ~i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axid_reg[0]                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/b_push                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0_1                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[3]_0[0]                                                                                                                                                                                                                     |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/smallest_reg[6][2]                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/sit_register_reg[3][0]                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/rit_register_reg[3][0]                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/last_master_r_reg[2][0]                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/sit_register_reg[3][0]                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/rit_register_reg[3][0]                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/cal2_prech_req_r_reg                                                                                                                                                                                                                       |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r1539_out                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/cal2_prech_req_r_reg                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                            |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/smallest_reg[6][2]                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/smallest_reg[6][2]                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/smallest_reg[6][2]                                                                                                                                                                                                                         |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/smallest_reg[6][2]                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/smallest_reg[6][2]                                                                                                                                                                                                                         |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/smallest_reg[6][2]                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/smallest_reg[6][2]                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0_0                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wait_cnt_reg[3][0]                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[3]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[3]                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__0_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__1_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__3_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__4_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_2_n_0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__2_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__5_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__6_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__7_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][2]_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[0][11]_i_1_n_0                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__9_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__1_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__8_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0]_0[0]                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/match_flag_or_reg[0][0]                                                                                                                                                                                                                    |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__6_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][0]                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_reset_reg_reg[0]                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_buf_reg[4]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__8_n_0                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][0]                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__3_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/ClkARst                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg                                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ptr_ref_i_reg[4][0]                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[514]_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][0]                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in_2                                                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_wack_reg_0                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][6][4]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][5][4]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out__0                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__9_n_0                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/E[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][4][4]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_int_reg_0                                                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/E[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                      |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__5_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_buf_reg[4]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_2                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_buf_reg[4]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_reset_reg_reg[0]                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wsel_reg_0                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wsel_reg_0                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][0]                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                               |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0             |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1_n_0                                                                                                                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_buf_reg[4]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_vs_width_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_1                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___124_n_0                                                                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg                                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Hit_DirectA_carry/MUXCY_I/E[0]                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/E[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/E[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/E[0]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__4_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_buf_reg[4]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][0]                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][7][4][0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][0]                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][0]                                                                                                                                                                                                                      |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][2][4][0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/complex_row0_rd_done1                                                                                                                                                                                                                      |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                                                                                                                                      |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[8]_i_1_n_0                                                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__7_n_0                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][0]                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/FSM_onehot_cache_state_reg[0][0]                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/match_flag_or_reg[0][0]                                                                                                                                                                                                                    |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][0]                                                                                                                                                                                                                      |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__2_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][1]                                                                                                                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_enable_reg_inv_n_0                                                                                                                                                                                                                                                        |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_out1                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1_n_0                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_out1                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1_n_0                                                                                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1__0_n_0                                                                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_107_out                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/E[0]                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.byte_sel_cnt_reg[0][0]                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_cnt0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r_reg[2][0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Hit_DirectA_carry/MUXCY_I/E[0]                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                               |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][0]                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_1                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_i_1_n_0                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][0]                                                                                                                                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__1_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/E[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                      |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_frame_length[10]_i_1_n_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_2                                                                                                                                                                                                                             |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/SR[0]                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1_n_0                                                               |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][1]                                                                                                                                                                                                               |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                      |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0__14                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___125_n_0                                                                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_onehot_dmacntrl_cs[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__3_n_0                                                            |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__0_n_0                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[49]                                                                                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0]_0[0]                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out      |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0                                                                                                                                                                                                                        |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/count_reg[0]_0[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                       |                4 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/rx/data_count                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/SR[0]                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                       |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][1]                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                          |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                                                                                          |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/FSM_onehot_bufctrl[4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_core/inst/streaming_dma_gen.fifo/fifo/SR[0]                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][1]                                                                                                                                                                                                                   |                5 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0[0]                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_int[1]_i_2_n_0                                                                                                                                                                                                                                         |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2skid_halt                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_MUXFARM_32.sig_shift_case_reg_reg[1][0]                                                                                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][1]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                                         |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[49]                                                                                                                                                                                                              |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                      |                5 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                           |                4 |              6 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__4_n_0                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_move_to_TLBSX_instr                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                               |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__5_n_0                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[5]_6                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[4]_7                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[3]_9                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[2]_10                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[1]_11                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[0]_8                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                                                                                      |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                                                        |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                       |                5 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__1_n_0                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0                                                                                                                                                                |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2skid_halt                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_move_to_TLBSX_instr                                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__2_n_0                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][1]                                                                                                                                                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[49]                                                                                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                                                           |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[49]                                                                                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                            |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                               |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/match_flag_or_reg[0][0]                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stable_pass_cnt_reg[5][0]                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][0]                                                                                                                                                                                                               |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__6_n_0                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][1]                                                                                                                                                                                                                   |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][1]                                                                                                                                                                                                    |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[5][0]                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_tx_frame_length[10]_i_1_n_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_hl_width_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_active_reg[5]_0                                                                                                                                                                                                                                                               |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_2_n_0                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_1_n_0                                                                                                                                                               |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/ipic_mux_inst/capture_address_reg[0][0]                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                                                           |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/match_flag_or_reg[0][0]                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_ve_min_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_active_reg[5]_0                                                                                                                                                                                                                                                               |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rtw_timer.rtw_cnt_r_reg[0]                                                                                                                                                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/match_flag_or_reg[0][0]                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/prech_req_posedge_r_reg                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                                                                            |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                                                                            |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                          |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/prech_req_posedge_r_reg                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/match_flag_or_reg[0][0]                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][17]_i_1_n_0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rank_final_loop[0].final_do_max_reg[0][0][0]                                                                                                                                                                                               |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rank_final_loop[0].final_do_max_reg[0][0][0]                                                                                                                                                                                               |                1 |              6 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                                                                                          |                1 |              7 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_pause_frame_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                    |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                                                                          |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count_reg[0][0]                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                       |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                         |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                  |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                                                                             |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                       |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                2 |              7 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/load_wr_reg[0]                                                                                                                                                                                                          |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                                                   |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                             |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_data_status_int[2]_i_2_n_0                                                                                                                                                                                                                                    |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                            |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/s_fsync_d1_reg                                                                                                                                                                                                                                                                 |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_TLBS.mem_tlbx_reg[25]_0[0]                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                       |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                   |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                   |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                  |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/mm2s_all_idle                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                                                                             |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[518]_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_TLBS.mem_tlbx_reg[25]_0[0]                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                             |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                           |                3 |              7 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_rst                                                                                                                                                                                    |                2 |              7 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_gpio_lcd/U0/bus2ip_reset                                                                                                                                                                                                                                                                                |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio_lcd/U0/bus2ip_reset                                                                                                                                                                                                                                                                                |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[6]_i_1_n_0                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                           |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0                                                                                                                                                                                               |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][1]                                                                                                                                                                                                               |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                |                6 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/CI                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I/CI                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DATA_INB[0]                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                                             |                6 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_TLBS.Using_TLB_Register_Write.mem_pid_i_reg[24]_0[0]                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/next_wr                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                                                                                                            |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_he_min_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_he_min_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/SR[0]                                                                                                                                                                                                         |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DATA_INB[0]                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                                             |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_20_out                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mutex_0/U0/SingleAccess/Rst                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                  |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_TLBS.Using_TLB_Register_Write.mem_pid_i_reg[24]_0[0]                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[7][0]_i_1_n_0                                                                                                                                                                             |                6 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt[7]_i_1_n_0                                                                                                                                                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                         |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_onehot_mi_state[7]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_0_out                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                           |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                           |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_onehot_mi_state[7]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16][0]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                           |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0][0]                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                           |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                   |                4 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/counter_reg[7]                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/counter_reg[1][0]                                                                                                                                                                                                                               |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0][0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_onehot_mi_state[7]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                       |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                       |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                       |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0                                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0                                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0                                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                                                                   |                7 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0[0]                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_2_n_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                                                         |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23]_0[0]                                                                                                                                                                                                                            |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_onehot_mi_state[7]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0][0]                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                4 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                                                               |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]                                                                                                                                                      | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][8]                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                                                                                                                                                            | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0                                                                                                                                    |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/frame_cnt                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/clk_cnt1                                                                                                                                                                                                                                                                        |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_onehot_mi_state[7]_i_1_n_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/E[0]                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/calib_sel_reg[0]_rep__0                                                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out      |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                                                                                                                                                       |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                4 |              8 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p_1_in                                                                                                                                                                                                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p3_data_reg_n_0_[24]                                                                                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg_n_0_[24]                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                                                                           |                6 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                                                                                 |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                                                                                 |                4 |              8 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                7 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                                                                                                           |                5 |              8 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                7 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                                                                                                           |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/E[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/RX_SM/LENGTH_TYPE_reg[0]                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[14]                                                                                                                                                                                             |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_0                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                                                                                   |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |                6 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/SR[0]                                                                                                                                                                                                                   |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |                6 |              8 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_rstgen/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                                           |                4 |              8 |
| ~i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                                                                                              |                6 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                                             |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/sof_ftch_desc_del1_reg                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sof_ftch_desc_del1_reg[0]                                                                                                                                                                                                                       |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                             |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                                                                 |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld9_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0__0                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                6 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0[0]                                                                                                                                                         |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0[0]                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/SR[0]                                                                                                                                                                                                              |                5 |              9 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean__0                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                            |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in_2                                                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_int_reg_0                                                                                                                                                                                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                           |                3 |              9 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_s                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst                                                                                                                                                                                                                                                                  |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                                       |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                   |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                   |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                                               |                4 |              9 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                                                                                               |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                5 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][0]                                                                                                                                                                                                                      |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__1_n_0                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][0]                                                                                                                                                                                                               |                6 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_Virtual_Memory.ib_VMode_1_reg                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][1]                                                                                                                                                                                                               |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/extra_bits_reg[0][0]                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                   |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg[0]                                                                                                                                                           |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst                                                                                                                                                                                                                                                                  |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][4][4][1]                                                                                                                                                                                                         |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/clk_cnt1                                                                                                                                                                                                                                                                        |                6 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[9]_i_1_n_0                                                                                                                                                                                                      |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8][0]                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                                            |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mutex_0/U0/Using_AXI_0.AXI_If_0/CE                                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mutex_0/U0/Using_AXI_0.AXI_If_0/R                                                                                                                                                                                                                                                                           |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0                                                                                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/tick_counter                                                                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/clk_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                              |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                5 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                             |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_data_first                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[2]_i_1_n_0                                                                                                                                                                                 |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/next_wr                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                                                                                                        |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                            |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mutex_0/U0/Using_AXI_1.AXI_If_1/CE                                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mutex_0/U0/Using_AXI_1.AXI_If_1/R                                                                                                                                                                                                                                                                           |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][1]                                                                                                                                                                                                               |                6 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                             |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                             |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mutex_0/U0/SingleAccess/Second_Cycle                                                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/mutex_0/U0/SingleAccess/Rst                                                                                                                                                                                                                                                                                 |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mutex_0/U0/SingleAccess/Write_Strobe                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/bit_cnt                                                                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/clk_cnt1                                                                                                                                                                                                                                                                        |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                   |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][6]                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/extra_bits_reg[0][0]                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |              9 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[9]_i_1__0_n_0                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                4 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/inc_txd_rd_addr                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                3 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_3                                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                                                                                                           |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                              |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                              |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/cal2_prech_req_r_reg                                                                                                                                                                                                                       |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][0]                                                                                                                                                                                                                   |                6 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/rxd_mem_addr_cntr_reg[0][0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                  |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/rxd_mem_last_read_out_ptr_reg_reg[0][0]                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[4][0]                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                  |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                  |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                                                                               |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                  |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                  |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_2                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                  |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_frame_length[10]_i_1_n_0                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_tx_frame_length[10]_i_1_n_0                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0] | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                                                                        |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0] |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                        |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                        |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                        |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1[0]                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                                                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                                                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                                                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re6_out                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_ve_min_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                8 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                               |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                 |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                 |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                       |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                6 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                    |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][0]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                    |                2 |             10 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/wr_rst_reg[0]                                                                                                                                                                              |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                6 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[9]_i_1_n_0                                                                                                                                                                                                      |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re6_out                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                             |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/FSM_onehot_Use_Dbg_Reg_Access.state[9]_i_2_n_0                                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                                                                                              |                4 |             10 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                                                                                          |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                2 |             11 |
|  i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_out1                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                5 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_vs_width_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                5 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/rxd_mem_last_read_out_ptr_gray_d1_reg[0][0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                       |                2 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_hl_width_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                6 |             11 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                                                                             |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                            |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                    |                2 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__6_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__0_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__1_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0                                                                                                             |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                8 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                                                                                   |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__7_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                8 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__5_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_int_reg[0]_0                                                                                                                                                                                                                                                         |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__8_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__4_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                |                6 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__9_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                          |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/sample_cmd                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                2 |             12 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rtw_timer.rtw_cnt_r_reg[0]                                                                                                                                                                                                                 |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                                                                                   |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][1]                                                                                                                                                                                                               |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                8 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__2_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                          |                2 |             12 |
|  i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_out1                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                      |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/gpr1.dout_i_reg[0][0]                                                                                                                                                                                                                    |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                              |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                                                                                                                                                            | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                              |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1_n_0                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                          |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__3_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                          |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_reg[31][0]                                                                                                                                                                                                                                        |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_i_reg[31][0]                                                                                                                                                                                                                                      |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][10]                                                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                2 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/reg_module_vsize_reg[0][0]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                3 |             13 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                 |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                       |                7 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                7 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][1]                                                                                                                                                                                                    |                9 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_i_reg[31][0]                                                                                                                                                                                                                                      |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_reg[31][0]                                                                                                                                                                                                                                        |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                8 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_core/inst/streaming_dma_gen.fifo/fifo/SR[0]                                                                                                                                                                                                                                                    |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                       |                7 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_pause_ad[30]_i_2_n_0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                                                                                                                            |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                7 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                7 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.rxlength[0]_i_1_n_0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                      |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_21_out                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                2 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                           |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][0]                                                                                                                                                                                                               |                8 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/sig_cmd_stat_rst_int                                                                                                                                                                                                                                                      |                7 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0             |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                                                                                        |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_scratch_reg[31][0]                                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                6 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                3 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               10 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                6 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_drp_sel0                                                                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_int_reg[0]_0                                                                                                                                                                                                                                                         |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[0][0]                                                                                                                                                                                |                6 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                                                          |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                  |                9 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                9 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                6 |             14 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                3 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                    |                7 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/gpr1.dout_i_reg[0][0]                                                                                                                                                                                                                    |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                          |                6 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA_0                                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                8 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                6 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/p_37_out                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                   |                3 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                                                                                        |                6 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                8 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_drp_sel0                                                                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_wack_reg_0                                                                                                                                                                                                                                                              |                6 |             15 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_0                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                3 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_vf_width_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                4 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                7 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_hl_width_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                8 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0   |                                                                                                                                                                                                                                                                                                                                                                                                                                               | sys_rst_IBUF                                                                                                                                                                                                                                                                                                                          |                3 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |                5 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |                7 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                    |                5 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_scratch_reg[31]_0[0]                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_wack_reg_0                                                                                                                                                                                                                                                              |                5 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                          |                5 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/SR[0]                                                                                                                                                                             |                4 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                    |                5 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/rxd_word_cnt_reg[0]_0                                                                                                                                                                                              |                4 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                                                                                        |                8 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/match_flag_or_reg[0][0]                                                                                                                                                                                                                    |                6 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                7 |             15 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                                                                                          |                3 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA_0                                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                9 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                8 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb1_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                             |                8 |             15 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[14]                                                                                                                                                                                             |                4 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                              |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[65]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/SR[0]                                                                                                                                                      |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/imm_reg_reg[0][0]                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                      |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_onehot_fine_adj_state_r[15]_i_1_n_0                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_corse_cnt_reg[0][3][1][0]                                                                                                                                                                                                               |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mutex_0/U0/Using_AXI_0.AXI_If_0/Mutex_Access_I0                                                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mutex_0/U0/SingleAccess/Rst                                                                                                                                                                                                                                                                                 |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mutex_0/U0/Using_AXI_1.AXI_If_1/Mutex_Access_I0                                                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mutex_0/U0/Using_AXI_1.AXI_If_1/Mutex_Addr_I[0]_i_1__0_n_0                                                                                                                                                                                                                                                  |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mutex_0/U0/Using_AXI_1.AXI_If_1/E[0]                                                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/mutex_0/U0/SingleAccess/Rst                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_2_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_1_n_0                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/reg_module_hsize_reg[15][0]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__3_n_0                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__3_n_0                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__2_n_0                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__2_n_0                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__1_n_0                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__1_n_0                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__0_n_0                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__0_n_0                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1_n_0                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/p_0_in0                                                                                                                                                                                                                                                                         |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count                                                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/E[0]                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                                                                                                                            |                4 |             16 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               10 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               11 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/LEN_reg[0]_0[0]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                    |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                  |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.int_ma_rx_data_reg[15]_0[0]                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0][0]                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_1                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_1_n_0                                                                                                                                                                            |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_he_min_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_active_reg[5]_0                                                                                                                                                                                                                                                               |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                                                         |                8 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/tx/E[0]                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                6 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_vf_width_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_active_reg[5]_0                                                                                                                                                                                                                                                               |                6 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkBAxiEthBaEClkCrsBusOut_reg[0]                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                 |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_ve_min_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                          |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                          |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                          |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                          |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][9]                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                          |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                          |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                          |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][2]                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                          |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                          |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/write_data_control.wb_wr_data_addr_r_reg[2]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/FRAME_DECODER/pause_value_to_tx_reg[0][0]                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                3 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                       |                6 |             16 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count0                                                                                                                                                                                                                                                               |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_hs_width_reg[15][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_active_reg[5]_0                                                                                                                                                                                                                                                               |                7 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_REGISTERS/TP_I/E[0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_2                                                                                                                                                                                                                             |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                          |                6 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_scratch_reg[31]_0[0]                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_int_reg[0]_0                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/BUS2IP_CS_reg_reg                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                                                                        |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                                                                    |                7 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_gpio_lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                                                                |                7 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/smallest_reg[6][2]                                                                                                                                                                                                                         |                7 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                  |                7 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_int_reg[0]_0                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                                                                    |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                7 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                                                                                                                                      |               12 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                                            |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_scratch_reg[31][0]                                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                9 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rtw_timer.rtw_cnt_r_reg[0]                                                                                                                                                                                                                 |               11 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                                                                                                                                    |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                                                                                                            |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                                            |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                8 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[198]_i_1_n_0                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               10 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[180]_i_1_n_0                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                9 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[162]_i_1_n_0                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                7 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[144]_i_1_n_0                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                7 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                                                               |               12 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                  |                8 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.rddata[0]_i_1_n_0                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                9 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wsel_reg_0                                                                                                                                                                                                                                                                   |                5 |             19 |
|  i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_out1                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                      |                3 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |               11 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][1]                                                                                                                                                                                                                   |                9 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_pause_ad[30]_i_2_n_0                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/conf/int_rx_pause_ad[30]_i_1_n_0                                                                                                                                                                            |                3 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif_inverted                                                                                                                                                                                                                                         |                5 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                8 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                8 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                8 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                   |                4 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                8 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                   |                4 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                7 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                8 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16][0]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                6 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1_n_0                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___127_n_0                                                                                                                                                                                                                     |                5 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_0                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                                                                  |                7 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                   |                4 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                8 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                               |                8 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                                                                                              |                6 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                4 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                   |                4 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/gpr1.dout_i_reg[0][0]                                                                                                                                                                                                                    |                4 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1_reg[6][0]                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                           |                6 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |                4 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_cs_n_reg[0]_0                                                                                                                                                                 |               14 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[6]                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                5 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[6][0]                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |                6 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[2]_i_1_n_0                                                                                                                                                                                 |               15 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                                                                               |               13 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                7 |             22 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/RX_SM/LT_CHECK_HELD_reg                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                4 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_clip_max_reg[23][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_active_reg[5]_0                                                                                                                                                                                                                                                               |                5 |             22 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out      |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                7 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_onehot_wl_state_r[27]_i_1_n_0                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][1]                                                                                                                                                                                                    |               16 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                   |               11 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/wl_tap_count_r_reg[5][0]                                                                                                                                                                                                                   |                6 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |                3 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/last_master_r_reg[2][0]                                                                                                                                                                                                                    |               17 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |                3 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                   |               10 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/vdma_tpm_data_reg[22]                                                                                                                                                                                                                                                               |                6 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_const_rgb_reg[23][0]                                                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_clip_min[23]_i_2_n_0                                                                                                                                                                                                                                                             |                7 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                  |               13 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_wack_reg_0                                                                                                                                                                                                                                                              |                6 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                      |                7 |             24 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst                                                                                                                                                                                                                                                                  |                7 |             24 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d                                                                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_tpm_data[0]_i_1_n_0                                                                                                                                                                                                                                                       |                6 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                6 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                      |                9 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |               14 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[0][24][0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[1][0][0]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |               11 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                       |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[3][0][0]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                |               11 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/next_stream_addr_reg[0][0]                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[3][0][0]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[0][21][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in13_in                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |               13 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[2][24][0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_onehot_rxs_axistream_current_state_reg_n_0_[12]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                5 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[5]                                                                                                                                  |               15 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/next_stream_addr_reg[0]_0[0]                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                      |               12 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[49]                                                                                                                                                                                                              |               11 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[1][21][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                4 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[1][0][0]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[0][21][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                4 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[1][21][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                4 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[2][24][0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Many_TLB.TLBLO_reg[0][24][0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |               11 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                7 |             26 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                                                                                                      |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                6 |             26 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                6 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[2][26][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |               12 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                                                       |                5 |             26 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_0                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                                                                                               |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6][0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                                               |               10 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out_0[2]                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                6 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                8 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Two_TLB.TLBLO1_reg[0][0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               10 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Two_TLB.TLBLO0_reg[0][0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               13 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[3][26][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[2][26][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                6 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[1][26][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                9 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out_0[5]                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                6 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[0][26][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                6 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                9 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[31]_3[0]                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                9 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                             |               12 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[6]_0[0]                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                4 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                8 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                4 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                  |               12 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               11 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/ftch_error_addr_reg[31][0]                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                8 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[0][26][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                      |                4 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TLBHI_reg[1][26][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6][0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                4 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Two_TLB.TLBLO0_reg[0][0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               11 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6][0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |               11 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_Two_TLB.TLBLO1_reg[0][0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               11 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/update_address_reg[4][0]                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/updt_desc_reg2_reg[32]                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                4 |             27 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                                                                                                |                6 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               17 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               18 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_wack_reg_0                                                                                                                                                                                                                                                              |                7 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/req_Addr_reg[0]_0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                6 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[0]_0                                                                                                                                                                                                                                                               |                7 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                7 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                6 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                9 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/updt_desc_reg2_reg[0]_0                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                                                       |                4 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                7 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/update_address_reg[4][0]                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                6 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/req_Addr_reg[0]_0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                5 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_btt_cntr_dup_reg[0]                                                                                                                                     |                6 |             28 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                9 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5][0]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                4 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                                                                                                       |               10 |             28 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                                                                        |               10 |             28 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |                8 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/ipic_mux_inst/ip2bus_data_reg[2]_0[0]                                                                                                                                                                                         |                8 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                5 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                7 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |               10 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                7 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                7 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                8 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1_n_0                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |                8 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |               11 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                7 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rank_final_loop[0].final_do_max_reg[0][0][0]                                                                                                                                                                                               |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |               10 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                4 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                6 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                4 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                6 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                4 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                7 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |               12 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                7 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                6 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                6 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                6 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                4 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                6 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1_n_0                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |               11 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |               11 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[6]                                                                                                                                                                    |                5 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                                                       |               17 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |               12 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_Virtual_Memory.ib_VMode_1_reg                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |               10 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_wr_addr_1                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                                                                               |                6 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/sys_mb1_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                             |                7 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_rvalid_int_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_int_reg[0]_0                                                                                                                                                                                                                                                         |               10 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               11 |             30 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/gmii_tx_clken                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |               10 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[30]_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                7 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               19 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rvalid_int_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_hl_active_reg[5]_0                                                                                                                                                                                                                                                               |               10 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               21 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                       |                9 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |               10 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[6]                                                                                                                                                                    |                5 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/cal2_prech_req_r_reg                                                                                                                                                                                                                       |               20 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2][0]                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                5 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                9 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                                                                                                                                                                 |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |               15 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               17 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_BTR_reg[31][0]                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_EAR_reg[31][0]                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count[31]_i_3_n_0                                                                                                                                                                                                                                                  |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__1_n_0                                                                                                                                                                |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_TLBS.Using_TLB_Register_Read.WB_MMU_Result_reg[0]_0[0]                                                                                                                                                                                             |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_onehot_rxs_axistream_current_state_reg_n_0_[13]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_onehot_rxs_axistream_current_state_reg_n_0_[14]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_onehot_rxs_axistream_current_state_reg_n_0_[15]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Full.WB_PVR_I_reg[31][0]                                                                                                                                                                                                                                 |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                                                                                  |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_onehot_rxs_axistream_current_state_reg_n_0_[16]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                    |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][5]                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |               12 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_BTR_reg[0][0]                                                                                                                                                                                                                                         |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                                                       |               11 |             32 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_core/inst/ctrlif/config_reg_reg[0][0]                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg[31]_i_1_n_0                                                                                                                                                                                                                                                               |               17 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mb0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_mb0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                             |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |               12 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               14 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0                                                                                                                                                                                                          | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0                                                                                                                                                                                                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_core/inst/ctrlif/E[0]                                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_core/inst/config_reg[31]_i_1_n_0                                                                                                                                                                                                                                                               |               15 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_onehot_rxs_axistream_current_state_reg_n_0_[17]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |               14 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                                                           |               16 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][4]                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mb0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][3]                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_i_4__0_n_0                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                         |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                   |               15 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                         |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/CI                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[125]                                                                                                                                         |               26 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[2]_i_1_n_0                                                                                                                                                                                 |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                   |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                         |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][1]                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |               13 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][0]                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                9 |             32 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/RX_SM/CALC_reg[31][0]                                                                                                                                                                                                   |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/CI                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_i_4__0_n_0                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                   |               12 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                   |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[2]                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                                        |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                                                       |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                                                                                  |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Full.WB_PVR_I_reg[0][0]                                                                                                                                                                                                                                  |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                                    |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_EAR_reg[31][0]                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_timer_mb1_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                   |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[0][0]                                                                                                                                                                                                                                  |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/saved_load_get_reg[31]                                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[2]_i_1_n_0                                                                                                                                                                                 |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                    |               12 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_timer_mb1_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                       |               32 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                             |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                             |               32 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_44_in                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]_0[0]                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/addr_filter_top/ip2bus_data_reg[0]_0[0]                                                                                                                                                                                       |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0][0]                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               10 |             32 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |               17 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mb0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                             |               15 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0][0]                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                             |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                                        |               14 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                  |               17 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |               18 |             33 |
|  i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_out1                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                                                                      |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               12 |             33 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count[0]_i_1_n_0                                                                                                                                                                                                                                                      |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mb0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               10 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wren3_out                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                5 |             33 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[0][0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                      |                5 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                                                                                                                                                                                             |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[65]_i_1_n_0                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                      |                7 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                8 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/SR[0]                                                                                                                                                                                           |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               11 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_n_0                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                                                                                       |               11 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_cmd_addr_reg_reg[2]                                                                                                                                                                 |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst                                                                                                                                                                                                                                                                  |                8 |             33 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Ext_JTAG_UPDATE                            | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_rst                                                                                                                                                                                 |                8 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_sready_stop_reg_reg[0]                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                            |               14 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio_lcd/U0/bus2ip_reset                                                                                                                                                                                                                                                                                |               10 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                8 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                          |                7 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |                5 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                                                                                                                                 |               15 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0                                                                                                                                                                                            |               18 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mb0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |               14 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0                                                                                                                                                                                            |               18 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_cmd_addr_reg_reg[2]                                                                                                                                                                 |                8 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |                5 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |               16 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                           |                8 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                8 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |               12 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                           |               10 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |               14 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7][0]                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |               14 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/fine_inc_reg[7][5][1]                                                                                                                                                                                                                      |               12 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_18                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_14                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_17                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/p_15_out[0]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               13 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                                    |               15 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/E[0]                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                           |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_left_shift_reg[0]                                                                                                                                                                                                                          |               13 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/E[0]                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Read_Req                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               11 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_35                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_34                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_30                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_33                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_29                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_32                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/p_15_out[0]                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[35][0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                  |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               17 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                                                                                  |                7 |             36 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_106_out                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                                                                                                                      |               12 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_31                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Req                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               17 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_20                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_16                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_19                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_15                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in__0[0]                                                                                                                                                                                                                                             |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                7 |             36 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rxgen/counter_reg[0]_rep__4                                                                                                                                                                                                   |                8 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |               10 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_MUXFARM_32.sig_shift_case_reg_reg[1][0]                                                                                                                                                                                 |                7 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                  |               10 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                             |               11 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/prech_req_posedge_r_reg                                                                                                                                                                                                                    |               29 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                           |                8 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i[67]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               13 |             38 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                               |               17 |             39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][2]                                                                                                                                                                                                    |               17 |             39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[61][0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |               12 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |               13 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               13 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                 |               13 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |                7 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                7 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               12 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               13 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                |               17 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i[67]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               11 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |                7 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/gen_final_tap[7].final_val_reg[7][3][0]                                                                                                                                                                                                    |               22 |             42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                        |               19 |             42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                           |               15 |             42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                           |               19 |             42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                                                                                    |               14 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/po_en_stg2_f_reg[0]                                                                                                                                                                                                                        |               16 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |               16 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               19 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               11 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                           |               20 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               11 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |               16 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               12 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |               19 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                    |               16 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i[67]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                8 |             45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i[67]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               13 |             45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               17 |             46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i[67]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |             46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               15 |             46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                                                      |               21 |             47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/one_inc_min_limit_reg[11][0]                                                                                                                                                                                                               |               14 |             47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                6 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |                9 |             48 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |               12 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_core/inst/streaming_dma_gen.fifo/fifo/in_ack                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |                6 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I520                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               15 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I522                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               12 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                       |                9 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I196                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg[0]                                                                                                                                                                                                                             |               15 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I525                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               11 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[0][0]                                                                                                                                                                                                            |                7 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I191                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               12 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I196                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                       |               15 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I196                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               10 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I196                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg[0]                                                                                                                                                                                                                             |               19 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/last_master_r_reg[1]                                                                                                                                                                                                                       |               27 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                       |               15 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                          |               15 |             51 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_out                                                                                                                                                                                                                             |               15 |             52 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                    |               14 |             54 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I193                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |               19 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I194                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |               16 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I194                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |               16 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I194                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |               18 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                                                                                              |               36 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I194                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |               15 |             55 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               17 |             61 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               24 |             62 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                                                                                                                                               |               26 |             63 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                                                                                                                                               |               26 |             63 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               53 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               19 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                8 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               58 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                                                       |               22 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               57 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[511]_0                                                                                                                                       |               56 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                             |               39 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               41 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                8 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |               28 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |               22 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               58 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[63]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               56 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               15 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               37 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][2]_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |               14 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               41 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               41 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                                        |               15 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |               13 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/sys_mb1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |                8 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                              |               37 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |                8 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |               18 |             65 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |               15 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                       |               11 |             68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                    |               27 |             68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |               54 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |               54 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |               53 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |               54 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |               57 |             69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |                9 |             72 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |               19 |             72 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_S2MM.queue_dout2_new_reg[0][0]                                                                                                                                                 | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM.queue_dout2_new_reg[0]                                                                                                                                                                                                                 |               22 |             73 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM.queue_dout2_new_reg[0]                                                                                                                                                                                                                 |               15 |             73 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_int_reg_0                                                                                                                                                                                                                                                      |               31 |             75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |               17 |             76 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |               34 |             77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               22 |             77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               23 |             77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               23 |             77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               40 |             77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               39 |             77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               10 |             80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                                                           |               31 |             80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wsel_reg_0                                                                                                                                                                                                                                                                   |               38 |             80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                           |               24 |             82 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MM2S.queue_dout_new_reg[0]                                                                                                                                                                                                                  |               25 |             84 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1[90]_i_2_n_0                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_MM2S.queue_dout_new_reg[0]                                                                                                                                                                                              |               27 |             84 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_MM2S.queue_dout_new_reg[0]_0                                                                                                                                                                                | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MM2S.queue_dout_new_reg[0]                                                                                                                                                                                                                  |               25 |             84 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_MM2S.queue_dout_new_reg[0]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_MM2S.queue_dout_new_reg[0]                                                                                                                                                                                              |               29 |             84 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                                                |               29 |             85 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                                                    |               22 |             86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                                                                               |               40 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_done_int0                                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[235]_i_1_n_0                                                                                                                                                                                                                                              |               26 |             91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8][0]                                                                                                                                                         |               36 |             92 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |               17 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[509]_0                                                                                                                                       |               87 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               25 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |               23 |             97 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               23 |            101 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               13 |            104 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_done_int0                                                                                                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_done_int_i_2_n_0                                                                                                                                                                                                                                               |               21 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |               41 |            123 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                | i_system_wrapper/system_i/sys_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Serial_Dbg_Intf.capture_1_reg                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |               35 |            126 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[14]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               16 |            128 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                       |               32 |            128 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[13]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                       |               16 |            128 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                       |               38 |            136 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                       |               41 |            137 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |               46 |            140 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                                                           |               32 |            141 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/tx_reset_out                                                                                                                                                                                                                  |               47 |            149 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_spdif_tx_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |               34 |            152 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |               35 |            152 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                       |               29 |            152 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[66]                                                                                                                                          |              147 |            160 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                                                                                      |               40 |            160 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[131]_0                                                                                                                                       |              133 |            160 |
|  i_system_wrapper/system_i/sys_debug/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK                                |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |               69 |            164 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                 |               90 |            172 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                                                           |               44 |            177 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               60 |            189 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               63 |            191 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                       |               50 |            200 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst                                                                                                                                                                                                                                                                  |               51 |            203 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |               53 |            237 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                       |               62 |            237 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               84 |            262 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |              101 |            262 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |               88 |            300 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/duplex_status_reg_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/rx_reset_out                                                                                                                                                                                                                  |               90 |            391 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |              215 |            446 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                       |              194 |            512 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                       |              132 |            512 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[515][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                       |              152 |            515 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i[518]_i_1__0_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                       |              226 |            517 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                       |              200 |            517 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |              148 |            564 |
|  i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |              148 |            568 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |              572 |            576 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rd_buf_we                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |               86 |            688 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/mb1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                         |              324 |            696 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                       |               96 |            768 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                       |                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                       |             2561 |           6608 |
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   154 |
| 2      |                    87 |
| 3      |                    72 |
| 4      |                   332 |
| 5      |                   167 |
| 6      |                   112 |
| 7      |                    41 |
| 8      |                   160 |
| 9      |                    63 |
| 10     |                   129 |
| 11     |                    20 |
| 12     |                    44 |
| 13     |                    20 |
| 14     |                    25 |
| 15     |                    27 |
| 16+    |                   756 |
+--------+-----------------------+


