Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u208080/ring_oscillator_ip/synth/build/platform/AFU_debug/SCJIO.qsys --block-symbol-file --output-directory=/home/u208080/ring_oscillator_ip/synth/build/platform/AFU_debug/SCJIO --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading AFU_debug/SCJIO.qsys
Progress: Reading input file
Progress: Adding soft_core_jtag_io_0 [altera_soft_core_jtag_io 19.1]
Progress: Parameterizing module soft_core_jtag_io_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u208080/ring_oscillator_ip/synth/build/platform/AFU_debug/SCJIO.qsys --synthesis=VERILOG --output-directory=/home/u208080/ring_oscillator_ip/synth/build/platform/AFU_debug/SCJIO --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading AFU_debug/SCJIO.qsys
Progress: Reading input file
Progress: Adding soft_core_jtag_io_0 [altera_soft_core_jtag_io 19.1]
Progress: Parameterizing module soft_core_jtag_io_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SCJIO: "Transforming system: SCJIO"
Info: SCJIO: "Naming system components in system: SCJIO"
Info: SCJIO: "Processing generation queue"
Info: SCJIO: "Generating: SCJIO"
Info: SCJIO: "Generating: altera_soft_core_jtag_io"
Info: SCJIO: Done "SCJIO" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
