\# Vision Transformer RTL Architecture



This document describes the high-level architecture and hardware mapping

of a tiny Vision Transformer (ViT) inference accelerator implemented in Verilog RTL.



