<?xml version="1.0" encoding= "UTF-8" ?>
<configuration name="S32K358" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_11 http://mcuxpresso.nxp.com/XSD/mex_configuration_11.xsd" uuid="cb0a0571-31b0-4026-b225-2a0da4ce6ac1" version="11" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_11" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
   <common>
      <processor>S32K358</processor>
      <package>S32K358_172MQFP</package>
      <mcu_data>PlatformSDK_S32K3</mcu_data>
      <cores selected="M7_0_0">
         <core name="Cortex-M7 (Core #0)" id="M7_0_0" description=""/>
         <core name="Cortex-M7 (Core #2)" id="M7_0_2" description=""/>
      </cores>
      <description></description>
   </common>
   <preferences>
      <validate_boot_init_only>true</validate_boot_init_only>
      <generate_extended_information>false</generate_extended_information>
      <generate_code_modified_registers_only>false</generate_code_modified_registers_only>
      <update_include_paths>true</update_include_paths>
      <generate_registers_defines>false</generate_registers_defines>
   </preferences>
   <tools>
      <pins name="Pins" version="11.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/Siul2_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Siul2_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.h" update_enabled="true"/>
         </generated_project_files>
         <pins_profile>
            <processor_version>0.0.0</processor_version>
            <pin_labels>
               <pin_label pin_num="109" pin_signal="PTA17" label="ADC_POT1" identifier="ADC_POT1"/>
               <pin_label pin_num="102" pin_signal="PTA6" label="CAN0_RX" identifier="CAN0_RX"/>
               <pin_label pin_num="100" pin_signal="PTA7" label="CAN0_TX" identifier="CAN0_TX"/>
               <pin_label pin_num="110" pin_signal="PTB17" label="UART0_RX" identifier="LPSPI1PCS3"/>
               <pin_label pin_num="114" pin_signal="PTB14" label="LPSPI1SCK" identifier="LPSPI1SCK"/>
               <pin_label pin_num="113" pin_signal="PTB15" label="LPSPI1SIN" identifier="LPSPI1SIN"/>
               <pin_label pin_num="112" pin_signal="PTB16" label="UART0_TX" identifier="LPSPI1SOUT"/>
               <pin_label pin_num="93" pin_signal="PTC27" label="UART13_RX" identifier="UART13_RX"/>
               <pin_label pin_num="91" pin_signal="PTC26" label="UART13_TX" identifier="UART13_TX"/>
               <pin_label pin_num="32" pin_signal="PTA29" label="RGBLED0_RED" identifier="RGBLED0_RED"/>
               <pin_label pin_num="33" pin_signal="PTA30" label="UART2_RX" identifier=""/>
               <pin_label pin_num="39" pin_signal="PTA31" label="RGBLED0_BLUE" identifier="RGBLED0_BLUE"/>
               <pin_label pin_num="42" pin_signal="PTB18" label="LPSPI5PCS2" identifier="RGBLED1_RED;LPSPI5PCS2"/>
               <pin_label pin_num="72" pin_signal="PTB25" label="RGBLED1_GREEN" identifier="RGBLED1_GREEN"/>
               <pin_label pin_num="43" pin_signal="PTB19" label="USER_SW1" identifier="USER_SW1"/>
               <pin_label pin_num="85" pin_signal="PTC20" label="CAN0_STB" identifier="CAN0_STB"/>
               <pin_label pin_num="86" pin_signal="PTC21" label="GreenLED" identifier="CAN0_EN;CAN0_TX"/>
               <pin_label pin_num="87" pin_signal="PTC23" label="CAN0_RX" identifier="CAN0_ERRN;CAN0_RX"/>
               <pin_label pin_num="41" pin_signal="PTD13" label="LPSPI5SIN" identifier="CAN4_STB;LPSPI5SIN"/>
               <pin_label pin_num="35" pin_signal="PTD15" label="CAN4_EN" identifier="CAN4_EN"/>
               <pin_label pin_num="46" pin_signal="PTE8" label="CAN4_ERRN" identifier="CAN4_ERRN"/>
               <pin_label pin_num="73" pin_signal="PTB26" label="USER_SW0" identifier="USER_SW0"/>
               <pin_label pin_num="135" pin_signal="PTA1" label="PWM0" identifier="PWM0"/>
               <pin_label pin_num="137" pin_signal="PTA0" label="PWM1" identifier="PWM1"/>
               <pin_label pin_num="90" pin_signal="PTC11" label="PWM5" identifier="PWM5"/>
               <pin_label pin_num="92" pin_signal="PTC10" label="PWM4" identifier="PWM4"/>
               <pin_label pin_num="124" pin_signal="PTA2" label="WKPU_0" identifier="WKPU_0"/>
               <pin_label pin_num="123" pin_signal="PTA3" label="PWM3" identifier="PWM3"/>
               <pin_label pin_num="121" pin_signal="PTD2" label="LPSPI5SOUT" identifier="PWM7;LPSPI5SOUT"/>
               <pin_label pin_num="143" pin_signal="PTA16" label="UART6_TX" identifier="UART6_TX"/>
               <pin_label pin_num="145" pin_signal="PTA15" label="UART6_RX" identifier="UART6_RX"/>
               <pin_label pin_num="171" pin_signal="PTA9" label="UART2_TX"/>
               <pin_label pin_num="10" pin_signal="PTE10" label="UART0_RX"/>
               <pin_label pin_num="9" pin_signal="PTE11" label="UART0_TX"/>
               <pin_label pin_num="40" pin_signal="PTD14" label="LPSPI5SCK" identifier="LPSPI5SCK"/>
               <pin_label pin_num="125" pin_signal="PTD24" label="ADC_POT0" identifier="ADC_POT0"/>
               <pin_label pin_num="122" pin_signal="PTD23" label="ADC_POT1" identifier="ADC_POT1"/>
               <pin_label pin_num="6" pin_signal="PTA21" label="redLED"/>
            </pin_labels>
         </pins_profile>
         <functions_list>
            <function name="MBDT">
               <description>Configures pin routing and optionally pin electrical features.</description>
               <options>
                  <callFromInitBoot>true</callFromInitBoot>
                  <coreID>M7_0_0</coreID>
               </options>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:MBDT">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:MBDT">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_2">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <pins>
                  <pin peripheral="SIUL2" signal="gpio, 12" pin_num="159" pin_signal="PTA12">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT/OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="LPUART2" signal="lpuart2_rx" pin_num="172" pin_signal="PTA8"/>
                  <pin peripheral="LPUART2" signal="lpuart2_tx" pin_num="171" pin_signal="PTA9">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 21" pin_num="6" pin_signal="PTA21">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="eMIOS_2" signal="emios_2_ch_15_h" pin_num="86" pin_signal="PTC21">
                     <pin_features>
                        <pin_feature name="identifier" value="CAN0_EN"/>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 97" pin_num="7" pin_signal="PTD1">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 96" pin_num="8" pin_signal="PTD0">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 138" pin_num="10" pin_signal="PTE10">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 113" pin_num="31" pin_signal="PTD17">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 122" pin_num="131" pin_signal="PTD26">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 123" pin_num="132" pin_signal="PTD27">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 124" pin_num="134" pin_signal="PTD28">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
               </pins>
            </function>
         </functions_list>
      </pins>
      <clocks name="Clocks" version="9.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="generate/include/Clock_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_MBDT_PBcfg.c" update_enabled="true"/>
         </generated_project_files>
         <clocks_profile>
            <processor_version>0.0.0</processor_version>
         </clocks_profile>
         <clock_configurations>
            <clock_configuration name="McuClockSettingConfig_0" id_prefix="" prefix_user_defined="false">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.EXTAL, Clocks tool id: FXOSC_CLK.EXTAL) needs to be routed" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.EXTAL, Clocks tool id: FXOSC_CLK.EXTAL) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.XTAL, Clocks tool id: FXOSC_CLK.XTAL) needs to be routed" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.XTAL, Clocks tool id: FXOSC_CLK.XTAL) needs to have &apos;OUTPUT&apos; direction" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="SXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: SXOSC_CLK.EXTAL, Clocks tool id: SXOSC_CLK.EXTAL) needs to be routed" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="SXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: SXOSC_CLK.EXTAL, Clocks tool id: SXOSC_CLK.EXTAL) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="SXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: SXOSC_CLK.XTAL, Clocks tool id: SXOSC_CLK.XTAL) needs to be routed" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="SXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: SXOSC_CLK.XTAL, Clocks tool id: SXOSC_CLK.XTAL) needs to have &apos;OUTPUT&apos; direction" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_0">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_0">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_2">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <clock_sources>
                  <clock_source id="FXOSC_CLK.FXOSC_CLK.outFreq" value="16 MHz" locked="false" enabled="true"/>
                  <clock_source id="SXOSC_CLK.SXOSC_CLK.outFreq" value="32.768 kHz" locked="false" enabled="true"/>
               </clock_sources>
               <clock_outputs>
                  <clock_output id="ADC0_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC1_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC2_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_PLAT_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_SLOW_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU0_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_RUN_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_STANDBY_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP1_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP2_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="CORE_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="CRC0_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX0_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX1_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD0_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD10_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD11_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD12_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD13_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD14_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD15_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD16_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD17_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD18_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD19_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD1_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD20_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD21_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD22_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD23_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD24_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD25_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD26_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD27_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD28_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD29_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD2_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD30_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD31_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD3_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD4_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD5_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD6_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD7_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD8_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD9_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM0_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM1_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM2_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS0_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS1_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS2_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM1_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FIRCOUT.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLASH0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN1_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN2_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN3_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN4_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN5_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN6_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN7_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANA_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANB_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXIO0_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="FXOSCOUT.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="GMAC0_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="HSE_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="INTM_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="LBIST_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU0_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU1_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C1_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI0_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI1_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI2_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI3_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI4_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI5_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART0_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART10_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART11_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART12_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART13_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART14_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART15_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART1_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART2_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART3_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART4_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART5_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART6_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART7_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART8_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART9_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="MSCM_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2A_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2B_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT1_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT2_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="PLL_PHI0.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="PLL_PHI1.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_RAM_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_SFCK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_TX_MEM_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_2XSFIF_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_MEM_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_SFCK_CLK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC0_CLK.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
                  <clock_output id="RTC_CLK.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
                  <clock_output id="SAI0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="SAI1_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="SCS_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDA_AP_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="SEMA42_CLK.outFreq" value="120 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIRCOUT.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SIUL2_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="STCU0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWT0_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT1_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT2_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SXOSCOUT.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
                  <clock_output id="TEMPSENSE_CLK.outFreq" value="240 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRACE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="TSENSE0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
                  <clock_output id="WKPU0_CLK.outFreq" value="60 MHz" locked="false" accuracy=""/>
               </clock_outputs>
               <clock_settings>
                  <setting id="ClockDisableFlashWaitStatesConfig" value="Enabled" locked="false"/>
                  <setting id="ClockDisableRamWaitStatesConfig" value="Enabled" locked="false"/>
                  <setting id="ClockGetFrequencyAPI" value="Enabled" locked="false"/>
                  <setting id="CORE_MFD.scale" value="120" locked="true"/>
                  <setting id="CORE_PLLODIV_0_DE" value="Enabled" locked="false"/>
                  <setting id="CORE_PLLODIV_1_DE" value="Enabled" locked="false"/>
                  <setting id="CORE_PLL_PD" value="Power_up" locked="false"/>
                  <setting id="FXOSC_PM" value="Crystal_mode" locked="false"/>
                  <setting id="MC_CGM_AUX14_DE0" value="Disabled" locked="false"/>
                  <setting id="MC_CGM_MUX_0.sel" value="PHI0" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV0.scale" value="1" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV0_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV1.scale" value="2" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV1_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV2.scale" value="4" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV2_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV3.scale" value="2" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV3_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV4.scale" value="4" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV4_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV5.scale" value="6" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV5_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV6_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_6.sel" value="FXOSC_CLK.FXOSCOUT" locked="false"/>
                  <setting id="MC_CGM_MUX_6_DE0" value="Enabled" locked="false"/>
                  <setting id="MC_CGM_MUX_6_DIV0.scale" value="2" locked="true"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX3_DIV0.scale" value="2" locked="true"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX3_MUX.sel" value="MC_CGM_MUX_0_DIV1" locked="false"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX4_DIV0.scale" value="2" locked="true"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX4_MUX.sel" value="MC_CGM_MUX_0_DIV1" locked="false"/>
                  <setting id="PHI0.scale" value="2" locked="true"/>
                  <setting id="PHI1.scale" value="3" locked="true"/>
                  <setting id="PLL_PREDIV.scale" value="2" locked="true"/>
                  <setting id="POSTDIV.scale" value="2" locked="true"/>
                  <setting id="SXOSC_PM" value="Crystal_mode" locked="false"/>
               </clock_settings>
               <called_from_default_init>true</called_from_default_init>
            </clock_configuration>
            <clock_configuration name="McuClockSettingConfig_0_MBDT" id_prefix="" prefix_user_defined="false">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_0_MBDT">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_0_MBDT">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_2">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <clock_sources/>
               <clock_outputs>
                  <clock_output id="ADC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_PLAT_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_SLOW_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_STANDBY_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CORE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CRC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD10_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD11_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD12_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD13_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD14_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD15_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD16_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD17_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD18_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD19_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD20_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD21_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD22_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD23_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD24_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD25_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD26_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD27_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD28_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD29_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD30_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD31_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD7_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD8_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD9_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="FIRCOUT.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLASH0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN7_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXIO0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="GMAC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="HSE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="INTM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LBIST_CLK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI3_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI4_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI5_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART10_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART11_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART12_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART13_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART14_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART15_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART3_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART4_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART5_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART6_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART7_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART8_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART9_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="MSCM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2A_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2B_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_RAM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_SFCK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_TX_MEM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_2XSFIF_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_MEM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_SFCK_CLK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="SAI0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="SAI1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="SCS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDA_AP_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SEMA42_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIRCOUT.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SIUL2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="STCU0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWT0_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT1_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT2_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="TEMPSENSE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRACE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="TSENSE0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="USDHC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="WKPU0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
               </clock_outputs>
               <clock_settings>
                  <setting id="MC_CGM_MUX_0_DIV0.scale" value="1" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV0_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV1_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV2_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV3_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV4_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV5_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV6_Trigger" value="Common" locked="false"/>
                  <setting id="enableElem_fc0" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
                  <setting id="enableElem_fc3" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
               </clock_settings>
               <called_from_default_init>false</called_from_default_init>
            </clock_configuration>
         </clock_configurations>
      </clocks>
      <ddr name="DDR" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <components/>
      </ddr>
      <dcd name="DCD" version="1.0" enabled="false" update_project_code="true" isSelfTest="false">
         <generated_project_files/>
         <dcdx_profile>
            <processor_version>N/A</processor_version>
         </dcdx_profile>
         <dcdx_configurations/>
      </dcd>
      <ivt name="IVT" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <ivt_profile>
            <processor_version>N/A</processor_version>
         </ivt_profile>
      </ivt>
      <quadspi name="QuadSPI" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <quadspi_profile>
            <processor_version>N/A</processor_version>
         </quadspi_profile>
      </quadspi>
      <efuse name="eFUSE" version="1.0" enabled="false" update_project_code="true">
         <efuse_profile>
            <processor_version>N/A</processor_version>
         </efuse_profile>
      </efuse>
      <periphs name="Peripherals" version="11.0" enabled="true" update_project_code="true">
         <dependencies>
            <dependency resourceType="SWComponent" resourceId="platform.driver.gpt" description="Gpt not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.gpt" description="Unsupported version of the Gpt in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.ecum" description="EcuM not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.ecum" description="Unsupported version of the EcuM in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="osif not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="Unsupported version of the osif in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dio" description="dio not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dio" description="Unsupported version of the dio in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.uart" description="Uart not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.uart" description="Unsupported version of the Uart in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.os" description="Os not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.os" description="Unsupported version of the Os in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Platform" description="Platform not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Platform" description="Unsupported version of the Platform in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.siul2_port" description="siul2_port not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.siul2_port" description="Unsupported version of the siul2_port in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcu" description="Mcu not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcu" description="Unsupported version of the Mcu in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcl" description="mcl not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcl" description="Unsupported version of the mcl in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.pwm" description="Pwm not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.pwm" description="Unsupported version of the Pwm in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
         </dependencies>
         <generated_project_files>
            <file path="generate/include/CDD_Mcl_Cfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Mcl_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/CDD_Mcl_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Uart_Cfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Uart_Defines.h" update_enabled="true"/>
            <file path="generate/include/CDD_Uart_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Cache_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Cache_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Dio_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg_DeviceRegistersV3.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg_Devices.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/EcuM_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Gpt_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Gpt_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Emios_Gpt_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Pwm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Pwm_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Emios_Pwm_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/FlexPwm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/FlexPwm_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/FlexPwm_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Pwm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Pwm_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Pwm_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Uart_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Uart_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Uart_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Uart_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Gpt_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Gpt_Ipw_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Gpt_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/IntCtrl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/IntCtrl_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Intm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Intm_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Features.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Regs.h" update_enabled="true"/>
            <file path="generate/include/Lpuart_Uart_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Lpuart_Uart_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Lpuart_Uart_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Mcu_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mcu_Ipw_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Mcu_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/OsIf_ArchCfg.h" update_enabled="true"/>
            <file path="generate/include/OsIf_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Os_cfg.h" update_enabled="true"/>
            <file path="generate/include/Pit_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Pit_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Pit_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Platform_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Platform_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Platform_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Pwm_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Pwm_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Pwm_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Rtc_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Rtc_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Rtc_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Dio_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Port_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Stm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Stm_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Stm_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/System_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/System_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Uart_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Uart_Ipw_MBDT_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/modules.h" update_enabled="true"/>
            <file path="generate/src/CDD_Mcl_Cfg.c" update_enabled="true"/>
            <file path="generate/src/CDD_Mcl_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/CDD_Uart_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Dio_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Dma_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Dma_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Emios_Gpt_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Emios_Mcl_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Emios_Pwm_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/FlexPwm_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Flexio_Mcl_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Flexio_Pwm_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Flexio_Uart_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Gpt_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Gpt_Ipw_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Gpt_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/IntCtrl_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Lcu_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Lcu_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Lpuart_Uart_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Mcu_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Mcu_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Mpu_M7_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/OsIf_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Pit_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Platform_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Platform_Ipw_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Power_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Power_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Pwm_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Ram_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Ram_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Rtc_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Stm_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Trgmux_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Trgmux_Ip_MBDT_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Uart_Ipw_MBDT_PBcfg.c" update_enabled="true"/>
         </generated_project_files>
         <peripherals_profile>
            <processor_version>0.0.0</processor_version>
         </peripherals_profile>
         <functional_groups>
            <functional_group name="MBDT" uuid="343d8c09-29ab-44df-a8a2-0e35bf16a60f" called_from_default_init="true" id_prefix="" core="M7_0_0">
               <description></description>
               <options/>
               <dependencies/>
               <instances>
                  <instance name="Gpt" uuid="14a0676e-68f5-404b-afcc-4a9046eaed58" type="Gpt" type_id="Gpt" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Gpt">
                        <setting name="Name" value="Gpt"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <struct name="GptChannelConfigSet">
                           <setting name="Name" value="GptChannelConfigSet"/>
                           <array name="GptChannelConfiguration">
                              <struct name="0">
                                 <setting name="Name" value="GptChannelConfiguration_0"/>
                                 <setting name="GptChannelId" value="0"/>
                                 <setting name="GptHwIp" value="PIT"/>
                                 <setting name="GptModuleRef" value="/Gpt/Gpt/GptChannelConfigSet/Pit_0/PitChannel_0"/>
                                 <setting name="GptChannelMode" value="GPT_CH_MODE_CONTINUOUS"/>
                                 <setting name="GptChannelTickFrequency" value="60000000"/>
                                 <setting name="GptChannelClkSrcRef" value="/Gpt/Gpt/GptDriverConfiguration/GptClockReferencePoint_0"/>
                                 <setting name="GptChannelTickValueMax" value="4294967295"/>
                                 <setting name="GptEnableWakeup" value="false"/>
                                 <array name="GptNotification">
                                    <setting name="0" value="Gpt_PitNotification"/>
                                 </array>
                                 <array name="GptChannelEcucPartitionRef"/>
                                 <array name="GptWakeupConfiguration"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="GptChannelConfiguration_1"/>
                                 <setting name="GptChannelId" value="1"/>
                                 <setting name="GptHwIp" value="PIT"/>
                                 <setting name="GptModuleRef" value="/Gpt/Gpt/GptChannelConfigSet/Pit_0/PitChannel_1"/>
                                 <setting name="GptChannelMode" value="GPT_CH_MODE_ONESHOT"/>
                                 <setting name="GptChannelTickFrequency" value="60000000"/>
                                 <setting name="GptChannelClkSrcRef" value="/Gpt/Gpt/GptDriverConfiguration/GptClockReferencePoint_0"/>
                                 <setting name="GptChannelTickValueMax" value="4294967295"/>
                                 <setting name="GptEnableWakeup" value="false"/>
                                 <array name="GptNotification"/>
                                 <array name="GptChannelEcucPartitionRef"/>
                                 <array name="GptWakeupConfiguration"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="StepTimer"/>
                                 <setting name="GptChannelId" value="2"/>
                                 <setting name="GptHwIp" value="PIT"/>
                                 <setting name="GptModuleRef" value="/Gpt/Gpt/GptChannelConfigSet/Pit_0/PitChannel_2"/>
                                 <setting name="GptChannelMode" value="GPT_CH_MODE_CONTINUOUS"/>
                                 <setting name="GptChannelTickFrequency" value="60000000"/>
                                 <setting name="GptChannelClkSrcRef" value="/Gpt/Gpt/GptDriverConfiguration/GptClockReferencePoint_0"/>
                                 <setting name="GptChannelTickValueMax" value="4294967295"/>
                                 <setting name="GptEnableWakeup" value="false"/>
                                 <array name="GptNotification">
                                    <setting name="0" value="MBDT_Step_Handler"/>
                                 </array>
                                 <array name="GptChannelEcucPartitionRef"/>
                                 <array name="GptWakeupConfiguration"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="ProfilerTimer"/>
                                 <setting name="GptChannelId" value="3"/>
                                 <setting name="GptHwIp" value="PIT"/>
                                 <setting name="GptModuleRef" value="/Gpt/Gpt/GptChannelConfigSet/Pit_0/PitChannel_3"/>
                                 <setting name="GptChannelMode" value="GPT_CH_MODE_CONTINUOUS"/>
                                 <setting name="GptChannelTickFrequency" value="60000000"/>
                                 <setting name="GptChannelClkSrcRef" value="/Gpt/Gpt/GptDriverConfiguration/GptClockReferencePoint_0"/>
                                 <setting name="GptChannelTickValueMax" value="4294967295"/>
                                 <setting name="GptEnableWakeup" value="false"/>
                                 <array name="GptNotification"/>
                                 <array name="GptChannelEcucPartitionRef"/>
                                 <array name="GptWakeupConfiguration"/>
                              </struct>
                           </array>
                           <array name="GptPit">
                              <struct name="0">
                                 <setting name="Name" value="Pit_0"/>
                                 <setting name="GptPitModule" value="PIT_0"/>
                                 <setting name="PitFreezeEnable" value="false"/>
                                 <array name="GptPitChannels">
                                    <struct name="0">
                                       <setting name="Name" value="PitChannel_0"/>
                                       <setting name="GptPitChannel" value="CH_0"/>
                                       <setting name="ChainMode" value="false"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="PitChannel_1"/>
                                       <setting name="GptPitChannel" value="CH_RTI"/>
                                       <setting name="ChainMode" value="false"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="PitChannel_2"/>
                                       <setting name="GptPitChannel" value="CH_2"/>
                                       <setting name="ChainMode" value="false"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="PitChannel_3"/>
                                       <setting name="GptPitChannel" value="CH_3"/>
                                       <setting name="ChainMode" value="false"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="GptStm"/>
                           <array name="GptRtc"/>
                           <array name="GptEmios"/>
                        </struct>
                        <array name="GptHwConfiguration">
                           <struct name="0">
                              <setting name="Name" value="GptHwConfiguration_0"/>
                              <setting name="GptIsrHwId" value="STM_0_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="1">
                              <setting name="Name" value="GptHwConfiguration_1"/>
                              <setting name="GptIsrHwId" value="STM_0_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="2">
                              <setting name="Name" value="GptHwConfiguration_2"/>
                              <setting name="GptIsrHwId" value="STM_0_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="3">
                              <setting name="Name" value="GptHwConfiguration_3"/>
                              <setting name="GptIsrHwId" value="STM_0_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="4">
                              <setting name="Name" value="GptHwConfiguration_4"/>
                              <setting name="GptIsrHwId" value="STM_1_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="5">
                              <setting name="Name" value="GptHwConfiguration_5"/>
                              <setting name="GptIsrHwId" value="STM_1_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="6">
                              <setting name="Name" value="GptHwConfiguration_6"/>
                              <setting name="GptIsrHwId" value="STM_1_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="7">
                              <setting name="Name" value="GptHwConfiguration_7"/>
                              <setting name="GptIsrHwId" value="STM_1_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="8">
                              <setting name="Name" value="GptHwConfiguration_8"/>
                              <setting name="GptIsrHwId" value="STM_2_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="9">
                              <setting name="Name" value="GptHwConfiguration_9"/>
                              <setting name="GptIsrHwId" value="STM_2_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="10">
                              <setting name="Name" value="GptHwConfiguration_10"/>
                              <setting name="GptIsrHwId" value="STM_2_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="11">
                              <setting name="Name" value="GptHwConfiguration_11"/>
                              <setting name="GptIsrHwId" value="STM_2_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="12">
                              <setting name="Name" value="GptHwConfiguration_12"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_RTI"/>
                              <setting name="GptIsrEnable" value="true"/>
                              <setting name="GptChannelIsUsed" value="true"/>
                           </struct>
                           <struct name="13">
                              <setting name="Name" value="GptHwConfiguration_13"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_0"/>
                              <setting name="GptIsrEnable" value="true"/>
                              <setting name="GptChannelIsUsed" value="true"/>
                           </struct>
                           <struct name="14">
                              <setting name="Name" value="GptHwConfiguration_14"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_1"/>
                              <setting name="GptIsrEnable" value="true"/>
                              <setting name="GptChannelIsUsed" value="true"/>
                           </struct>
                           <struct name="15">
                              <setting name="Name" value="GptHwConfiguration_15"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_2"/>
                              <setting name="GptIsrEnable" value="true"/>
                              <setting name="GptChannelIsUsed" value="true"/>
                           </struct>
                           <struct name="16">
                              <setting name="Name" value="GptHwConfiguration_16"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_3"/>
                              <setting name="GptIsrEnable" value="true"/>
                              <setting name="GptChannelIsUsed" value="true"/>
                           </struct>
                           <struct name="17">
                              <setting name="Name" value="GptHwConfiguration_17"/>
                              <setting name="GptIsrHwId" value="PIT_1_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="18">
                              <setting name="Name" value="GptHwConfiguration_18"/>
                              <setting name="GptIsrHwId" value="PIT_1_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="19">
                              <setting name="Name" value="GptHwConfiguration_19"/>
                              <setting name="GptIsrHwId" value="PIT_1_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="20">
                              <setting name="Name" value="GptHwConfiguration_20"/>
                              <setting name="GptIsrHwId" value="PIT_1_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="21">
                              <setting name="Name" value="GptHwConfiguration_21"/>
                              <setting name="GptIsrHwId" value="PIT_2_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="22">
                              <setting name="Name" value="GptHwConfiguration_22"/>
                              <setting name="GptIsrHwId" value="PIT_2_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="23">
                              <setting name="Name" value="GptHwConfiguration_23"/>
                              <setting name="GptIsrHwId" value="PIT_2_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="24">
                              <setting name="Name" value="GptHwConfiguration_24"/>
                              <setting name="GptIsrHwId" value="PIT_2_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="25">
                              <setting name="Name" value="GptHwConfiguration_25"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="26">
                              <setting name="Name" value="GptHwConfiguration_26"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="27">
                              <setting name="Name" value="GptHwConfiguration_27"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="28">
                              <setting name="Name" value="GptHwConfiguration_28"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="29">
                              <setting name="Name" value="GptHwConfiguration_29"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_4"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="30">
                              <setting name="Name" value="GptHwConfiguration_30"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_5"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="31">
                              <setting name="Name" value="GptHwConfiguration_31"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_6"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="32">
                              <setting name="Name" value="GptHwConfiguration_32"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_7"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="33">
                              <setting name="Name" value="GptHwConfiguration_33"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_8"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="34">
                              <setting name="Name" value="GptHwConfiguration_34"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_16"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="35">
                              <setting name="Name" value="GptHwConfiguration_35"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_22"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="36">
                              <setting name="Name" value="GptHwConfiguration_36"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_23"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="37">
                              <setting name="Name" value="GptHwConfiguration_37"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="38">
                              <setting name="Name" value="GptHwConfiguration_38"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_8"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="39">
                              <setting name="Name" value="GptHwConfiguration_39"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_16"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="40">
                              <setting name="Name" value="GptHwConfiguration_40"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_22"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="41">
                              <setting name="Name" value="GptHwConfiguration_41"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_23"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="42">
                              <setting name="Name" value="GptHwConfiguration_42"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="43">
                              <setting name="Name" value="GptHwConfiguration_43"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_8"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="44">
                              <setting name="Name" value="GptHwConfiguration_44"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_16"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="45">
                              <setting name="Name" value="GptHwConfiguration_45"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_22"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="46">
                              <setting name="Name" value="GptHwConfiguration_46"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_23"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="47">
                              <setting name="Name" value="GptHwConfiguration_47"/>
                              <setting name="GptIsrHwId" value="RTC_0_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="48">
                              <setting name="Name" value="GptHwConfiguration_48"/>
                              <setting name="GptIsrHwId" value="STM_0_PREDEF"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="49">
                              <setting name="Name" value="GptHwConfiguration_49"/>
                              <setting name="GptIsrHwId" value="STM_1_PREDEF"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="50">
                              <setting name="Name" value="GptHwConfiguration_50"/>
                              <setting name="GptIsrHwId" value="STM_2_PREDEF"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                        </array>
                        <struct name="GptConfigurationOfOptApiServices">
                           <setting name="Name" value="GptConfigurationOfOptApiServices"/>
                           <setting name="GptDeinitApi" value="true"/>
                           <setting name="GptEnableDisableNotificationApi" value="true"/>
                           <setting name="GptTimeElapsedApi" value="true"/>
                           <setting name="GptTimeRemainingApi" value="true"/>
                           <setting name="GptVersionInfoApi" value="true"/>
                           <setting name="GptWakeupFunctionalityApi" value="true"/>
                           <setting name="GptPredefTimerFunctionalityApi" value="true"/>
                        </struct>
                        <struct name="GptAutosarExt">
                           <setting name="Name" value="GptAutosarExt"/>
                           <setting name="GptEnableDualClockMode" value="false"/>
                           <setting name="GptChangeNextTimeoutValueApi" value="false"/>
                           <setting name="GptEnableUserModeSupport" value="false"/>
                           <setting name="ChainModeApi" value="false"/>
                           <setting name="GptStandbyWakeupSupport" value="false"/>
                           <setting name="GptEnableTriggers" value="false"/>
                        </struct>
                        <struct name="GptDriverConfiguration">
                           <setting name="Name" value="GptDriverConfiguration"/>
                           <setting name="GptDevErrorDetect" value="true"/>
                           <setting name="GptTimeoutMethod" value="OSIF_COUNTER_SYSTEM"/>
                           <setting name="GptTimeoutDuration" value="65535"/>
                           <setting name="GptReportWakeupSource" value="true"/>
                           <setting name="GptMulticoreSupport" value="false"/>
                           <setting name="GptPredefTimer100us32bitEnable" value="false"/>
                           <setting name="GptPredefTimer1usEnablingGrade" value="GPT_PREDEF_TIMER_1US_DISABLED"/>
                           <array name="GptEcucPartitionRef"/>
                           <array name="GptKernelEcucPartitionRef"/>
                           <array name="GptClockReferencePoint">
                              <struct name="0">
                                 <setting name="Name" value="GptClockReferencePoint_0"/>
                                 <setting name="GptClockReference" value="/Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/GPT_CLK"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="GptPredefTimerConfiguration">
                           <setting name="Name" value="GptPredefTimerConfiguration"/>
                           <array name="GptPredefTimer_1us_16Bit"/>
                           <array name="GptPredefTimer_1us_24Bit"/>
                           <array name="GptPredefTimer_1us_32Bit"/>
                           <array name="GptPredefTimer_100us_32Bit"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="100"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <setting name="VendorId" value="43"/>
                           <array name="VendorApiInfix"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="EcuC" uuid="801c0082-ac58-4791-a220-139250dfc433" type="EcuC" type_id="EcuC" mode="general" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="EcuC">
                        <setting name="Name" value="EcuC"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <array name="EcucPduCollection"/>
                        <array name="EcucPartitionCollection">
                           <struct name="0">
                              <setting name="Name" value="EcucPartitionCollection_0"/>
                              <array name="EcucPartition">
                                 <struct name="0">
                                    <setting name="Name" value="EcucPartition_0"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="EcucPartition_One"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="2">
                                    <setting name="Name" value="EcucPartition_2"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="3">
                                    <setting name="Name" value="EcucPartition_3"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="4">
                                    <setting name="Name" value="EcucPartition_4"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="5">
                                    <setting name="Name" value="EcucPartition_Cinque"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="6">
                                    <setting name="Name" value="EcucPartition_6"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                              </array>
                           </struct>
                        </array>
                        <array name="EcucHardware">
                           <struct name="0">
                              <setting name="Name" value="EcucHardware_0"/>
                              <array name="EcucCoreDefinition">
                                 <struct name="0">
                                    <setting name="Name" value="EcucCoreDefinition_0"/>
                                    <setting name="EcucCoreId" value="0"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="EcucCoreDefinition_1"/>
                                    <setting name="EcucCoreId" value="1"/>
                                 </struct>
                                 <struct name="2">
                                    <setting name="Name" value="EcucCoreDefinition_2"/>
                                    <setting name="EcucCoreId" value="2"/>
                                 </struct>
                                 <struct name="3">
                                    <setting name="Name" value="EcucCoreDefinition_3"/>
                                    <setting name="EcucCoreId" value="3"/>
                                 </struct>
                                 <struct name="4">
                                    <setting name="Name" value="EcucCoreDefinition_4"/>
                                    <setting name="EcucCoreId" value="4"/>
                                 </struct>
                                 <struct name="5">
                                    <setting name="Name" value="EcucCoreDefinition_5"/>
                                    <setting name="EcucCoreId" value="5"/>
                                 </struct>
                                 <struct name="6">
                                    <setting name="Name" value="EcucCoreDefinition_6"/>
                                    <setting name="EcucCoreId" value="6"/>
                                 </struct>
                              </array>
                           </struct>
                        </array>
                        <array name="EcucPostBuildVariants"/>
                     </config_set>
                  </instance>
                  <instance name="EcuM" uuid="3de31228-24be-4c66-bee7-80a93570e335" type="EcuM" type_id="EcuM" mode="general" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="EcuM">
                        <setting name="Name" value="EcuM"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <struct name="EcuMConfiguration">
                           <setting name="Name" value="EcuMConfiguration_0"/>
                           <struct name="EcuMCommonConfiguration">
                              <setting name="Name" value="EcuMCommonConfiguration"/>
                              <array name="EcuMSleepMode">
                                 <struct name="0">
                                    <setting name="Name" value="EcuMSleepMode_0"/>
                                    <setting name="EcuMSleepModeId" value="0"/>
                                    <setting name="EcuMSleepModeSuspend" value="false"/>
                                    <setting name="EcuMSleepModeMcuModeRef" value="/Mcu/Mcu/McuModuleConfiguration/McuModeSettingConf_0"/>
                                    <array name="EcuMWakeupSourceMask">
                                       <setting name="0" value="/EcuM/EcuM/EcuMConfiguration_0/EcuMCommonConfiguration/EcuMWakeupSource_0"/>
                                    </array>
                                 </struct>
                              </array>
                              <array name="EcuMWakeupSource">
                                 <struct name="0">
                                    <setting name="Name" value="EcuMWakeupSource_0"/>
                                    <array name="EcuMCheckWakeupTimeout"/>
                                    <array name="EcuMValidationTimeout"/>
                                    <setting name="EcuMWakeupSourceId" value="0"/>
                                    <setting name="EcuMWakeupSourcePolling" value="false"/>
                                    <array name="EcuMResetReasonRef">
                                       <setting name="0" value="/Mcu/Mcu/McuPublishedInformation/MCU_WAKEUP_REASON"/>
                                    </array>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="EcuMWakeupSource_1"/>
                                    <array name="EcuMCheckWakeupTimeout">
                                       <setting name="0" value="0.0"/>
                                    </array>
                                    <array name="EcuMValidationTimeout">
                                       <setting name="0" value="32.0"/>
                                    </array>
                                    <setting name="EcuMWakeupSourceId" value="1"/>
                                    <setting name="EcuMWakeupSourcePolling" value="true"/>
                                    <array name="EcuMResetReasonRef">
                                       <setting name="0" value="/Mcu/Mcu/McuPublishedInformation/MCU_ST_DONE_RESET"/>
                                    </array>
                                 </struct>
                              </array>
                           </struct>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="BaseNXP" uuid="d539cc48-071d-419e-b821-1a85032f38c5" type="BaseNXP" type_id="Base" mode="general" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="BaseNXP">
                        <setting name="Name" value="BaseNXP"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="OsIfGeneral">
                           <setting name="Name" value="OsIfGeneral"/>
                           <setting name="OsIfMulticoreSupport" value="false"/>
                           <setting name="OsIfEnableUserModeSupport" value="false"/>
                           <setting name="OsIfDevErrorDetect" value="true"/>
                           <setting name="OsIfUseSystemTimer" value="true"/>
                           <setting name="OsIfUseCustomTimer" value="false"/>
                           <setting name="OsIfInstanceId" value="0"/>
                           <struct name="OsIfOperatingSystemType">
                              <setting name="Name" value="OsIfOperatingSystemType"/>
                              <setting name="Choice" value="OsIfBaremetalType"/>
                              <struct name="OsIfBaremetalType">
                                 <setting name="Name" value="OsIfOperatingSystemType"/>
                              </struct>
                           </struct>
                           <array name="OsIfEcucPartitionRef"/>
                           <array name="OsIfCounterConfig">
                              <struct name="0">
                                 <setting name="Name" value="OsIfCounterConfig_0"/>
                                 <array name="OsIfCounterEcucPartitionRef"/>
                                 <array name="OsIfSystemTimerClockRef">
                                    <setting name="0" value="/Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK"/>
                                 </array>
                                 <array name="OsIfOsCounterRef"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ModuleId" value="0"/>
                           <setting name="VendorId" value="43"/>
                           <array name="VendorApiInfix"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Dio" uuid="1260b0d2-8708-4286-9d89-b53c3d41d492" type="Dio" type_id="Dio" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Dio">
                        <setting name="Name" value="Dio"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="DioGeneral">
                           <setting name="Name" value="DioGeneral"/>
                           <setting name="DioDevErrorDetect" value="true"/>
                           <setting name="SIUL2DioIPDevErrorDetect" value="true"/>
                           <setting name="DioVersionInfoApi" value="true"/>
                           <setting name="DioReversePortBits" value="false"/>
                           <setting name="DioFlipChannelApi" value="true"/>
                           <setting name="DioReadZeroForUndefinedPortPins" value="false"/>
                           <setting name="DioMaskedWritePortApi" value="true"/>
                           <setting name="DioEnableUserModeSupport" value="false"/>
                           <setting name="DioMulticoreSupport" value="false"/>
                           <setting name="VirtWrapperSupport" value="false"/>
                           <array name="DioEcucPartitionRef"/>
                        </struct>
                        <struct name="DioConfig">
                           <setting name="Name" value="DioConfig"/>
                           <array name="DioPort">
                              <struct name="0">
                                 <setting name="Name" value="PTA_21"/>
                                 <setting name="DioPortId" value="1"/>
                                 <array name="DioChannel">
                                    <struct name="0">
                                       <setting name="Name" value="redLED"/>
                                       <setting name="DioChannelId" value="5"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                 </array>
                                 <array name="DioChannelGroup"/>
                                 <array name="DioPortEcucPartitionRef"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="PTD_L"/>
                                 <setting name="DioPortId" value="6"/>
                                 <array name="DioChannel">
                                    <struct name="0">
                                       <setting name="Name" value="SevenSeg_DioChannel_1"/>
                                       <setting name="DioChannelId" value="1"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="SevenSeg_DioChannel_0"/>
                                       <setting name="DioChannelId" value="0"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                 </array>
                                 <array name="DioChannelGroup"/>
                                 <array name="DioPortEcucPartitionRef"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="PTE_L"/>
                                 <setting name="DioPortId" value="8"/>
                                 <array name="DioChannel">
                                    <struct name="0">
                                       <setting name="Name" value="SevenSeg_DioChannel_10"/>
                                       <setting name="DioChannelId" value="10"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                 </array>
                                 <array name="DioChannelGroup"/>
                                 <array name="DioPortEcucPartitionRef"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="PTD_H"/>
                                 <setting name="DioPortId" value="7"/>
                                 <array name="DioChannel">
                                    <struct name="0">
                                       <setting name="Name" value="SevenSeg_DioChannel_17"/>
                                       <setting name="DioChannelId" value="1"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="SevenSeg_DioChannel_26"/>
                                       <setting name="DioChannelId" value="10"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="SevenSeg_DioChannel_27"/>
                                       <setting name="DioChannelId" value="11"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="SevenSeg_DioChannel_28"/>
                                       <setting name="DioChannelId" value="12"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                 </array>
                                 <array name="DioChannelGroup"/>
                                 <array name="DioPortEcucPartitionRef"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="120"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix"/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Uart" uuid="949c5cf7-ea64-4c5e-9d68-784d25eec59c" type="Uart" type_id="Uart" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Uart">
                        <setting name="Name" value="Uart"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <struct name="GeneralConfiguration">
                           <setting name="Name" value="GeneralConfiguration"/>
                           <setting name="UartDevErrorDetect" value="true"/>
                           <setting name="DisableUartRuntimeErrorDetect" value="false"/>
                           <setting name="UartMulticoreSupport" value="false"/>
                           <setting name="UartEnableUserModeSupport" value="false"/>
                           <setting name="UartTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                           <setting name="UartTimeoutDuration" value="1000"/>
                           <setting name="UartDmaEnable" value="false"/>
                           <setting name="UartVersionInfoApi" value="true"/>
                           <array name="UartEcucPartitionRef"/>
                           <setting name="UartCallbackCapability" value="true"/>
                           <array name="UartCallback">
                              <setting name="0" value="MBDT_Uart_Callback"/>
                           </array>
                        </struct>
                        <struct name="UartGlobalConfig">
                           <setting name="Name" value="UartGlobalConfig"/>
                           <array name="UartChannel">
                              <struct name="0">
                                 <setting name="Name" value="UartChannel_0"/>
                                 <setting name="UartHwUsing" value="LPUART_IP"/>
                                 <setting name="UartChannelId" value="0"/>
                                 <setting name="UartClockRef" value="/Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/UART_CLK"/>
                                 <array name="UartChannelEcucPartitionRef"/>
                                 <struct name="DetailModuleConfiguration">
                                    <setting name="Name" value="DetailModuleConfiguration"/>
                                    <setting name="UartHwChannel" value="LPUART_2"/>
                                    <setting name="DesireBaudrate" value="LPUART_UART_BAUDRATE_115200"/>
                                    <setting name="CustomBaudrateMantissa" value="1"/>
                                    <setting name="CustomBaudrateDivisor" value="4"/>
                                    <setting name="UartInteruptDmaMethod" value="LPUART_UART_IP_USING_INTERRUPTS"/>
                                    <array name="UartDmaTxChannelRef"/>
                                    <array name="UartDmaRxChannelRef"/>
                                    <setting name="UartParityType" value="LPUART_UART_IP_PARITY_DISABLED"/>
                                    <setting name="UartStopBitNumber" value="LPUART_UART_IP_ONE_STOP_BIT"/>
                                    <setting name="UartWordLength" value="LPUART_UART_IP_8_BITS_PER_CHAR"/>
                                    <setting name="UartInternalLoopbackEnable" value="false"/>
                                 </struct>
                                 <struct name="FlexioModuleConfiguration">
                                    <setting name="Name" value=""/>
                                    <setting name="UartHwChannelRef" value=""/>
                                    <setting name="FlexioUartInteruptDmaMethod" value="FLEXIO_UART_IP_DRIVER_TYPE_INTERRUPTS"/>
                                    <array name="FlexioDmaChannelRef"/>
                                    <setting name="DesireBaudrate" value="FLEXIO_UART_BAUDRATE_CUSTOM"/>
                                    <setting name="CustomTimerDecrement" value="FLEXIO_TIMER_DECREMENT_FXIO_CLK_SHIFT_TMR"/>
                                    <setting name="CustomBaudrateDivider" value="0"/>
                                    <setting name="bitCount" value="FLEXIO_UART_IP_8_BITS_PER_CHAR"/>
                                    <setting name="driverDirection" value="FLEXIO_UART_IP_DIRECTION_TX"/>
                                 </struct>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ModuleId" value="255"/>
                           <setting name="VendorId" value="43"/>
                           <setting name="VendorApiInfix" value=""/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Os" uuid="2e54d70a-1606-4d8b-8008-16b38b749421" type="Os" type_id="Os" mode="general" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Os">
                        <setting name="Name" value="Os"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <array name="OsApplication">
                           <struct name="0">
                              <setting name="Name" value="OsApplication_0"/>
                              <array name="OsAppCounterRef"/>
                              <array name="OsAppEcucPartitionRef">
                                 <setting name="0" value="/EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0"/>
                              </array>
                              <array name="OsApplicationCoreRef">
                                 <setting name="0" value="/EcuC/EcuC/EcucHardware_0/EcucCoreDefinition_0"/>
                              </array>
                           </struct>
                           <struct name="1">
                              <setting name="Name" value="OsApplication_1"/>
                              <array name="OsAppCounterRef"/>
                              <array name="OsAppEcucPartitionRef">
                                 <setting name="0" value="/EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_4"/>
                              </array>
                              <array name="OsApplicationCoreRef">
                                 <setting name="0" value="/EcuC/EcuC/EcucHardware_0/EcucCoreDefinition_4"/>
                              </array>
                           </struct>
                        </array>
                        <array name="OsCounter">
                           <struct name="0">
                              <setting name="Name" value="OsCounter_0"/>
                              <setting name="OsCounterMaxAllowedValue" value="1000"/>
                              <setting name="OsCounterMinCycle" value="1000"/>
                              <setting name="OsCounterTicksPerBase" value="1000"/>
                              <setting name="OsCounterType" value="SOFTWARE"/>
                              <array name="OsSecondsPerTick"/>
                           </struct>
                        </array>
                     </config_set>
                  </instance>
                  <instance name="Platform" uuid="1f79a87a-7cf4-4329-8af3-f201c1d96c74" type="Platform" type_id="Platform" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Platform">
                        <setting name="Name" value="Platform"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="GeneralConfiguration">
                           <setting name="Name" value="GeneralConfiguration"/>
                           <setting name="PlatformDevErrorDetect" value="false"/>
                           <setting name="PlatformIntmConfigurable" value="false"/>
                           <setting name="PlatformMcmConfigurable" value="false"/>
                           <setting name="PlatformMpuM7Configurable" value="false"/>
                           <setting name="PlatformIpAPIsAvailable" value="false"/>
                           <setting name="PlatformEnableUserModeSupport" value="false"/>
                           <setting name="PlatformMulticoreSupport" value="false"/>
                           <array name="PlatformEcucPartitionRef"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="255"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix"/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                        <array name="McmConfig"/>
                        <struct name="MPU_M7_Configuration">
                           <setting name="Name" value="MPU_M7_Configuration"/>
                           <array name="MPU_M7_ModuleConfig"/>
                        </struct>
                        <struct name="IntmConfig">
                           <setting name="Name" value="IntmConfig"/>
                           <array name="IntmGenericSettings"/>
                           <array name="IntmChannel"/>
                        </struct>
                        <array name="IntCtrlConfig">
                           <struct name="0">
                              <setting name="Name" value="IntCtrlConfig_0"/>
                              <array name="PlatformIsrConfig">
                                 <struct name="0">
                                    <setting name="Name" value="PlatformIsrConfig_0"/>
                                    <setting name="IsrName" value="PIT0_IRQn"/>
                                    <setting name="IsrEnabled" value="true"/>
                                    <setting name="IsrPriority" value="7"/>
                                    <setting name="IsrHandler" value="PIT_0_ISR"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="PlatformIsrConfig_1"/>
                                    <setting name="IsrName" value="LPUART2_IRQn"/>
                                    <setting name="IsrEnabled" value="true"/>
                                    <setting name="IsrPriority" value="5"/>
                                    <setting name="IsrHandler" value="LPUART_UART_IP_2_IRQHandler"/>
                                 </struct>
                              </array>
                              <array name="PlatformNvicEcucPartitionRef"/>
                           </struct>
                        </array>
                     </config_set>
                  </instance>
                  <instance name="Siul2_Port" uuid="3960baf3-94b4-4c48-b133-24f7bab04c88" type="Siul2_Port" type_id="Siul2_Port" mode="ip" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Siul2_Port">
                        <setting name="Name" value="Siul2_Port"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="PortGeneral">
                           <setting name="Name" value="PortGeneral"/>
                           <setting name="SIUL2PortIPDevErrorDetect" value="false"/>
                           <setting name="PortEnableUserModeSupport" value="false"/>
                        </struct>
                        <struct name="PortConfigSet">
                           <setting name="Name" value="PortConfigSet"/>
                           <array name="PortContainer">
                              <struct name="0">
                                 <setting name="Name" value="PortContainer_0"/>
                                 <array name="PortPin">
                                    <struct name="0">
                                       <setting name="Name" value="PortPin_0"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="1"/>
                                       <setting name="PortPinPcr" value="0"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Mcu" uuid="b1c3de83-b22c-4329-9bef-8c0735a64eff" type="Mcu" type_id="Mcu" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Mcu">
                        <setting name="Name" value="Mcu"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="McuGeneralConfiguration">
                           <setting name="Name" value="McuGeneralConfiguration"/>
                           <setting name="McuDevErrorDetect" value="false"/>
                           <setting name="McuVersionInfoApi" value="false"/>
                           <setting name="McuGetRamStateApi" value="false"/>
                           <setting name="McuInitClock" value="true"/>
                           <setting name="McuNoPll" value="false"/>
                           <setting name="McuEnterLowPowerMode" value="true"/>
                           <setting name="McuTimeout" value="50000"/>
                           <setting name="McuEnableUserModeSupport" value="false"/>
                           <setting name="McuPerformResetApi" value="false"/>
                           <setting name="McuCalloutBeforePerformReset" value="false"/>
                           <setting name="McuPerformResetCallout" value="NULL_PTR"/>
                           <array name="McuCmuNotification"/>
                           <setting name="McuAlternateResetIsrUsed" value="false"/>
                           <setting name="McuCmuErrorIsrUsed" value="false"/>
                           <setting name="McuVoltageErrorIsrUsed" value="false"/>
                           <array name="McuErrorIsrNotification"/>
                           <setting name="McuDisableRgmInit" value="false"/>
                           <setting name="McuDisablePmcInit" value="false"/>
                           <setting name="McuDisableRamWaitStatesConfig" value="true"/>
                           <setting name="McuDisableFlashWaitStatesConfig" value="true"/>
                           <array name="McuPrepareMemoryConfig"/>
                           <setting name="McuTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                           <setting name="McuRegisterValuesOptimization" value="DISABLED"/>
                           <array name="McuEcucPartitionRef"/>
                           <struct name="McuControlledClocksConfiguration">
                              <setting name="Name" value="McuControlledClocksConfiguration"/>
                              <setting name="McuFxoscUnderMcuControl" value="true"/>
                              <setting name="McuSxoscUnderMcuControl" value="true"/>
                              <setting name="McuFircUnderMcuControl" value="true"/>
                              <setting name="McuSircUnderMcuControl" value="true"/>
                              <setting name="McuPll0UnderMcuControl" value="true"/>
                              <setting name="McuPll1UnderMcuControl" value="true"/>
                           </struct>
                        </struct>
                        <struct name="McuDebugConfiguration">
                           <setting name="Name" value="McuDebugConfiguration"/>
                           <setting name="McuDisableDemReportErrorStatus" value="true"/>
                           <setting name="McuGetSystemStateApi" value="false"/>
                           <setting name="McuGetPowerModeStateApi" value="false"/>
                           <setting name="McuGetPowerDomainApi" value="false"/>
                           <setting name="McuSscmGetMemConfigApi" value="false"/>
                           <setting name="McuSscmGetStatusApi" value="false"/>
                           <setting name="McuSscmGetUoptApi" value="false"/>
                           <setting name="McuGetMidrStructureApi" value="false"/>
                           <setting name="McuDisableCmuApi" value="true"/>
                           <setting name="McuEmiosConfigureGprenApi" value="false"/>
                           <setting name="McuGetClockFrequencyApi" value="true"/>
                        </struct>
                        <struct name="McuCoreControlConfiguration">
                           <setting name="Name" value="McuCoreControlConfiguration"/>
                           <setting name="McuCoreBootAddressControl" value="false"/>
                        </struct>
                        <struct name="McuPublishedInformation">
                           <setting name="Name" value="McuPublishedInformation"/>
                           <array name="McuResetReasonConf">
                              <struct name="0">
                                 <setting name="Name" value="MCU_POWER_ON_RESET"/>
                                 <setting name="McuResetReason" value="0"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="MCU_FCCU_FTR_RESET"/>
                                 <setting name="McuResetReason" value="1"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="MCU_STCU_URF_RESET"/>
                                 <setting name="McuResetReason" value="2"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="MCU_MC_RGM_FRE_RESET"/>
                                 <setting name="McuResetReason" value="3"/>
                              </struct>
                              <struct name="4">
                                 <setting name="Name" value="MCU_FXOSC_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="4"/>
                              </struct>
                              <struct name="5">
                                 <setting name="Name" value="MCU_PLL_LOL_RESET"/>
                                 <setting name="McuResetReason" value="5"/>
                              </struct>
                              <struct name="6">
                                 <setting name="Name" value="MCU_CORE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="6"/>
                              </struct>
                              <struct name="7">
                                 <setting name="Name" value="MCU_AIPS_PLAT_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="7"/>
                              </struct>
                              <struct name="8">
                                 <setting name="Name" value="MCU_HSE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="8"/>
                              </struct>
                              <struct name="9">
                                 <setting name="Name" value="MCU_SYS_DIV_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="9"/>
                              </struct>
                              <struct name="10">
                                 <setting name="Name" value="MCU_CM7_CORE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="10"/>
                              </struct>
                              <struct name="11">
                                 <setting name="Name" value="MCU_HSE_TMPR_RST_RESET"/>
                                 <setting name="McuResetReason" value="11"/>
                              </struct>
                              <struct name="12">
                                 <setting name="Name" value="MCU_HSE_SNVS_RST_RESET"/>
                                 <setting name="McuResetReason" value="12"/>
                              </struct>
                              <struct name="13">
                                 <setting name="Name" value="MCU_SW_DEST_RESET"/>
                                 <setting name="McuResetReason" value="13"/>
                              </struct>
                              <struct name="14">
                                 <setting name="Name" value="MCU_DEBUG_DEST_RESET"/>
                                 <setting name="McuResetReason" value="14"/>
                              </struct>
                              <struct name="15">
                                 <setting name="Name" value="MCU_F_EXR_RESET"/>
                                 <setting name="McuResetReason" value="15"/>
                              </struct>
                              <struct name="16">
                                 <setting name="Name" value="MCU_FCCU_RST_RESET"/>
                                 <setting name="McuResetReason" value="16"/>
                              </struct>
                              <struct name="17">
                                 <setting name="Name" value="MCU_ST_DONE_RESET"/>
                                 <setting name="McuResetReason" value="17"/>
                              </struct>
                              <struct name="18">
                                 <setting name="Name" value="MCU_SWT0_RST_RESET"/>
                                 <setting name="McuResetReason" value="18"/>
                              </struct>
                              <struct name="19">
                                 <setting name="Name" value="MCU_SWT1_RST_RESET"/>
                                 <setting name="McuResetReason" value="19"/>
                              </struct>
                              <struct name="20">
                                 <setting name="Name" value="MCU_SWT2_RST_RESET"/>
                                 <setting name="McuResetReason" value="20"/>
                              </struct>
                              <struct name="21">
                                 <setting name="Name" value="MCU_JTAG_RST_RESET"/>
                                 <setting name="McuResetReason" value="21"/>
                              </struct>
                              <struct name="22">
                                 <setting name="Name" value="MCU_SWT3_RST_RESET"/>
                                 <setting name="McuResetReason" value="22"/>
                              </struct>
                              <struct name="23">
                                 <setting name="Name" value="MCU_PLL_AUX_RESET"/>
                                 <setting name="McuResetReason" value="23"/>
                              </struct>
                              <struct name="24">
                                 <setting name="Name" value="MCU_HSE_SWT_RST_RESET"/>
                                 <setting name="McuResetReason" value="24"/>
                              </struct>
                              <struct name="25">
                                 <setting name="Name" value="MCU_HSE_BOOT_RST_RESET"/>
                                 <setting name="McuResetReason" value="25"/>
                              </struct>
                              <struct name="26">
                                 <setting name="Name" value="MCU_SW_FUNC_RESET"/>
                                 <setting name="McuResetReason" value="26"/>
                              </struct>
                              <struct name="27">
                                 <setting name="Name" value="MCU_DEBUG_FUNC_RESET"/>
                                 <setting name="McuResetReason" value="27"/>
                              </struct>
                              <struct name="28">
                                 <setting name="Name" value="MCU_WAKEUP_REASON"/>
                                 <setting name="McuResetReason" value="28"/>
                              </struct>
                              <struct name="29">
                                 <setting name="Name" value="MCU_NO_RESET_REASON"/>
                                 <setting name="McuResetReason" value="29"/>
                              </struct>
                              <struct name="30">
                                 <setting name="Name" value="MCU_MULTIPLE_RESET_REASON"/>
                                 <setting name="McuResetReason" value="30"/>
                              </struct>
                              <struct name="31">
                                 <setting name="Name" value="MCU_RESET_UNDEFINED"/>
                                 <setting name="McuResetReason" value="31"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                        </struct>
                        <struct name="McuModuleConfiguration">
                           <setting name="Name" value="McuModuleConfiguration"/>
                           <array name="McuResetSetting"/>
                           <setting name="McuClockSrcFailureNotification" value="DISABLED"/>
                           <array name="McuClockSettingConfig">
                              <struct name="0">
                                 <setting name="Name" value="McuClockSettingConfig_0"/>
                                 <setting name="Configuration" value="McuClockSettingConfig_0"/>
                                 <struct name="McuFIRC">
                                    <setting name="Name" value="McuFIRC"/>
                                    <setting name="McuFircUnderMcuControl" value="true"/>
                                    <setting name="McuFircDivSel" value="Div_by_1"/>
                                    <setting name="McuFircStandbyEnable" value="false"/>
                                 </struct>
                                 <struct name="McuSIRC">
                                    <setting name="Name" value="McuSIRC"/>
                                    <setting name="McuSircUnderMcuControl" value="true"/>
                                    <setting name="McuSircStandbyEnable" value="false"/>
                                 </struct>
                                 <struct name="McuFXOSC">
                                    <setting name="Name" value="McuFXOSC"/>
                                    <setting name="McuFxoscUnderMcuControl" value="true"/>
                                    <setting name="McuFxoscPowerDownCtr" value="true"/>
                                    <setting name="McuFxoscBypass" value="false"/>
                                    <setting name="McuFxoscMainComparator" value="true"/>
                                 </struct>
                                 <struct name="McuSXOSC">
                                    <setting name="Name" value="McuSXOSC"/>
                                    <setting name="McuSxoscUnderMcuControl" value="true"/>
                                    <setting name="McuSxoscPowerDownCtr" value="true"/>
                                 </struct>
                                 <struct name="McuCgm0SettingConfig">
                                    <setting name="Name" value="McuCgm0SettingConfig"/>
                                    <array name="McuCgm0PcsConfig">
                                       <struct name="0">
                                          <setting name="Name" value="McuCgm0PcsConfig_0"/>
                                          <setting name="McuClockPcfsUnderMcuControl" value="false"/>
                                          <setting name="McuPCS_Name" value="PCFS_8"/>
                                       </struct>
                                    </array>
                                    <struct name="McuCgm0ClockMux0">
                                       <setting name="Name" value="McuCgm0ClockMux0"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux0_Source" value="PLL_PHI0_CLK"/>
                                       <setting name="McuClkMux0Div0_En" value="true"/>
                                       <setting name="McuClkMux0Div0Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div1_En" value="true"/>
                                       <setting name="McuClkMux0Div1Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div2_En" value="true"/>
                                       <setting name="McuClkMux0Div2Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div3_En" value="true"/>
                                       <setting name="McuClkMux0Div3Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div4_En" value="true"/>
                                       <setting name="McuClkMux0Div4Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div5_En" value="true"/>
                                       <setting name="McuClkMux0Div5Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div6_En" value="true"/>
                                       <setting name="McuClkMux0Div6Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux1">
                                       <setting name="Name" value="McuCgm0ClockMux1"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux1_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux1Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux2">
                                       <setting name="Name" value="McuCgm0ClockMux2"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux2_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux2Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux3">
                                       <setting name="Name" value="McuCgm0ClockMux3"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux3_Source" value="AIPS_PLAT_CLK"/>
                                       <setting name="McuClkMux3Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux4">
                                       <setting name="Name" value="McuCgm0ClockMux4"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux4_Source" value="AIPS_PLAT_CLK"/>
                                       <setting name="McuClkMux4Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux5">
                                       <setting name="Name" value="McuCgm0ClockMux5"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux5_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux5Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux6">
                                       <setting name="Name" value="McuCgm0ClockMux6"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux6_Source" value="FXOSC_CLK"/>
                                       <setting name="McuClkMux6Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux7">
                                       <setting name="Name" value="McuCgm0ClockMux7"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux7_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux7Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux8">
                                       <setting name="Name" value="McuCgm0ClockMux8"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux8_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux8Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux9">
                                       <setting name="Name" value="McuCgm0ClockMux9"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux9_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux9Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux10">
                                       <setting name="Name" value="McuCgm0ClockMux10"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux10_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux10Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux11">
                                       <setting name="Name" value="McuCgm0ClockMux11"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux11_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux11Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux13">
                                       <setting name="Name" value="McuCgm0ClockMux13"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux13_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux13Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux14">
                                       <setting name="Name" value="McuCgm0ClockMux14"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux14_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux14Div0_En" value="false"/>
                                    </struct>
                                 </struct>
                                 <struct name="McuRtcClockSelect">
                                    <setting name="Name" value="McuRtcClockSelect"/>
                                    <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                    <setting name="McuRtc_Source" value="SXOSC_CLK"/>
                                 </struct>
                                 <struct name="McuPll_0">
                                    <setting name="Name" value="McuPll_0"/>
                                    <setting name="McuPLLUnderMcuControl" value="true"/>
                                    <setting name="McuPLLEnabled" value="true"/>
                                    <struct name="McuPll_Configuration">
                                       <setting name="Name" value="McuPll_Configuration"/>
                                       <setting name="McuPllFmSscgbyp" value="true"/>
                                       <setting name="McuPllFmSpreadctl" value="Center_Spread"/>
                                       <setting name="McuPllFdSdmen" value="false"/>
                                       <setting name="McuPllFdSdm2" value="false"/>
                                       <setting name="McuPllFdSdm3" value="false"/>
                                       <setting name="McuPllOdiv0_En" value="true"/>
                                       <setting name="McuPllOdiv1_En" value="true"/>
                                    </struct>
                                    <struct name="McuPll_Parameter">
                                       <setting name="Name" value="McuPll_Parameter"/>
                                    </struct>
                                 </struct>
                                 <struct name="McuPll_1">
                                    <setting name="Name" value="McuPll_1"/>
                                    <setting name="McuPLLUnderMcuControl" value="true"/>
                                    <setting name="McuPLLEnabled" value="false"/>
                                    <struct name="McuPll_Configuration">
                                       <setting name="Name" value="McuPll_Configuration"/>
                                       <setting name="McuPllOdiv0_En" value="false"/>
                                       <setting name="McuPllOdiv1_En" value="false"/>
                                       <setting name="McuPllOdiv2_En" value="false"/>
                                    </struct>
                                    <struct name="McuPll_Parameter">
                                       <setting name="Name" value="McuPll_Parameter"/>
                                    </struct>
                                 </struct>
                                 <array name="McuClkMonitor">
                                    <struct name="0">
                                       <setting name="Name" value="McuClkMonitor_0"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_0_FXOSC_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="McuClkMonitor_1"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_3_CORE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="McuClkMonitor_2"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_4_AIPS_PLAT_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="McuClkMonitor_3"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_5_HSE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                 </array>
                                 <array name="McuClockReferencePoint">
                                    <struct name="0">
                                       <setting name="Name" value="CORE_CLK"/>
                                       <setting name="McuClockFrequencySelect" value="CORE_CLK"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="GPT_CLK"/>
                                       <setting name="McuClockFrequencySelect" value="AIPS_SLOW_CLK"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="UART_CLK"/>
                                       <setting name="McuClockFrequencySelect" value="AIPS_SLOW_CLK"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="McuDemEventParameterRefs"/>
                           <array name="McuModeSettingConf">
                              <struct name="0">
                                 <setting name="Name" value="McuModeSettingConf_0"/>
                                 <setting name="McuMode" value="0"/>
                                 <setting name="McuPowerMode" value="RUN"/>
                                 <setting name="McuMainCoreSelect" value="CM7_0"/>
                                 <setting name="McuCoreLockStepEnable" value="false"/>
                                 <setting name="McuEnableSleepOnExit" value="false"/>
                                 <struct name="McuPartitionConfiguration">
                                    <setting name="Name" value="McuPartitionConfiguration"/>
                                    <struct name="McuPartition0Config">
                                       <setting name="Name" value="McuPartition0Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                       <struct name="McuCore0Configuration">
                                          <setting name="Name" value="McuCore0Configuration"/>
                                          <setting name="McuCoreUnderMcuControl" value="true"/>
                                          <setting name="McuCoreClockEnable" value="false"/>
                                          <setting name="McuCoreBootAddress" value="0"/>
                                          <setting name="McuCoreBootAddressLinkerSym" value=""/>
                                       </struct>
                                       <struct name="McuCore4Configuration">
                                          <setting name="Name" value="McuCore4Configuration"/>
                                          <setting name="McuCoreUnderMcuControl" value="true"/>
                                          <setting name="McuCoreClockEnable" value="false"/>
                                          <setting name="McuCoreBootAddress" value="0"/>
                                          <setting name="McuCoreBootAddressLinkerSym" value=""/>
                                       </struct>
                                    </struct>
                                    <struct name="McuPartition1Config">
                                       <setting name="Name" value="McuPartition1Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb2UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb3UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <struct name="McuPartition2Config">
                                       <setting name="Name" value="McuPartition2Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb2UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <array name="McuPeripheral">
                                       <struct name="0">
                                          <setting name="Name" value="McuPeripheral_0"/>
                                          <setting name="McuPeripheralName" value="ERM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ3"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="1">
                                          <setting name="Name" value="McuPeripheral_1"/>
                                          <setting name="McuPeripheralName" value="TRGMUX"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="2">
                                          <setting name="Name" value="McuPeripheral_2"/>
                                          <setting name="McuPeripheralName" value="BCTU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ33"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="3">
                                          <setting name="Name" value="McuPeripheral_3"/>
                                          <setting name="McuPeripheralName" value="EMIOS_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="4">
                                          <setting name="Name" value="McuPeripheral_4"/>
                                          <setting name="McuPeripheralName" value="EMIOS_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ35"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="5">
                                          <setting name="Name" value="McuPeripheral_5"/>
                                          <setting name="McuPeripheralName" value="EMIOS_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ36"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="6">
                                          <setting name="Name" value="McuPeripheral_6"/>
                                          <setting name="McuPeripheralName" value="LCU_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ38"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="7">
                                          <setting name="Name" value="McuPeripheral_7"/>
                                          <setting name="McuPeripheralName" value="LCU_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ39"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="8">
                                          <setting name="Name" value="McuPeripheral_8"/>
                                          <setting name="McuPeripheralName" value="ADC_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ40"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="9">
                                          <setting name="Name" value="McuPeripheral_9"/>
                                          <setting name="McuPeripheralName" value="ADC_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ41"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="10">
                                          <setting name="Name" value="McuPeripheral_10"/>
                                          <setting name="McuPeripheralName" value="ADC_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="11">
                                          <setting name="Name" value="McuPeripheral_11"/>
                                          <setting name="McuPeripheralName" value="PIT_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ44"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="12">
                                          <setting name="Name" value="McuPeripheral_12"/>
                                          <setting name="McuPeripheralName" value="PIT_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ45"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="13">
                                          <setting name="Name" value="McuPeripheral_13"/>
                                          <setting name="McuPeripheralName" value="MU_A"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ46"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="14">
                                          <setting name="Name" value="McuPeripheral_14"/>
                                          <setting name="McuPeripheralName" value="MU_B"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="15">
                                          <setting name="Name" value="McuPeripheral_15"/>
                                          <setting name="McuPeripheralName" value="EDMA"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ3"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="16">
                                          <setting name="Name" value="McuPeripheral_16"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="17">
                                          <setting name="Name" value="McuPeripheral_17"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="18">
                                          <setting name="Name" value="McuPeripheral_18"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="19">
                                          <setting name="Name" value="McuPeripheral_19"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="20">
                                          <setting name="Name" value="McuPeripheral_20"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="21">
                                          <setting name="Name" value="McuPeripheral_21"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="22">
                                          <setting name="Name" value="McuPeripheral_22"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="23">
                                          <setting name="Name" value="McuPeripheral_23"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_7"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="24">
                                          <setting name="Name" value="McuPeripheral_24"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_8"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="25">
                                          <setting name="Name" value="McuPeripheral_25"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_9"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="26">
                                          <setting name="Name" value="McuPeripheral_26"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_10"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="27">
                                          <setting name="Name" value="McuPeripheral_27"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_11"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="28">
                                          <setting name="Name" value="McuPeripheral_28"/>
                                          <setting name="McuPeripheralName" value="SDA_AP"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ21"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="29">
                                          <setting name="Name" value="McuPeripheral_29"/>
                                          <setting name="McuPeripheralName" value="ERM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ23"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="30">
                                          <setting name="Name" value="McuPeripheral_30"/>
                                          <setting name="McuPeripheralName" value="MSCM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ24"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="31">
                                          <setting name="Name" value="McuPeripheral_31"/>
                                          <setting name="McuPeripheralName" value="SWT_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ28"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="32">
                                          <setting name="Name" value="McuPeripheral_32"/>
                                          <setting name="McuPeripheralName" value="STM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ29"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="33">
                                          <setting name="Name" value="McuPeripheral_33"/>
                                          <setting name="McuPeripheralName" value="INTM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ31"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="34">
                                          <setting name="Name" value="McuPeripheral_34"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="35">
                                          <setting name="Name" value="McuPeripheral_35"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ33"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="36">
                                          <setting name="Name" value="McuPeripheral_36"/>
                                          <setting name="McuPeripheralName" value="RTC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="37">
                                          <setting name="Name" value="McuPeripheral_37"/>
                                          <setting name="McuPeripheralName" value="SIUL2_VIRTWRAPPER"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="38">
                                          <setting name="Name" value="McuPeripheral_38"/>
                                          <setting name="McuPeripheralName" value="WKPU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ45"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="39">
                                          <setting name="Name" value="McuPeripheral_39"/>
                                          <setting name="McuPeripheralName" value="CMUs"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="40">
                                          <setting name="Name" value="McuPeripheral_40"/>
                                          <setting name="McuPeripheralName" value="TSPC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ49"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="41">
                                          <setting name="Name" value="McuPeripheral_41"/>
                                          <setting name="McuPeripheralName" value="SXOSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ51"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="42">
                                          <setting name="Name" value="McuPeripheral_42"/>
                                          <setting name="McuPeripheralName" value="FXOSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ53"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="43">
                                          <setting name="Name" value="McuPeripheral_43"/>
                                          <setting name="McuPeripheralName" value="PLL"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ56"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="44">
                                          <setting name="Name" value="McuPeripheral_44"/>
                                          <setting name="McuPeripheralName" value="PLLAUX"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ57"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="45">
                                          <setting name="Name" value="McuPeripheral_45"/>
                                          <setting name="McuPeripheralName" value="PIT_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ63"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="46">
                                          <setting name="Name" value="McuPeripheral_46"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ65"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="47">
                                          <setting name="Name" value="McuPeripheral_47"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ66"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="48">
                                          <setting name="Name" value="McuPeripheral_48"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ67"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="49">
                                          <setting name="Name" value="McuPeripheral_49"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ68"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="50">
                                          <setting name="Name" value="McuPeripheral_50"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ69"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="51">
                                          <setting name="Name" value="McuPeripheral_51"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ70"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="52">
                                          <setting name="Name" value="McuPeripheral_52"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ71"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="53">
                                          <setting name="Name" value="McuPeripheral_53"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_7"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ72"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="54">
                                          <setting name="Name" value="McuPeripheral_54"/>
                                          <setting name="McuPeripheralName" value="FlexIO"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ73"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="55">
                                          <setting name="Name" value="McuPeripheral_55"/>
                                          <setting name="McuPeripheralName" value="LPUART_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ74"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="56">
                                          <setting name="Name" value="McuPeripheral_56"/>
                                          <setting name="McuPeripheralName" value="LPUART_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ75"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="57">
                                          <setting name="Name" value="McuPeripheral_57"/>
                                          <setting name="McuPeripheralName" value="LPUART_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ76"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="58">
                                          <setting name="Name" value="McuPeripheral_58"/>
                                          <setting name="McuPeripheralName" value="LPUART_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ77"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="59">
                                          <setting name="Name" value="McuPeripheral_59"/>
                                          <setting name="McuPeripheralName" value="LPUART_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ78"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="60">
                                          <setting name="Name" value="McuPeripheral_60"/>
                                          <setting name="McuPeripheralName" value="LPUART_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ79"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="61">
                                          <setting name="Name" value="McuPeripheral_61"/>
                                          <setting name="McuPeripheralName" value="LPUART_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ80"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="62">
                                          <setting name="Name" value="McuPeripheral_62"/>
                                          <setting name="McuPeripheralName" value="LPUART_7"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ81"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="63">
                                          <setting name="Name" value="McuPeripheral_63"/>
                                          <setting name="McuPeripheralName" value="LPI2C_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ84"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="64">
                                          <setting name="Name" value="McuPeripheral_64"/>
                                          <setting name="McuPeripheralName" value="LPI2C_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ85"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="65">
                                          <setting name="Name" value="McuPeripheral_65"/>
                                          <setting name="McuPeripheralName" value="LPSPI_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ86"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="66">
                                          <setting name="Name" value="McuPeripheral_66"/>
                                          <setting name="McuPeripheralName" value="LPSPI_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ87"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="67">
                                          <setting name="Name" value="McuPeripheral_67"/>
                                          <setting name="McuPeripheralName" value="LPSPI_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ88"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="68">
                                          <setting name="Name" value="McuPeripheral_68"/>
                                          <setting name="McuPeripheralName" value="LPSPI_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ89"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="69">
                                          <setting name="Name" value="McuPeripheral_69"/>
                                          <setting name="McuPeripheralName" value="SAI_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ91"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="70">
                                          <setting name="Name" value="McuPeripheral_70"/>
                                          <setting name="McuPeripheralName" value="LPCMP_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ92"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="71">
                                          <setting name="Name" value="McuPeripheral_71"/>
                                          <setting name="McuPeripheralName" value="LPCMP_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ93"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="72">
                                          <setting name="Name" value="McuPeripheral_72"/>
                                          <setting name="McuPeripheralName" value="TEMPSENSE"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ95"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="73">
                                          <setting name="Name" value="McuPeripheral_73"/>
                                          <setting name="McuPeripheralName" value="CRC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB3_REQ96"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="74">
                                          <setting name="Name" value="McuPeripheral_74"/>
                                          <setting name="McuPeripheralName" value="STCU_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB3_REQ104"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="75">
                                          <setting name="Name" value="McuPeripheral_75"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_12"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="76">
                                          <setting name="Name" value="McuPeripheral_76"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_13"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="77">
                                          <setting name="Name" value="McuPeripheral_77"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_14"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="78">
                                          <setting name="Name" value="McuPeripheral_78"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_15"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="79">
                                          <setting name="Name" value="McuPeripheral_79"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_16"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="80">
                                          <setting name="Name" value="McuPeripheral_80"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_17"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="81">
                                          <setting name="Name" value="McuPeripheral_81"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_18"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="82">
                                          <setting name="Name" value="McuPeripheral_82"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_19"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="83">
                                          <setting name="Name" value="McuPeripheral_83"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_20"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="84">
                                          <setting name="Name" value="McuPeripheral_84"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_21"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="85">
                                          <setting name="Name" value="McuPeripheral_85"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_22"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="86">
                                          <setting name="Name" value="McuPeripheral_86"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_23"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="87">
                                          <setting name="Name" value="McuPeripheral_87"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_24"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ16"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="88">
                                          <setting name="Name" value="McuPeripheral_88"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_25"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ17"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="89">
                                          <setting name="Name" value="McuPeripheral_89"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_26"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ18"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="90">
                                          <setting name="Name" value="McuPeripheral_90"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_27"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ19"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="91">
                                          <setting name="Name" value="McuPeripheral_91"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_28"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ20"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="92">
                                          <setting name="Name" value="McuPeripheral_92"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_29"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ21"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="93">
                                          <setting name="Name" value="McuPeripheral_93"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_30"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ22"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="94">
                                          <setting name="Name" value="McuPeripheral_94"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_31"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ23"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="95">
                                          <setting name="Name" value="McuPeripheral_95"/>
                                          <setting name="McuPeripheralName" value="SEMA_42"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ24"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="96">
                                          <setting name="Name" value="McuPeripheral_96"/>
                                          <setting name="McuPeripheralName" value="SWT_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ27"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="97">
                                          <setting name="Name" value="McuPeripheral_97"/>
                                          <setting name="McuPeripheralName" value="SWT_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ28"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="98">
                                          <setting name="Name" value="McuPeripheral_98"/>
                                          <setting name="McuPeripheralName" value="STM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ29"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="99">
                                          <setting name="Name" value="McuPeripheral_99"/>
                                          <setting name="McuPeripheralName" value="STM_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ30"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="100">
                                          <setting name="Name" value="McuPeripheral_100"/>
                                          <setting name="McuPeripheralName" value="GMAC_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ33"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="101">
                                          <setting name="Name" value="McuPeripheral_101"/>
                                          <setting name="McuPeripheralName" value="LPUART_8"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ35"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="102">
                                          <setting name="Name" value="McuPeripheral_102"/>
                                          <setting name="McuPeripheralName" value="LPUART_9"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ36"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="103">
                                          <setting name="Name" value="McuPeripheral_103"/>
                                          <setting name="McuPeripheralName" value="LPUART_10"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ37"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="104">
                                          <setting name="Name" value="McuPeripheral_104"/>
                                          <setting name="McuPeripheralName" value="LPUART_11"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ38"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="105">
                                          <setting name="Name" value="McuPeripheral_105"/>
                                          <setting name="McuPeripheralName" value="LPUART_12"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ39"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="106">
                                          <setting name="Name" value="McuPeripheral_106"/>
                                          <setting name="McuPeripheralName" value="LPUART_13"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ40"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="107">
                                          <setting name="Name" value="McuPeripheral_107"/>
                                          <setting name="McuPeripheralName" value="LPUART_14"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ41"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="108">
                                          <setting name="Name" value="McuPeripheral_108"/>
                                          <setting name="McuPeripheralName" value="LPUART_15"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="109">
                                          <setting name="Name" value="McuPeripheral_109"/>
                                          <setting name="McuPeripheralName" value="LPSPI_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="110">
                                          <setting name="Name" value="McuPeripheral_110"/>
                                          <setting name="McuPeripheralName" value="LPSPI_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ48"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="111">
                                          <setting name="Name" value="McuPeripheral_111"/>
                                          <setting name="McuPeripheralName" value="QuadSPI"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ51"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="112">
                                          <setting name="Name" value="McuPeripheral_112"/>
                                          <setting name="McuPeripheralName" value="SAI_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ55"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="113">
                                          <setting name="Name" value="McuPeripheral_113"/>
                                          <setting name="McuPeripheralName" value="SDHC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ57"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="114">
                                          <setting name="Name" value="McuPeripheral_114"/>
                                          <setting name="McuPeripheralName" value="LPCMP_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ58"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="115">
                                          <setting name="Name" value="McuPeripheral_115"/>
                                          <setting name="McuPeripheralName" value="CM7_0_TCM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ62"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="116">
                                          <setting name="Name" value="McuPeripheral_116"/>
                                          <setting name="McuPeripheralName" value="CM7_1_TCM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ63"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="117">
                                          <setting name="Name" value="McuPeripheral_117"/>
                                          <setting name="McuPeripheralName" value="EIM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ67"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="118">
                                          <setting name="Name" value="McuPeripheral_118"/>
                                          <setting name="McuPeripheralName" value="EIM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ68"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="119">
                                          <setting name="Name" value="McuPeripheral_119"/>
                                          <setting name="McuPeripheralName" value="EIM_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ69"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                    </array>
                                 </struct>
                                 <struct name="McuDcmGprConfiguration">
                                    <setting name="Name" value="McuDcmGprConfiguration"/>
                                    <setting name="McuDcmGprUnderMcuControl" value="false"/>
                                    <setting name="McuBootBaseAddress" value="0"/>
                                    <setting name="McuSIRC_TRIM_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuPMC_TRIM_RGM_DCF_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuFIRC_TRIM_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuDCM_SCAN_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuGlobalPadkeepingEnable" value="false"/>
                                 </struct>
                              </struct>
                           </array>
                           <array name="McuRamSectorSettingConf">
                              <struct name="0">
                                 <setting name="Name" value="McuRamSectorSettingConf_0"/>
                                 <setting name="McuRamSectorId" value="0"/>
                                 <setting name="McuRamDefaultValue" value="0"/>
                                 <setting name="McuRamSectionBaseAddress" value="541065216"/>
                                 <setting name="McuRamSectionSize" value="32768"/>
                                 <setting name="McuRamSectionWriteSize" value="8"/>
                                 <setting name="McuRamSectionBaseAddrLinkerSym" value=""/>
                                 <setting name="McuRamSectionSizeLinkerSym" value=""/>
                              </struct>
                           </array>
                           <struct name="McuResetConfig">
                              <setting name="Name" value="McuResetConfig"/>
                              <setting name="McuResetType" value="FunctionalReset"/>
                              <setting name="McuFuncResetEscThreshold" value="15"/>
                              <setting name="McuDestResetEscThreshold" value="0"/>
                              <struct name="McuResetSourcesConfig">
                                 <setting name="Name" value="McuResetSourcesConfig"/>
                                 <struct name="McuFCCU_RST_ResetSource">
                                    <setting name="Name" value="McuFCCU_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT0_RST_ResetSource">
                                    <setting name="Name" value="McuSWT0_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT1_RST_ResetSource">
                                    <setting name="Name" value="McuSWT1_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT2_RST_ResetSource">
                                    <setting name="Name" value="McuSWT2_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuJTAG_RST_ResetSource">
                                    <setting name="Name" value="McuJTAG_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuDEBUG_FUNC_ResetSource">
                                    <setting name="Name" value="McuDEBUG_FUNC_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                              </struct>
                           </struct>
                           <struct name="McuPowerControl">
                              <setting name="Name" value="McuPowerControl"/>
                              <struct name="McuPMC_Config">
                                 <setting name="Name" value="McuPMC_Config"/>
                                 <setting name="McuLVDIEEnable" value="false"/>
                                 <setting name="McuHVDIEEnable" value="false"/>
                                 <setting name="McuLMSMPSENEnable" value="false"/>
                                 <setting name="McuLVRBLPENEnable" value="false"/>
                                 <setting name="McuLPM25ENEnable" value="false"/>
                                 <setting name="McuFASTRECEnable" value="false"/>
                                 <setting name="McuLMBCTLENEnable" value="true"/>
                                 <setting name="McuSMPSConfSelect" value="15"/>
                                 <setting name="McuSMPSPeriod" value="0"/>
                                 <setting name="McuSMPSOnTime3V" value="0"/>
                                 <setting name="McuSMPSOnTime5V" value="0"/>
                                 <setting name="McuSMPSLPM15EN" value="false"/>
                                 <setting name="McuSMPSDitherEn" value="false"/>
                                 <setting name="McuSMPSDitherConf" value="0"/>
                              </struct>
                           </struct>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Mcl" uuid="03bff418-9947-4922-8d03-aa75b21cdcac" type="Mcl" type_id="Mcl" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Mcl">
                        <setting name="Name" value="Mcl"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <struct name="MclGeneral">
                           <setting name="Name" value="MclGeneral"/>
                           <setting name="MclEnableDevErrorDetect" value="true"/>
                           <setting name="Mcl_VersionInfoApi" value="true"/>
                           <setting name="MclEnableUserModeSupport" value="false"/>
                           <setting name="MclEnableMulticoreSupport" value="false"/>
                           <setting name="MclEcucPartitionRef" value="/EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0"/>
                           <setting name="MclEnableVirtualAddressMappingSupport" value="false"/>
                           <struct name="MclDma">
                              <setting name="Name" value="MclDma"/>
                              <setting name="MclEnableDma" value="false"/>
                           </struct>
                           <struct name="MclCache">
                              <setting name="Name" value="MclCache"/>
                              <setting name="MclEnableCache" value="false"/>
                           </struct>
                           <struct name="MclTrgMux">
                              <setting name="Name" value="MclTrgMux"/>
                              <setting name="MclEnableTrgMux" value="false"/>
                           </struct>
                           <struct name="MclEmiosCommon">
                              <setting name="Name" value="MclEmiosCommon"/>
                              <setting name="MclEnableEmiosCommon" value="true"/>
                           </struct>
                           <struct name="MclFlexioCommon">
                              <setting name="Name" value="MclFlexioCommon"/>
                              <setting name="MclEnableFlexioCommon" value="false"/>
                           </struct>
                           <struct name="MclLcuConfig">
                              <setting name="Name" value="MclLcu"/>
                              <setting name="MclEnableLcu" value="false"/>
                              <setting name="MclEnableLcuSyncFunc" value="false"/>
                              <setting name="MclEnableLcuAsyncFunc" value="false"/>
                           </struct>
                        </struct>
                        <struct name="MclConfig">
                           <setting name="Name" value="MclConfig"/>
                           <array name="MclVirtualMemorySection">
                              <struct name="0">
                                 <setting name="Name" value="MclVirtualMemorySection_0"/>
                                 <setting name="MclVirtualAddressStart" value="0"/>
                                 <setting name="MclVirtualAddressEnd" value="0xFF"/>
                                 <setting name="MclPhysicalAddressStart" value="0"/>
                                 <setting name="MclPhysicalAddressEnd" value="0xFF"/>
                              </struct>
                           </array>
                           <array name="dmaLogicInstance_ConfigType">
                              <struct name="0">
                                 <setting name="Name" value="dmaLogicInstance_ConfigType_0"/>
                                 <setting name="dmaLogicInstance_IdName" value="DMA_LOGIC_INST_0"/>
                                 <setting name="dmaLogicInstance_hwId" value="DMA_IP_HW_INST_0"/>
                                 <setting name="dmaLogicInstance_enDebug" value="false"/>
                                 <setting name="dmaLogicInstance_enRoundRobin" value="false"/>
                                 <setting name="dmaLogicInstance_enHaltAfterError" value="false"/>
                                 <setting name="dmaLogicInstance_enChLinking" value="false"/>
                                 <setting name="dmaLogicInstance_enGlMasterIdReplication" value="false"/>
                                 <setting name="dmaLogicInstance_EcucPartitionRef" value="/EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0"/>
                              </struct>
                           </array>
                           <array name="dmaLogicChannel_Type">
                              <struct name="0">
                                 <setting name="Name" value="dmaLogicChannel_Type_0"/>
                                 <setting name="dmaLogicChannel_LogicName" value="DMA_LOGIC_CH_0"/>
                                 <setting name="dmaLogicChannel_HwInstId" value="DMA_IP_HW_INST_0"/>
                                 <setting name="dmaLogicChannel_HwChId" value="DMA_IP_HW_CH_0"/>
                                 <setting name="dmaLogicChannel_InterruptCallback" value="NULL_PTR"/>
                                 <setting name="dmaLogicChannel_ErrorInterruptCallback" value="NULL_PTR"/>
                                 <setting name="dmaLogicChannel_EcucPartitionRef" value="/EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0"/>
                                 <setting name="dmaLogicChannel_EnableGlobalConfig" value="false"/>
                                 <setting name="dmaLogicChannel_EnableTransferConfig" value="false"/>
                                 <setting name="dmaLogicChannel_EnableScatterGather" value="false"/>
                                 <struct name="dmaLogicChannel_ConfigType">
                                    <setting name="Name" value="dmaLogicChannel_ConfigType"/>
                                    <struct name="dmaLogicChannel_GlobalConfigType">
                                       <setting name="Name" value="dmaLogicChannel_GlobalConfigType"/>
                                       <struct name="dmaLogicChannelConfig_GlobalControlType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalControlType"/>
                                          <setting name="dmaGlobalControl_enMasterIdReplication" value="false"/>
                                          <setting name="dmaGlobalControl_enBufferedWrites" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalRequestType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalRequestType"/>
                                          <setting name="dmaGlobalRequest_enDmaRequest" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalInterruptType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalInterruptType"/>
                                          <setting name="dmaGlobalInterrupt_enDmaErrorInterrupt" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalPriorityType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalPriorityType"/>
                                          <setting name="dmaGlobalPriority_GroupPriority" value="DMA_IP_GROUP_PRIO0"/>
                                          <setting name="dmaGlobalPriority_LevelPriority" value="DMA_IP_LEVEL_PRIO0"/>
                                          <setting name="dmaGlobalPriority_enPreemption" value="false"/>
                                          <setting name="dmaGlobalPriority_disPreempt" value="false"/>
                                       </struct>
                                    </struct>
                                    <struct name="dmaLogicChannel_TransferConfigType">
                                       <setting name="Name" value="dmaLogicChannel_TransferConfigType"/>
                                       <struct name="dmaLogicChannelConfig_TransferControlType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferControlType"/>
                                          <setting name="dmaLogicChannelConfig_enDmaMajorInterrupt" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enDmaHalfMajorInterrupt" value="false"/>
                                          <setting name="dmaLogicChannelConfig_disDmaAutoHwReq" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enEndOfPacketSignal" value="false"/>
                                          <setting name="dmaLogicChannelConfig_bandwidthControl" value="DMA_IP_BWC_ENGINE_NO_STALL"/>
                                          <setting name="dmaLogicChannelConfig_DestinationStoreAddressType" value=""/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferSourceType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferSourceType"/>
                                          <setting name="dmaLogicChannelConfig_SourceSignedOffsetType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_SourceLastAddressAdjustmentType" value="0"/>
                                          <setting name="dmaTransferConfig_TransferSizeType" value="DMA_IP_TRANSFER_SIZE_1_BYTE"/>
                                          <setting name="dmaLogicChannelConfig_SourceModuloType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferDestinationType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferDestinationType"/>
                                          <setting name="dmaLogicChannelConfig_DestinationSignedOffsetType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_DestinationLastAddressAdjustmentType" value="0"/>
                                          <setting name="dmaTransferConfig_TransferSizeType" value="DMA_IP_TRANSFER_SIZE_1_BYTE"/>
                                          <setting name="dmaLogicChannelConfig_DestinationModuloType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferMinorLoopType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferMinorLoopType"/>
                                          <setting name="dmaLogicChannelConfig_enSourceOffset" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enDestinationOffset" value="false"/>
                                          <setting name="dmaLogicChannelConfig_OffsetValueType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_enMinorLoopLinkCh" value="false"/>
                                          <setting name="dynamic_dmaLogicChannelConfig_MinorLoopLinkChValueType" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Type_0"/>
                                          <setting name="dmaLogicChannelConfig_MinorLoopSizeType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferMajorLoopType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferMajorLoopType"/>
                                          <setting name="dmaLogicChannelConfig_enMajorLoopLinkCh" value="false"/>
                                          <setting name="dynamic_dmaLogicChannelConfig_MajorLoopLinkChValueType" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Type_0"/>
                                          <setting name="dmaLogicChannelConfig_MajorLoopCountType" value="0"/>
                                       </struct>
                                    </struct>
                                    <struct name="dmaLogicChannel_ScatterGatherConfigType">
                                       <setting name="Name" value="dmaLogicChannel_ScatterGatherConfigType"/>
                                       <array name="dmaLogicChannelConfig_ScatterGatherArrayType"/>
                                    </struct>
                                 </struct>
                              </struct>
                           </array>
                           <array name="trgmuxInstaceList">
                              <struct name="0">
                                 <setting name="Name" value="trgmuxInstaceList_0"/>
                                 <setting name="trgmuxHardwareInstance" value="TRGMUX_IP_HW_INST_0"/>
                              </struct>
                           </array>
                           <array name="trgmuxLogicGroup">
                              <struct name="0">
                                 <setting name="Name" value="trgmuxLogicGroup_0"/>
                                 <setting name="trgmuxLogicGroupHardwareInstance" value="TRGMUX_IP_HW_INST_0"/>
                                 <setting name="trgmuxLogicGroup_Name" value="TRGMUX_IP_ADC12_0"/>
                                 <setting name="trgmuxLogicGroup_Lock" value="false"/>
                                 <array name="trgmuxLogicTrigger"/>
                              </struct>
                           </array>
                           <array name="EmiosCommon">
                              <struct name="0">
                                 <setting name="Name" value="EmiosCommon_2"/>
                                 <setting name="EmiosMclInstances" value="EMIOS_2"/>
                                 <setting name="EmiosMclEnableFreezState" value="true"/>
                                 <setting name="EmiosMclEnableGlobalTimeBase" value="true"/>
                                 <setting name="EmiosMclClkDivVal" value="1"/>
                                 <array name="EmiosCommonEcucPartitionRef"/>
                                 <array name="EmiosMclMasterBus">
                                    <struct name="0">
                                       <setting name="Name" value="EMIOS_2_MasteBusA"/>
                                       <setting name="EmiosMclMasterBusNumber" value="EMIOS_CH_23"/>
                                       <setting name="EmiosMclMasterBusModeType" value="MCB_UP_COUNTER"/>
                                       <setting name="EmiosMclDefaultPeriod" value="65534"/>
                                       <setting name="EmiosMclFirstOffsetValue" value="0"/>
                                       <setting name="EmiosMclMasterBusPrescaler" value="DIV_1"/>
                                       <setting name="EmiosMclMasterBusAltPrescaler" value="DIV_1"/>
                                       <setting name="EmiosMclChannelAllowDebugMode" value="true"/>
                                       <setting name="EmiosMclPwmExclusiveAccess" value="true"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="FlexioCommon">
                              <struct name="0">
                                 <setting name="Name" value="FlexioCommon_0"/>
                                 <setting name="FlexioMclInstances" value="FLEXIO_0"/>
                                 <setting name="FlexioDebugEnable" value="false"/>
                                 <array name="FlexioMclLogicChannels">
                                    <struct name="0">
                                       <setting name="Name" value="FlexioMclLogicChannels_0"/>
                                       <setting name="FlexioMclChannelId" value="CHANNEL_0"/>
                                       <setting name="FlexioMclPinId" value="PIN_0"/>
                                       <setting name="FlexioMclAddPinEnable" value="false"/>
                                       <setting name="FlexioMclAddPinId" value="PIN_0"/>
                                       <setting name="FlexioMclAddChannelEnable" value="false"/>
                                       <setting name="FlexioMclAddChannelId" value="CHANNEL_0"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="lcuConfiguration">
                              <struct name="0">
                                 <setting name="Name" value="lcuConfiguration"/>
                                 <array name="lcuInstanceCfg">
                                    <struct name="0">
                                       <setting name="Name" value="lcuInstanceCfg_0"/>
                                       <setting name="lcuLogicInstance_LogicName" value="LCU_LOGIC_INSTANCE_0"/>
                                       <setting name="lcuLogicInstance_HwInstID" value="LCU_IP_HW_INST_0"/>
                                       <setting name="lcuLogicInstance_OperationMode" value="INTERRUPT"/>
                                       <setting name="lcuLogicCell_UsingForceSignal" value="false"/>
                                       <setting name="lcuLogicCell_UsingSyncSignal" value="false"/>
                                       <array name="lcuLogicCellCfg_lst">
                                          <struct name="0">
                                             <setting name="Name" value="lcuLogicCellCfg_lst_0"/>
                                             <setting name="lcuLogicCell_HwLcID" value="LCU_IP_HW_LC_0"/>
                                             <setting name="lcuLogicCell_EcucPartitionRef" value="/EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0"/>
                                             <setting name="lcuLogicCell_forceFilter" value="0"/>
                                             <setting name="lcuLogicCell_usingCombinationalForcePath" value="false"/>
                                             <setting name="lcuLogicCell_usingForcePolarity" value="false"/>
                                             <setting name="lcuLogicCell_SwSyncSel" value="LCU_IP_SYNC_SEL_INPUT0"/>
                                             <array name="lcuLogicCell_ForceSignalCfg">
                                                <struct name="0">
                                                   <setting name="Name" value="lcuLogicCell_ForceSignalCfg_0"/>
                                                   <setting name="lcuLogicCell_ForceSignalSelect" value="LCU_IP_FORCE_SEL_INPUT0"/>
                                                   <setting name="lcuLogicCell_combEnable" value="false"/>
                                                   <setting name="lcuLogicCell_forcePol" value="false"/>
                                                </struct>
                                             </array>
                                          </struct>
                                       </array>
                                    </struct>
                                 </array>
                                 <array name="mclLcuInputConfiguration">
                                    <struct name="0">
                                       <setting name="Name" value="mclLcuInputConfiguration_0"/>
                                       <setting name="lcuLogicInput_LogicName" value="LCU_LOGIC_INPUT_0"/>
                                       <setting name="lcuLogicInput_HwInstID" value="LCU_IP_HW_INST_0"/>
                                       <setting name="lcuLogicInput_HwLcID" value="LCU_IP_HW_LC_0"/>
                                       <setting name="lcuLogicInput_HwInputID" value="LCU_IP_HW_INPUT_0"/>
                                       <setting name="lcuLogicInput_MuxSelect" value="LCU_IP_MUX_SEL_LOGIC_0"/>
                                       <setting name="lcuLogicInput_UsingSwOverride" value="false"/>
                                       <setting name="lcuLogicInput_SwOverrideMode" value="LCU_IP_SW_SYNC_IMMEDIATE"/>
                                       <setting name="lcuLogicInput_SwOverrideValue" value="LCU_IP_SW_OVERRIDE_LOGIC_LOW"/>
                                    </struct>
                                 </array>
                                 <array name="mclLcuOutputConfiguration">
                                    <struct name="0">
                                       <setting name="Name" value="mclLcuOutputConfiguration_0"/>
                                       <setting name="lcuLogicOutput_LogicName" value="LCU_LOGIC_OUTPUT_0"/>
                                       <setting name="lcuLogicOutput_HwInstID" value="LCU_IP_HW_INST_0"/>
                                       <setting name="lcuLogicOutput_HwLcID" value="LCU_IP_HW_LC_0"/>
                                       <setting name="lcuLogicOutput_HwOutputID" value="LCU_IP_HW_OUTPUT_0"/>
                                       <setting name="lcuLogicOutput_LutControl" value="0"/>
                                       <setting name="lcuLogicOutput_LutRiseFilter" value="0"/>
                                       <setting name="lcuLogicOutput_LutFallFilter" value="0"/>
                                       <setting name="lcuLogicOutput_InterruptCallback" value="NULL_PTR"/>
                                       <setting name="lcuLogicOutput_DebugMode" value="false"/>
                                       <setting name="lcuLogicOutput_InvertOutput" value="false"/>
                                       <setting name="lcuLogicOutput_LutDmaEnable" value="false"/>
                                       <setting name="lcuLogicOutput_LutIntEnable" value="false"/>
                                       <setting name="lcuLogicOutput_UsingForceSignal" value="false"/>
                                       <struct name="lcuLogicOutput_ForceSignalConfiguration">
                                          <setting name="Name" value="lcuLogicOutput_ForceSignalConfiguration"/>
                                          <setting name="lcuLogicOutput_ForceClearMode" value="LCU_IP_CLEAR_FORCE_SIGNAL_IMMEDIATE"/>
                                          <setting name="lcuLogicOutput_ForceSyncSelect" value="LCU_IP_SYNC_SEL_INPUT0"/>
                                          <setting name="lcuLogicOutput_ForceDmaEnable" value="false"/>
                                          <setting name="lcuLogicOutput_ForceIntEnable" value="false"/>
                                          <array name="lcuLogicOutput_ForceSignalSelect">
                                             <struct name="0">
                                                <setting name="Name" value="lcuLogicOutput_ForceSignalSelect_0"/>
                                                <setting name="lcuLogicOutput_ForceSignal" value="LCU_IP_FORCE_SEL_INPUT0"/>
                                                <setting name="lcuLogicOutput_ForceSignalAffect" value="false"/>
                                             </struct>
                                          </array>
                                       </struct>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Pwm" uuid="526b3a78-2a40-44d8-8b07-a437e5bfec4f" type="Pwm" type_id="Pwm" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Pwm">
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <struct name="PwmGeneral">
                           <setting name="Name" value="PwmGeneral"/>
                           <setting name="PwmMulticoreEnabled" value="false"/>
                           <setting name="PwmDevErrorDetect" value="true"/>
                           <setting name="PwmDutycycleUpdatedEndperiod" value="false"/>
                           <setting name="PwmPeriodUpdatedEndperiod" value="true"/>
                           <setting name="PwmNotificationSupported" value="false"/>
                           <setting name="PwmEnableUserModeSupport" value="false"/>
                           <array name="PwmLowPowerStatesSupport"/>
                           <array name="PwmPowerStateAsynchTransitionMode"/>
                           <setting name="PwmEnableDualClockMode" value="false"/>
                           <setting name="PwmMultiChannelSync" value="false"/>
                           <setting name="PwmIndex" value="0"/>
                           <array name="PwmEcucPartitionRef"/>
                           <array name="PwmKernelEcucPartitionRef"/>
                           <array name="PwmPowerStateConfig"/>
                        </struct>
                        <struct name="PwmChannelConfigSet">
                           <array name="PwmChannel">
                              <struct name="0">
                                 <setting name="Name" value="PwmChannel_0"/>
                                 <setting name="PwmChannelId" value="1"/>
                                 <setting name="PwmHwChannel" value="/Pwm/Pwm/PwmChannelConfigSet/PwmEmios_0/PwmEmiosChannels_0"/>
                                 <array name="PwmChannelClass">
                                    <setting name="0" value="PWM_FIXED_PERIOD"/>
                                 </array>
                                 <setting name="PwmPeriodInTicks" value="true"/>
                                 <setting name="PwmPeriodDefault" value="65534"/>
                                 <setting name="PwmDutycycleDefault" value="16384"/>
                                 <setting name="PwmPolarity" value="PWM_HIGH"/>
                                 <setting name="PwmIdleState" value="PWM_LOW"/>
                                 <array name="PwmNotification">
                                    <setting name="0" value="NULL_PTR"/>
                                 </array>
                                 <setting name="PwmMcuClockReferencePoint" value="/Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK"/>
                                 <array name="PwmChannelEcucPartitionRef"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="greenLED_PWM_Channel"/>
                                 <setting name="PwmChannelId" value="0"/>
                                 <setting name="PwmHwChannel" value="/Pwm/Pwm/PwmChannelConfigSet/PwmEmios_2/PwmEmiosChannels_15"/>
                                 <array name="PwmChannelClass">
                                    <setting name="0" value="PWM_FIXED_PERIOD"/>
                                 </array>
                                 <setting name="PwmPeriodInTicks" value="true"/>
                                 <setting name="PwmPeriodDefault" value="65534"/>
                                 <setting name="PwmDutycycleDefault" value="16384"/>
                                 <setting name="PwmPolarity" value="PWM_HIGH"/>
                                 <setting name="PwmIdleState" value="PWM_LOW"/>
                                 <array name="PwmNotification"/>
                                 <setting name="PwmMcuClockReferencePoint" value="/Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK"/>
                                 <array name="PwmChannelEcucPartitionRef"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="PwmChannel_2"/>
                                 <setting name="PwmChannelId" value="2"/>
                                 <setting name="PwmHwChannel" value="/Pwm/Pwm/PwmChannelConfigSet/PwmEmios_1/PwmEmiosChannels_0"/>
                                 <array name="PwmChannelClass"/>
                                 <setting name="PwmPeriodInTicks" value="true"/>
                                 <setting name="PwmPeriodDefault" value="1"/>
                                 <setting name="PwmDutycycleDefault" value="16384"/>
                                 <setting name="PwmPolarity" value="PWM_HIGH"/>
                                 <setting name="PwmIdleState" value="PWM_LOW"/>
                                 <array name="PwmNotification"/>
                                 <setting name="PwmMcuClockReferencePoint" value="/Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK"/>
                                 <array name="PwmChannelEcucPartitionRef"/>
                              </struct>
                           </array>
                           <array name="PwmEmios">
                              <struct name="0">
                                 <setting name="Name" value="PwmEmios_0"/>
                                 <setting name="PwmHwInstance" value="Emios_0"/>
                                 <array name="PwmEmiosChannels">
                                    <struct name="0">
                                       <setting name="Name" value="PwmEmiosChannels_0"/>
                                       <setting name="EmiosChId" value="CH_0"/>
                                       <setting name="EmiosChMode" value="EMIOS_PWM_IP_MODE_OPWFMB"/>
                                       <setting name="EmiosChFlagGeneration" value="Trailing_Edge"/>
                                       <setting name="EmiosChCounterBus" value="EMIOS_PWM_IP_BUS_INTERNAL"/>
                                       <array name="PwmEmiosBusRef"/>
                                       <setting name="EmiosChFreeze" value="false"/>
                                       <setting name="EmiosChOutputDisable" value="EMIOS_PWM_IP_OUTPUT_DISABLE_NONE"/>
                                       <setting name="EmiosChPrescaler" value="EMIOS_PWM_IP_CLOCK_DIV_2"/>
                                       <setting name="EmiosChPrescalerAlternate" value="EMIOS_PWM_IP_CLOCK_DIV_2"/>
                                       <setting name="EmiosChPrescalerSource" value="EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK"/>
                                       <setting name="EmiosChInterrupt" value="EMIOS_PWM_IP_NOTIFICATION_DISABLED"/>
                                       <setting name="EmiosChPhaseShift" value="0"/>
                                       <setting name="EmiosChTrigger" value="0"/>
                                       <setting name="EmiosChDeadtime" value="0"/>
                                    </struct>
                                 </array>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="PwmEmios_1"/>
                                 <setting name="PwmHwInstance" value="Emios_1"/>
                                 <array name="PwmEmiosChannels">
                                    <struct name="0">
                                       <setting name="Name" value="PwmEmiosChannels_0"/>
                                       <setting name="EmiosChId" value="CH_0"/>
                                       <setting name="EmiosChMode" value="EMIOS_PWM_IP_MODE_OPWFMB"/>
                                       <setting name="EmiosChFlagGeneration" value="Trailing_Edge"/>
                                       <setting name="EmiosChCounterBus" value="EMIOS_PWM_IP_BUS_INTERNAL"/>
                                       <array name="PwmEmiosBusRef"/>
                                       <setting name="EmiosChFreeze" value="false"/>
                                       <setting name="EmiosChOutputDisable" value="EMIOS_PWM_IP_OUTPUT_DISABLE_NONE"/>
                                       <setting name="EmiosChPrescaler" value="EMIOS_PWM_IP_CLOCK_DIV_2"/>
                                       <setting name="EmiosChPrescalerAlternate" value="EMIOS_PWM_IP_CLOCK_DIV_2"/>
                                       <setting name="EmiosChPrescalerSource" value="EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK"/>
                                       <setting name="EmiosChInterrupt" value="EMIOS_PWM_IP_NOTIFICATION_DISABLED"/>
                                       <setting name="EmiosChPhaseShift" value="0"/>
                                       <setting name="EmiosChTrigger" value="0"/>
                                       <setting name="EmiosChDeadtime" value="0"/>
                                    </struct>
                                 </array>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="PwmEmios_2"/>
                                 <setting name="PwmHwInstance" value="Emios_2"/>
                                 <array name="PwmEmiosChannels">
                                    <struct name="0">
                                       <setting name="Name" value="PwmEmiosChannels_15"/>
                                       <setting name="EmiosChId" value="CH_15"/>
                                       <setting name="EmiosChMode" value="EMIOS_PWM_IP_MODE_OPWMB"/>
                                       <setting name="EmiosChFlagGeneration" value="Trailing_Edge"/>
                                       <setting name="EmiosChCounterBus" value="EMIOS_PWM_IP_BUS_A"/>
                                       <array name="PwmEmiosBusRef">
                                          <setting name="0" value="/Mcl/Mcl/MclConfig/EmiosCommon_2/EMIOS_2_MasteBusA"/>
                                       </array>
                                       <setting name="EmiosChFreeze" value="false"/>
                                       <setting name="EmiosChOutputDisable" value="EMIOS_PWM_IP_OUTPUT_DISABLE_NONE"/>
                                       <setting name="EmiosChPrescaler" value="EMIOS_PWM_IP_CLOCK_DIV_1"/>
                                       <setting name="EmiosChPrescalerAlternate" value="EMIOS_PWM_IP_CLOCK_DIV_1"/>
                                       <setting name="EmiosChPrescalerSource" value="EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK"/>
                                       <setting name="EmiosChInterrupt" value="EMIOS_PWM_IP_NOTIFICATION_DISABLED"/>
                                       <setting name="EmiosChPhaseShift" value="0"/>
                                       <setting name="EmiosChTrigger" value="0"/>
                                       <setting name="EmiosChDeadtime" value="0"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="PwmFlexio"/>
                           <array name="FlexPwm"/>
                           <setting name="Name" value="PwmChannelConfigSet"/>
                        </struct>
                        <struct name="PwmConfigurationOfOptApiServices">
                           <setting name="Name" value="PwmConfigurationOfOptApiServices"/>
                           <setting name="PwmDeInitApi" value="true"/>
                           <setting name="PwmGetOutputState" value="false"/>
                           <setting name="PwmSetDutyCycle" value="true"/>
                           <setting name="PwmSetOutputToIdle" value="false"/>
                           <setting name="PwmSetPeriodAndDuty" value="false"/>
                           <setting name="PwmVersionInfoApi" value="false"/>
                           <setting name="PwmGetChannelStateApi" value="false"/>
                           <setting name="PwmSetDutyCycle_NoUpdate" value="false"/>
                           <setting name="PwmSetPeriodAndDuty_NoUpdate" value="false"/>
                           <setting name="PwmSetPhaseShift" value="false"/>
                           <setting name="PwmSetPhaseShift_NoUpdate" value="false"/>
                           <setting name="PwmSetDutyPhaseShift" value="false"/>
                           <setting name="PwmSetChannelDeadTime" value="false"/>
                           <setting name="PwmEmiosFastUpdateApi" value="false"/>
                           <setting name="PwmSetCounterBusApi" value="false"/>
                           <setting name="PwmSetChannelOutputApi" value="false"/>
                           <setting name="PwmSetTriggerDelayApi" value="false"/>
                        </struct>
                        <struct name="CommonPublishedInformation" quick_selection="Default">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="121"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix">
                              <setting name="0" value=""/>
                           </array>
                           <setting name="VendorId" value="43"/>
                        </struct>
                        <setting name="Name" value="Pwm"/>
                     </config_set>
                  </instance>
               </instances>
            </functional_group>
         </functional_groups>
         <components>
            <component name="system" uuid="0027fa2e-7e79-4018-ac08-926b2ad020c4" type_id="system">
               <config_set_global name="SystemModel">
                  <setting name="Name" value="SystemModel"/>
                  <setting name="EcvdGenerationMethod" value="INDIVIDUAL"/>
                  <setting name="EcvdOutputPath" value=""/>
                  <setting name="EcvdGenerationTrigger" value="Generate Configuration"/>
                  <setting name="SyncFunctionalGroups" value="true"/>
                  <setting name="IgnoreComponentSuffix" value="true"/>
                  <setting name="ComponentGenerationMethod" value="FunctionalGroups"/>
                  <setting name="DefaultFunctionalGroup" value="MBDT"/>
                  <struct name="PostBuildSelectable" quick_selection="Default">
                     <setting name="Name" value="PostBuildSelectable"/>
                     <array name="PredefinedVariants">
                        <struct name="0">
                           <setting name="Name" value="MBDT"/>
                           <setting name="Path" value="/system/SystemModel/PostBuildSelectable/MBDT"/>
                           <array name="PostBuildVariantCriterionValues"/>
                        </struct>
                     </array>
                  </struct>
                  <struct name="Criterions" quick_selection="Default">
                     <setting name="Name" value="Criterions"/>
                     <array name="PostBuildVariantCriterions"/>
                  </struct>
               </config_set_global>
            </component>
         </components>
      </periphs>
   </tools>
</configuration>