0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.sim/sim_1/behav/xsim/glbl.v,1728312022,verilog,,,,glbl,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sim_1/new/testbenchpart1.sv,1728421096,systemVerilog,,,,testbenchpart1,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/control.sv,1728399853,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/cpu.sv,,control,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/cpu.sv,1728317931,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/cpu_to_io.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/databusmux.sv,,cpu_to_io,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/hex_driver.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/instantiate_ram.sv,,hex_driver,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/instantiate_ram.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/load_reg.sv,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/load_reg.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/mdr_mux.sv,,load_reg,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/memory.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/muxPC.sv,,memory,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/processor_top.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/reg_file.sv,,processor_top,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/slc3.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/sync.sv,,slc3,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/sync.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/test_memory.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/test_memory.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/two_one_mux.sv,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/types.sv,test_memory,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/types.sv,1728312022,verilog,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/ALU.sv,,,SLC3_TYPES,,,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/ALU.sv,1728406462,systemVerilog,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sim_1/new/testbenchpart1.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/control.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/cpu.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/cpu_to_io.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/hex_driver.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/instantiate_ram.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/load_reg.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/memory.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/processor_top.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/slc3.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/sync.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/test_memory.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/ben.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/databusmux.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/four_one_mux.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/mdr_mux.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/muxPC.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/reg_file.sv;C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/two_one_mux.sv,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/ben.sv,,$unit_ALU_sv_1855752848;ALU,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/ben.sv,1728416594,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/control.sv,,ben,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/databusmux.sv,1728397432,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/four_one_mux.sv,,databusmux,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/four_one_mux.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/hex_driver.sv,,four_one_mux,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/mdr_mux.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/memory.sv,,mdr_mux,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/muxPC.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/processor_top.sv,,muxPC,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/reg_file.sv,1728316771,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/imports/srcs/slc3.sv,,reg_file,,uvm,,,,,,
C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sources_1/new/two_one_mux.sv,1728312022,systemVerilog,,C:/Users/kb40/Desktop/ECE385/lab5/adder2/adder2.srcs/sim_1/new/testbenchpart1.sv,,two_one_mux,,uvm,,,,,,
