// Seed: 3426335120
module module_0 #(
    parameter id_1 = 32'd86
) ();
  assign module_1.id_3 = 0;
  wire _id_1;
  wire [-1 : id_1] id_2;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input uwire id_5
);
  final $clog2(55);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd92,
    parameter id_4 = 32'd47
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  inout wire _id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1] = 1;
  wire [1 'b0 ==  id_4 : id_3] id_5;
  module_0 modCall_1 ();
endmodule
