/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	//compatible = "ck,rv32xsoc";
	//model = "ck,rv32xsoc";

	chosen {
		//bootargs = "";
		//stdout-path = "";
	};
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <50000000>;
		CPU0:cpu@0 {
			device_type = "cpu";
			reg = <0>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv32ima";
			mmu-type = "riscv,sv32";
			clock-frequency = <50000000>;
			CPU0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};
	};
	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x04000000>;
	};

	plic0: interrupt-controller@c000000 {
		#interrupt-cells = <1>;
		compatible = "sifive,plic-1.0.0";
		reg = <0x0 0xc000000 0x0 0x4000000>;
		riscv,ndev = <53>;
		interrupt-controller;
		interrupts-extended = <
			&cpu0_intc 0xffffffff
			&cpu1_intc 0xffffffff &cpu1_intc 9
			&cpu2_intc 0xffffffff &cpu2_intc 9
			&cpu3_intc 0xffffffff &cpu3_intc 9
			&cpu4_intc 0xffffffff &cpu4_intc 9>;
	};
	plic0: interrupt-controller@c000000 {
		#interrupt-cells = <1>;
		interrupt-controller;
		compatible = "riscv,plic0";
		reg = <0xC000000 0x4000000>;
		interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 0xffffffff>,
					<&cpu1_intc 11>, <&cpu1_intc 0xffffffff>;
		riscv,ndev = <65>;
		riscv,max-priority = <7>;
	};

	clint0: clint@2000000 {
		#interrupt-cells = <1>;
		compatible = "riscv,clint0";
		reg = <0x2000000 0xC000>;
		interrupts-extended =  <&cpu0_intc 3 &cpu0_intc 7
					&cpu1_intc 3 &cpu1_intc 7>;
		clocks = <&sysctl K210_CLK_ACLK>;
	};



	mmc@40001000 {
		status = "okay";
		compatible = "mmc-spi-slot";
		reg = <0x40001000 0x1000>;
		spi-max-frequency = <25000000>;
		voltage-ranges = <3300 3300>;
        interrupts = <4>;
		interrupt-parent = <&plic0>;
	};
};