#define GOP0_UDMA_BKA4DF 0x0149BE00

//Page GOP0_UDMA_BKA4DF
#define REG_0004_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x004)
    #define REG_0004_GOP0_UDMA_BKA4DF_REG_CE_DE_BYPASS_EN Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0008_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x008)
    #define REG_0008_GOP0_UDMA_BKA4DF_REG_SW_LCNT_EN Fld(8,0,AC_FULLB0)//[7:0]
#define REG_000C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x00C)
    #define REG_000C_GOP0_UDMA_BKA4DF_REG_SW_LCNT Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0010_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x010)
    #define REG_0010_GOP0_UDMA_BKA4DF_REG_CE_USER_MODE Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0014_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x014)
    #define REG_0014_GOP0_UDMA_BKA4DF_REG_CE_INTLV_MD_EN Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0018_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x018)
    #define REG_0018_GOP0_UDMA_BKA4DF_REG_8BIT_TR_LSC Fld(8,0,AC_FULLB0)//[7:0]
#define REG_001C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x01C)
    #define REG_001C_GOP0_UDMA_BKA4DF_REG_8BIT_MODE_EN Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0020_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x020)
    #define REG_0020_GOP0_UDMA_BKA4DF_REG_CE_DE_BP_MD_FILL_MSB Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0024_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x024)
    #define REG_0024_GOP0_UDMA_BKA4DF_REG_CE_DE_TR_ROUND_MD Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0028_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x028)
    #define REG_0028_GOP0_UDMA_BKA4DF_REG_CE_DE_TR_ROUND_ZERO Fld(8,0,AC_FULLB0)//[7:0]
#define REG_002C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x02C)
    #define REG_002C_GOP0_UDMA_BKA4DF_REG_EG3_NEW_MODE_EN Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0030_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x030)
    #define REG_0030_GOP0_UDMA_BKA4DF_REG_HA6BA_PATCH Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0034_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x034)
    #define REG_0034_GOP0_UDMA_BKA4DF_REG_NEW_MINMAX Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0038_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x038)
    #define REG_0038_GOP0_UDMA_BKA4DF_REG_6BIT_TR_CROSS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0040_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x040)
    #define REG_0040_GOP0_UDMA_BKA4DF_REG_RANGE_LIMIT_MIN_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0044_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x044)
    #define REG_0044_GOP0_UDMA_BKA4DF_REG_RANGE_LIMIT_MIN_1 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0048_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x048)
    #define REG_0048_GOP0_UDMA_BKA4DF_REG_RANGE_LIMIT_MAX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_004C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x04C)
    #define REG_004C_GOP0_UDMA_BKA4DF_REG_RANGE_LIMIT_MAX_1 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0050_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x050)
    #define REG_0050_GOP0_UDMA_BKA4DF_REG_RANGE_LIMIT_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0050_GOP0_UDMA_BKA4DF_REG_RANGE_LIMIT_FLAG_CLR Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0050_GOP0_UDMA_BKA4DF_REG_RANGE_LIMIT_MIN_HIT Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0050_GOP0_UDMA_BKA4DF_REG_RANGE_LIMIT_MAX_HIT Fld(1,3,AC_MSKB0)//[3:3]
#define REG_0054_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x054)
    #define REG_0054_GOP0_UDMA_BKA4DF_REG_REQ_PREULTRA_LV Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0054_GOP0_UDMA_BKA4DF_REG_REQ_PREULTRA_MASK Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0054_GOP0_UDMA_BKA4DF_REG_REQ_ULTRA_LV Fld(7,8,AC_MSKB1)//[14:8]
    #define REG_0054_GOP0_UDMA_BKA4DF_REG_REQ_ULTRA_MASK Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0058_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x058)
    #define REG_0058_GOP0_UDMA_BKA4DF_REG_REQ_URGENT_LV Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0058_GOP0_UDMA_BKA4DF_REG_REQ_URGENT_MASK Fld(1,7,AC_MSKB0)//[7:7]
#define REG_0074_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x074)
    #define REG_0074_GOP0_UDMA_BKA4DF_REG_CFG_RID_BIT Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0074_GOP0_UDMA_BKA4DF_REG_RID_INIT_INTL_EN Fld(1,4,AC_MSKB0)//[4:4]
#define REG_0078_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x078)
    #define REG_0078_GOP0_UDMA_BKA4DF_REG_CFG_BUF_QD Fld(14,0,AC_MSKW10)//[13:0]
#define REG_007C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x07C)
    #define REG_007C_GOP0_UDMA_BKA4DF_REG_RB_BUF_MAX_QD Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0080_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x080)
    #define REG_0080_GOP0_UDMA_BKA4DF_REG_PLN_PRIORITY_SEL Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0084_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x084)
    #define REG_0084_GOP0_UDMA_BKA4DF_REG_CROP_BYPASS Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0088_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x088)
    #define REG_0088_GOP0_UDMA_BKA4DF_REG_ADR_ARB_LBL_MODE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0088_GOP0_UDMA_BKA4DF_REG_DAT_ARB_LBL_MODE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0088_GOP0_UDMA_BKA4DF_REG_ADR_ARB_RR_MODE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0088_GOP0_UDMA_BKA4DF_REG_DAT_ARB_RR_MODE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0088_GOP0_UDMA_BKA4DF_REG_SUM_CNT_MASK_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_008C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x08C)
    #define REG_008C_GOP0_UDMA_BKA4DF_REG_PLN_PRIORITY_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_008C_GOP0_UDMA_BKA4DF_REG_PLN_PRIORITY_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0090_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x090)
    #define REG_0090_GOP0_UDMA_BKA4DF_REG_PLN_PRIORITY_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0090_GOP0_UDMA_BKA4DF_REG_PLN_PRIORITY_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0094_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x094)
    #define REG_0094_GOP0_UDMA_BKA4DF_REG_PLN_PRIORITY_4 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0094_GOP0_UDMA_BKA4DF_REG_PLN_PRIORITY_5 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0098_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x098)
    #define REG_0098_GOP0_UDMA_BKA4DF_REG_PLN_PRIORITY_6 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0098_GOP0_UDMA_BKA4DF_REG_PLN_PRIORITY_7 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0B8)
    #define REG_00B8_GOP0_UDMA_BKA4DF_REG_PATGEN_EN Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B8_GOP0_UDMA_BKA4DF_REG_PATGEN_SEL Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00BC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0BC)
    #define REG_00BC_GOP0_UDMA_BKA4DF_REG_PATGEN_STEP Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00BC_GOP0_UDMA_BKA4DF_REG_PATGEN_TIMING_SEL Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0C0)
    #define REG_00C0_GOP0_UDMA_BKA4DF_REG_PATGEN_HSIZE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0C4)
    #define REG_00C4_GOP0_UDMA_BKA4DF_REG_PATGEN_HSIZE_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0C8)
    #define REG_00C8_GOP0_UDMA_BKA4DF_REG_PATGEN_HSIZE_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00CC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0CC)
    #define REG_00CC_GOP0_UDMA_BKA4DF_REG_PATGEN_HSIZE_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0D0)
    #define REG_00D0_GOP0_UDMA_BKA4DF_REG_PATGEN_HSIZE_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0D4)
    #define REG_00D4_GOP0_UDMA_BKA4DF_REG_PATGEN_HSIZE_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0D8)
    #define REG_00D8_GOP0_UDMA_BKA4DF_REG_PATGEN_HSIZE_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00DC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0DC)
    #define REG_00DC_GOP0_UDMA_BKA4DF_REG_PATGEN_HSIZE_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00E0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0E0)
    #define REG_00E0_GOP0_UDMA_BKA4DF_REG_PATGEN_VSIZE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00E4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0E4)
    #define REG_00E4_GOP0_UDMA_BKA4DF_REG_PATGEN_VSIZE_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00E8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0E8)
    #define REG_00E8_GOP0_UDMA_BKA4DF_REG_PATGEN_VSIZE_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00EC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0EC)
    #define REG_00EC_GOP0_UDMA_BKA4DF_REG_PATGEN_VSIZE_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0F0)
    #define REG_00F0_GOP0_UDMA_BKA4DF_REG_PATGEN_VSIZE_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0F4)
    #define REG_00F4_GOP0_UDMA_BKA4DF_REG_PATGEN_VSIZE_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0F8)
    #define REG_00F8_GOP0_UDMA_BKA4DF_REG_PATGEN_VSIZE_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00FC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x0FC)
    #define REG_00FC_GOP0_UDMA_BKA4DF_REG_PATGEN_VSIZE_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0100_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x100)
    #define REG_0100_GOP0_UDMA_BKA4DF_REG_SW_RST Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0100_GOP0_UDMA_BKA4DF_REG_SW_RST_F Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0100_GOP0_UDMA_BKA4DF_REG_SW_RST_M Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0100_GOP0_UDMA_BKA4DF_REG_USR_SW_RST_MASK Fld(1,3,AC_MSKB0)//[3:3]
#define REG_0120_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x120)
    #define REG_0120_GOP0_UDMA_BKA4DF_REG_USR2CORE_CMD_RDY Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0120_GOP0_UDMA_BKA4DF_REG_CORE2USR_CMD_ACK Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0124_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x124)
    #define REG_0124_GOP0_UDMA_BKA4DF_REG_USR2CORE_ACK Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0124_GOP0_UDMA_BKA4DF_REG_CORE2USR_RDY Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0128_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x128)
    #define REG_0128_GOP0_UDMA_BKA4DF_REG_VS_NO_ACK_RB Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0140_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x140)
    #define REG_0140_GOP0_UDMA_BKA4DF_REG_ADDR_H_DEAL_NUM_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0144_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x144)
    #define REG_0144_GOP0_UDMA_BKA4DF_REG_ADDR_H_DEAL_NUM_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0148_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x148)
    #define REG_0148_GOP0_UDMA_BKA4DF_REG_ADDR_H_DEAL_NUM_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_014C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x14C)
    #define REG_014C_GOP0_UDMA_BKA4DF_REG_ADDR_H_DEAL_NUM_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0150_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x150)
    #define REG_0150_GOP0_UDMA_BKA4DF_REG_ADDR_H_DEAL_NUM_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0154_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x154)
    #define REG_0154_GOP0_UDMA_BKA4DF_REG_ADDR_H_DEAL_NUM_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0158_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x158)
    #define REG_0158_GOP0_UDMA_BKA4DF_REG_ADDR_H_DEAL_NUM_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_015C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x15C)
    #define REG_015C_GOP0_UDMA_BKA4DF_REG_ADDR_H_DEAL_NUM_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0160_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x160)
    #define REG_0160_GOP0_UDMA_BKA4DF_REG_DAT_H_DEAL_NUM_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0164_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x164)
    #define REG_0164_GOP0_UDMA_BKA4DF_REG_DAT_H_DEAL_NUM_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0168_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x168)
    #define REG_0168_GOP0_UDMA_BKA4DF_REG_DAT_H_DEAL_NUM_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_016C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x16C)
    #define REG_016C_GOP0_UDMA_BKA4DF_REG_DAT_H_DEAL_NUM_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0170_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x170)
    #define REG_0170_GOP0_UDMA_BKA4DF_REG_DAT_H_DEAL_NUM_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0174_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x174)
    #define REG_0174_GOP0_UDMA_BKA4DF_REG_DAT_H_DEAL_NUM_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x178)
    #define REG_0178_GOP0_UDMA_BKA4DF_REG_DAT_H_DEAL_NUM_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_017C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x17C)
    #define REG_017C_GOP0_UDMA_BKA4DF_REG_DAT_H_DEAL_NUM_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x180)
    #define REG_0180_GOP0_UDMA_BKA4DF_REG_ADDR_V_DEAL_NUM_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x184)
    #define REG_0184_GOP0_UDMA_BKA4DF_REG_ADDR_V_DEAL_NUM_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x188)
    #define REG_0188_GOP0_UDMA_BKA4DF_REG_ADDR_V_DEAL_NUM_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x18C)
    #define REG_018C_GOP0_UDMA_BKA4DF_REG_ADDR_V_DEAL_NUM_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0190_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x190)
    #define REG_0190_GOP0_UDMA_BKA4DF_REG_ADDR_V_DEAL_NUM_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0194_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x194)
    #define REG_0194_GOP0_UDMA_BKA4DF_REG_ADDR_V_DEAL_NUM_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0198_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x198)
    #define REG_0198_GOP0_UDMA_BKA4DF_REG_ADDR_V_DEAL_NUM_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x19C)
    #define REG_019C_GOP0_UDMA_BKA4DF_REG_ADDR_V_DEAL_NUM_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1A0)
    #define REG_01A0_GOP0_UDMA_BKA4DF_REG_DAT_V_DEAL_NUM_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1A4)
    #define REG_01A4_GOP0_UDMA_BKA4DF_REG_DAT_V_DEAL_NUM_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1A8)
    #define REG_01A8_GOP0_UDMA_BKA4DF_REG_DAT_V_DEAL_NUM_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1AC)
    #define REG_01AC_GOP0_UDMA_BKA4DF_REG_DAT_V_DEAL_NUM_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1B0)
    #define REG_01B0_GOP0_UDMA_BKA4DF_REG_DAT_V_DEAL_NUM_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1B4)
    #define REG_01B4_GOP0_UDMA_BKA4DF_REG_DAT_V_DEAL_NUM_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1B8)
    #define REG_01B8_GOP0_UDMA_BKA4DF_REG_DAT_V_DEAL_NUM_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01BC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1BC)
    #define REG_01BC_GOP0_UDMA_BKA4DF_REG_DAT_V_DEAL_NUM_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1C0)
    #define REG_01C0_GOP0_UDMA_BKA4DF_REG_RB_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C0_GOP0_UDMA_BKA4DF_REG_RB_MODE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01C0_GOP0_UDMA_BKA4DF_REG_REQ_FAKE_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01C0_GOP0_UDMA_BKA4DF_REG_RB_BUF_SMI_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01C0_GOP0_UDMA_BKA4DF_REG_RB_LOG_ID_SEL Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_01C0_GOP0_UDMA_BKA4DF_REG_REQ_FAKE_RD_PAT Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01C4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1C4)
    #define REG_01C4_GOP0_UDMA_BKA4DF_REG_RB_REQ2MI_RDY Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C4_GOP0_UDMA_BKA4DF_REG_RB_MI2REQ_RDY Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01C4_GOP0_UDMA_BKA4DF_REG_RB_MI2REQ_RD_LAT Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01C4_GOP0_UDMA_BKA4DF_REG_RB_REQ2MI_PREULTRA Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01C4_GOP0_UDMA_BKA4DF_REG_RB_REQ2MI_ULTRA Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01C4_GOP0_UDMA_BKA4DF_REG_RB_REQ2MI_URGENT Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01C4_GOP0_UDMA_BKA4DF_REG_RB_REQ2MI_ID Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01C4_GOP0_UDMA_BKA4DF_REG_RB_MI2REQ_RID Fld(2,12,AC_MSKB1)//[13:12]
#define REG_01C8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1C8)
    #define REG_01C8_GOP0_UDMA_BKA4DF_REG_RB_RANGE_LIMIT_MAX_HIT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C8_GOP0_UDMA_BKA4DF_REG_RB_RANGE_LIMIT_MIN_HIT Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01C8_GOP0_UDMA_BKA4DF_REG_RB_NOT_EMPTY_AT_VSYNC Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01C8_GOP0_UDMA_BKA4DF_REG_RB_RD_LAT_INVALID Fld(1,3,AC_MSKB0)//[3:3]
#define REG_01CC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1CC)
    #define REG_01CC_GOP0_UDMA_BKA4DF_REG_RB_RSV_RDY Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01CC_GOP0_UDMA_BKA4DF_REG_RB_RSV_ACK Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01CC_GOP0_UDMA_BKA4DF_REG_RB_RSV_ID Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_01CC_GOP0_UDMA_BKA4DF_REG_RB_WD_RDY Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01CC_GOP0_UDMA_BKA4DF_REG_RB_WD_ACK Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01CC_GOP0_UDMA_BKA4DF_REG_RB_WD_ID Fld(3,12,AC_MSKB1)//[14:12]
#define REG_01D0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1D0)
    #define REG_01D0_GOP0_UDMA_BKA4DF_REG_RB_RD_RDY Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01D0_GOP0_UDMA_BKA4DF_REG_RB_RD_ACK Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01D0_GOP0_UDMA_BKA4DF_REG_RB_RD_ID Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_01D0_GOP0_UDMA_BKA4DF_REG_RB_RQ_RDY Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01D0_GOP0_UDMA_BKA4DF_REG_RB_RQ_ACK Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01D0_GOP0_UDMA_BKA4DF_REG_RB_RQ_ID Fld(3,12,AC_MSKB1)//[14:12]
#define REG_01D4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1D4)
    #define REG_01D4_GOP0_UDMA_BKA4DF_REG_RB_BUF_LV Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_01D4_GOP0_UDMA_BKA4DF_REG_RB_BUF_FULL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01D4_GOP0_UDMA_BKA4DF_REG_RB_BUF_EMPTY Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01D8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1D8)
    #define REG_01D8_GOP0_UDMA_BKA4DF_REG_DUMMY_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01DC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1DC)
    #define REG_01DC_GOP0_UDMA_BKA4DF_REG_DUMMY_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1E0)
    #define REG_01E0_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT0_LV Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_01E0_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT0_FULL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01E0_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT0_EMPTY Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01E4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1E4)
    #define REG_01E4_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT1_LV Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_01E4_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT1_FULL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01E4_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT1_EMPTY Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01E8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1E8)
    #define REG_01E8_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT2_LV Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_01E8_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT2_FULL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01E8_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT2_EMPTY Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01EC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1EC)
    #define REG_01EC_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT3_LV Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_01EC_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT3_FULL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01EC_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT3_EMPTY Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01F0_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1F0)
    #define REG_01F0_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT4_LV Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_01F0_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT4_FULL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01F0_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT4_EMPTY Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01F4_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1F4)
    #define REG_01F4_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT5_LV Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_01F4_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT5_FULL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01F4_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT5_EMPTY Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01F8_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1F8)
    #define REG_01F8_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT6_LV Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_01F8_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT6_FULL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01F8_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT6_EMPTY Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01FC_GOP0_UDMA_BKA4DF (GOP0_UDMA_BKA4DF + 0x1FC)
    #define REG_01FC_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT7_LV Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_01FC_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT7_FULL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01FC_GOP0_UDMA_BKA4DF_REG_RB_BUF_SLOT7_EMPTY Fld(1,15,AC_MSKB1)//[15:15]

