--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints1.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Logical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: _8MhzClk/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Logical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: _8MhzClk/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Logical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: _8MhzClk/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "_8MhzClk/CLKFX_BUF" derived from  
NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  multiplied by 3.13 to 125 
nS and duty cycle corrected to HIGH 62.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.152ns.
--------------------------------------------------------------------------------

Paths for end point divider_0 (SLICE_X16Y30.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     121.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_0 (FF)
  Destination:          divider_0 (FF)
  Requirement:          125.000ns
  Data Path Delay:      3.152ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_0 to divider_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.631   divider<0>
                                                       divider_0
    SLICE_X16Y31.G4      net (fanout=2)        0.472   divider<0>
    SLICE_X16Y31.Y       Tilo                  0.707   Mcount_divider_lut<0>
                                                       Mcount_divider_lut<0>_INV_0
    SLICE_X16Y30.F3      net (fanout=1)        0.043   Mcount_divider_lut<0>
    SLICE_X16Y30.CLK     Tfck                  1.299   divider<0>
                                                       Mcount_divider_lut<0>_rt
                                                       Mcount_divider_xor<0>
                                                       divider_0
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (2.637ns logic, 0.515ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------

Paths for end point SlowClk (SLICE_X17Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     123.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SlowClk (FF)
  Destination:          SlowClk (FF)
  Requirement:          125.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SlowClk to SlowClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.YQ      Tcko                  0.580   SlowClk
                                                       SlowClk
    SLICE_X17Y30.BY      net (fanout=15)       0.750   SlowClk
    SLICE_X17Y30.CLK     Tdick                 0.314   SlowClk
                                                       SlowClk
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.894ns logic, 0.750ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point SlowClk (SLICE_X17Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     123.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_0 (FF)
  Destination:          SlowClk (FF)
  Requirement:          125.000ns
  Data Path Delay:      1.606ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.019 - 0.023)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_0 to SlowClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.631   divider<0>
                                                       divider_0
    SLICE_X17Y30.CE      net (fanout=2)        0.664   divider<0>
    SLICE_X17Y30.CLK     Tceck                 0.311   SlowClk
                                                       SlowClk
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.942ns logic, 0.664ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "_8MhzClk/CLKFX_BUF" derived from
 NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 3.13 to 125 nS and duty cycle corrected to HIGH 62.500 nS 

--------------------------------------------------------------------------------

Paths for end point SlowClk (SLICE_X17Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_0 (FF)
  Destination:          SlowClk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         clk_8mhz rising at 125.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: divider_0 to SlowClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.505   divider<0>
                                                       divider_0
    SLICE_X17Y30.CE      net (fanout=2)        0.531   divider<0>
    SLICE_X17Y30.CLK     Tckce       (-Th)     0.000   SlowClk
                                                       SlowClk
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.505ns logic, 0.531ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point SlowClk (SLICE_X17Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SlowClk (FF)
  Destination:          SlowClk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_8mhz rising at 125.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SlowClk to SlowClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.YQ      Tcko                  0.464   SlowClk
                                                       SlowClk
    SLICE_X17Y30.BY      net (fanout=15)       0.600   SlowClk
    SLICE_X17Y30.CLK     Tckdi       (-Th)    -0.140   SlowClk
                                                       SlowClk
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.604ns logic, 0.600ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point divider_0 (SLICE_X16Y30.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_0 (FF)
  Destination:          divider_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_8mhz rising at 125.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: divider_0 to divider_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.505   divider<0>
                                                       divider_0
    SLICE_X16Y31.G4      net (fanout=2)        0.377   divider<0>
    SLICE_X16Y31.Y       Tilo                  0.566   Mcount_divider_lut<0>
                                                       Mcount_divider_lut<0>_INV_0
    SLICE_X16Y30.F3      net (fanout=1)        0.034   Mcount_divider_lut<0>
    SLICE_X16Y30.CLK     Tckf        (-Th)    -0.903   divider<0>
                                                       Mcount_divider_lut<0>_rt
                                                       Mcount_divider_xor<0>
                                                       divider_0
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (1.974ns logic, 0.411ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "_8MhzClk/CLKFX_BUF" derived from
 NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 3.13 to 125 nS and duty cycle corrected to HIGH 62.500 nS 

--------------------------------------------------------------------------------
Slack: 75.000ns (max period limit - period)
  Period: 125.000ns
  Max period limit: 200.000ns (5.000MHz) ()
  Physical resource: _8MhzClk/DCM_SP_INST/CLKFX
  Logical resource: _8MhzClk/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: _8MhzClk/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 121.998ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: _8MhzClk/DCM_SP_INST/CLKFX
  Logical resource: _8MhzClk/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: _8MhzClk/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 123.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 125.000ns
  Low pulse: 62.500ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: divider<0>/CLK
  Logical resource: divider_0/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_8mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for _8MhzClk/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|_8MhzClk/CLKIN_IBUFG           |     40.000ns|     10.000ns|      1.009ns|            0|            0|            0|            3|
| _8MhzClk/CLKFX_BUF            |    125.000ns|      3.152ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.152|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3 paths, 0 nets, and 10 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 03 13:11:12 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



