# vsim -c -work work tb_uart_rx -do "run -all; quit" 
# Start time: 17:55:07 on Feb 01,2026
# Loading sv_std.std
# Loading work.tb_uart_rx
# Loading work.uart_rx
# Loading work.wrap_around_fifo
# run -all
# INFO: Sending test data via simulated TX...
# Sending data 'h'1 = 'b1
# Sending data 'h'9 = 'b1001
# Sending data 'h'0 = 'b0
# Sending data 'h'7 = 'b111
# INFO: All data sent. Waiting for DUT to receive
# INFO: Data received successfully: 'h1
# INFO: Data received successfully: 'h9
# INFO: Data received successfully: 'h0
# INFO: Data received successfully: 'h7
# INFO: All data received and verified. FIFO is empty
# INFO: Sending one more byte to test the end-to-end logic
# Sending data 'h'25 = 'b100101
# INFO: Data received successfully: 'h25
# INFO: Test finished succesfully
# ** Note: $finish    : tb/tb_uart_rx.sv(123)
#    Time: 434370 ns  Iteration: 0  Instance: /tb_uart_rx
# End time: 17:55:08 on Feb 01,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
