m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
vjk_ff
Z0 !s110 1615094936
!i10b 1
!s100 H_Q^5ked`eR0?Ee]T?CNB0
I<l4:cRJGX<1SDiIDafKo?0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. JK_FF/sim
w1615094916
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. JK_FF/rtl/jkff.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. JK_FF/rtl/jkff.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1615094936.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. JK_FF/rtl/jkff.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. JK_FF/rtl/jkff.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vjk_ff_tb
R0
!i10b 1
!s100 Y2HeaS0=:J:2PZk=GW6e`2
ImzC^096gUXIOEn:jPeGL_2
R1
R2
w1615094933
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. JK_FF/tb/jkff_tb.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. JK_FF/tb/jkff_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. JK_FF/tb/jkff_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4. JK_FF/tb/jkff_tb.v|
!i113 1
R5
R6
