!rand
LDM 0
IAC
XCH 0

LDM 1
IAC
XCH 1

LDM 2
IAC
XCH 2

LDM 3
IAC
XCH 3

LDM 4
IAC
XCH 4

LDM 5
IAC
XCH 5

LDM 6
IAC
XCH 6

LDM 7
IAC
XCH 7

LDM 8
IAC
XCH 8

LDM 9
IAC
XCH 9

LDM 10
IAC
XCH 10

LDM 11
IAC
XCH 11

LDM 12
IAC
XCH 12

LDM 13
IAC
XCH 13

LDM 14
IAC
XCH 14

LDM 15
IAC
XCH 15

!expect register  0: 0x1
!expect register  1: 0x2
!expect register  2: 0x3
!expect register  3: 0x4
!expect register  4: 0x5
!expect register  5: 0x6
!expect register  6: 0x7
!expect register  7: 0x8
!expect register  8: 0x9
!expect register  9: 0xa
!expect register 10: 0xb
!expect register 11: 0xc
!expect register 12: 0xd
!expect register 13: 0xe
!expect register 14: 0xf
!expect register 15: 0x0
