#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 28 12:17:25 2023
# Process ID: 16308
# Current directory: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2900 C:\2023\vicilogic\HDLGenTop\HDLGen\User_Projects\memory\reg4x4\VHDL\AMDprj\reg4x4.xpr
# Log file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/vivado.log
# Journal file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDPrj/reg4x4_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDPrj/reg4x4_tb_behav.wcfg
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg4x4_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg4x4_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4.sim/sim_1/behav/xsim'
"xelab -wto 4a9696102f434bf0a53656a3050c86eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg4x4_TB_behav xil_defaultlib.reg4x4_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a9696102f434bf0a53656a3050c86eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg4x4_TB_behav xil_defaultlib.reg4x4_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg4x4_TB_behav -key {Behavioral:sim_1:Functional:reg4x4_TB} -tclbatch {reg4x4_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source reg4x4_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %N Simulation start, time = 0 ps
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: %N Simulation start
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: %N Simulation end, time = 204000 ps
Time: 204 ns  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg4x4_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 685.117 ; gain = 19.465
restart
INFO: [Simtcl 6-17] Simulation restarted
run 230 ns
Note: %N Simulation start, time = 0 ps
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: %N Simulation start
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: %N Simulation end, time = 204000 ps
Time: 204 ns  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 204 ns
Note: %N Simulation start, time = 0 ps
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: %N Simulation start
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: %N Simulation end, time = 204000 ps
Time: 204 ns  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
save_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_TB_behav.wcfg
set_property xsim.view C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_TB_behav.wcfg [get_filesets sim_1]
open_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_tb_behavK.wcfg}
ERROR: [Wavedata 42-472] WCFG parsing ERROR: 
Fatal Error at file C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_tb_behavK.wcfg, line 36, char 7
  Message: expected end of tag 'wave_config'

ERROR: [Wavedata 42-472] WCFG parsing ERROR: 
Fatal Error at file C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_tb_behavK.wcfg, line 36, char 7
  Message: expected end of tag 'wave_config'

ERROR: [Common 17-39] 'open_wave_config' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg4x4_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg4x4_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4.sim/sim_1/behav/xsim'
"xelab -wto 4a9696102f434bf0a53656a3050c86eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg4x4_TB_behav xil_defaultlib.reg4x4_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a9696102f434bf0a53656a3050c86eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg4x4_TB_behav xil_defaultlib.reg4x4_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg4x4_TB_behav -key {Behavioral:sim_1:Functional:reg4x4_TB} -tclbatch {reg4x4_TB.tcl} -view {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_TB_behav.wcfg
source reg4x4_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %N Simulation start, time = 0 ps
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: %N Simulation start
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
Note: %N Simulation end, time = 204000 ps
Time: 204 ns  Iteration: 0  Process: /reg4x4_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg4x4_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_tb_behavK.wcfg}
ERROR: [Wavedata 42-472] WCFG parsing ERROR: 
Fatal Error at file C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_tb_behavK.wcfg, line 36, char 7
  Message: expected end of tag 'wave_config'

ERROR: [Wavedata 42-472] WCFG parsing ERROR: 
Fatal Error at file C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_tb_behavK.wcfg, line 36, char 7
  Message: expected end of tag 'wave_config'

ERROR: [Common 17-39] 'open_wave_config' failed due to earlier errors.
open_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_tb_behavK.wcfg}
save_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/AMDprj/reg4x4_tb_behavK.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 12:37:33 2023...
