ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB146:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "lcd_st7032i.h"
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** UART_HandleTypeDef huart2;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Definitions for defaultTask */
  53:Core/Src/main.c **** osThreadId_t defaultTaskHandle;
  54:Core/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  55:Core/Src/main.c ****   .name = "defaultTask",
  56:Core/Src/main.c ****   .stack_size = 128 * 4,
  57:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  58:Core/Src/main.c **** };
  59:Core/Src/main.c **** /* Definitions for printLCD_Task */
  60:Core/Src/main.c **** osThreadId_t printLCD_TaskHandle;
  61:Core/Src/main.c **** const osThreadAttr_t printLCD_Task_attributes = {
  62:Core/Src/main.c ****   .name = "printLCD_Task",
  63:Core/Src/main.c ****   .stack_size = 128 * 4,
  64:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  65:Core/Src/main.c **** };
  66:Core/Src/main.c **** /* USER CODE BEGIN PV */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  71:Core/Src/main.c **** void SystemClock_Config(void);
  72:Core/Src/main.c **** static void MX_GPIO_Init(void);
  73:Core/Src/main.c **** static void MX_I2C1_Init(void);
  74:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  75:Core/Src/main.c **** static void MX_TIM2_Init(void);
  76:Core/Src/main.c **** void StartDefaultTask(void *argument);
  77:Core/Src/main.c **** void StartTask02(void *argument);
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE END PFP */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  84:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* USER CODE END 0 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /**
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 3


  89:Core/Src/main.c ****   * @brief  The application entry point.
  90:Core/Src/main.c ****   * @retval int
  91:Core/Src/main.c ****   */
  92:Core/Src/main.c **** int main(void)
  93:Core/Src/main.c **** {
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END 1 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 102:Core/Src/main.c ****   HAL_Init();
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END Init */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Configure the system clock */
 109:Core/Src/main.c ****   SystemClock_Config();
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END SysInit */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Initialize all configured peripherals */
 116:Core/Src/main.c ****   MX_GPIO_Init();
 117:Core/Src/main.c ****   MX_I2C1_Init();
 118:Core/Src/main.c ****   MX_USART2_UART_Init();
 119:Core/Src/main.c ****   MX_TIM2_Init();
 120:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE END 2 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* Init scheduler */
 125:Core/Src/main.c ****   osKernelInitialize();
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 128:Core/Src/main.c ****   /* add mutexes, ... */
 129:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 132:Core/Src/main.c ****   /* add semaphores, ... */
 133:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 136:Core/Src/main.c ****   /* start timers, add new ones, ... */
 137:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 140:Core/Src/main.c ****   /* add queues, ... */
 141:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* Create the thread(s) */
 144:Core/Src/main.c ****   /* creation of defaultTask */
 145:Core/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* creation of printLCD_Task */
 148:Core/Src/main.c ****   printLCD_TaskHandle = osThreadNew(StartTask02, NULL, &printLCD_Task_attributes);
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 151:Core/Src/main.c ****   /* add threads, ... */
 152:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 155:Core/Src/main.c ****   /* add events, ... */
 156:Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* Start scheduler */
 159:Core/Src/main.c ****   osKernelStart();
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* Infinite loop */
 164:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 165:Core/Src/main.c ****   while (1)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     /* USER CODE END WHILE */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c ****   /* USER CODE END 3 */
 172:Core/Src/main.c **** }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /**
 175:Core/Src/main.c ****   * @brief System Clock Configuration
 176:Core/Src/main.c ****   * @retval None
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c **** void SystemClock_Config(void)
 179:Core/Src/main.c **** {
 180:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 181:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 186:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 189:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 193:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 201:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 202:Core/Src/main.c ****   {
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 5


 203:Core/Src/main.c ****     Error_Handler();
 204:Core/Src/main.c ****   }
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 209:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 210:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 211:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 212:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 216:Core/Src/main.c ****   {
 217:Core/Src/main.c ****     Error_Handler();
 218:Core/Src/main.c ****   }
 219:Core/Src/main.c **** }
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /**
 222:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 223:Core/Src/main.c ****   * @param None
 224:Core/Src/main.c ****   * @retval None
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c **** static void MX_I2C1_Init(void)
 227:Core/Src/main.c **** {
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 236:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 237:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 238:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 239:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 240:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 241:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 242:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 243:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 244:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 245:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 246:Core/Src/main.c ****   {
 247:Core/Src/main.c ****     Error_Handler();
 248:Core/Src/main.c ****   }
 249:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** }
 254:Core/Src/main.c **** 
 255:Core/Src/main.c **** /**
 256:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 257:Core/Src/main.c ****   * @param None
 258:Core/Src/main.c ****   * @retval None
 259:Core/Src/main.c ****   */
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 6


 260:Core/Src/main.c **** static void MX_TIM2_Init(void)
 261:Core/Src/main.c **** {
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 268:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 273:Core/Src/main.c ****   htim2.Instance = TIM2;
 274:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 275:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 276:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 277:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 278:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 279:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 280:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 281:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 282:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 283:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 284:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 285:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 286:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 287:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 288:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 289:Core/Src/main.c ****   {
 290:Core/Src/main.c ****     Error_Handler();
 291:Core/Src/main.c ****   }
 292:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 293:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 294:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 295:Core/Src/main.c ****   {
 296:Core/Src/main.c ****     Error_Handler();
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** /**
 305:Core/Src/main.c ****   * @brief USART2 Initialization Function
 306:Core/Src/main.c ****   * @param None
 307:Core/Src/main.c ****   * @retval None
 308:Core/Src/main.c ****   */
 309:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 310:Core/Src/main.c **** {
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 319:Core/Src/main.c ****   huart2.Instance = USART2;
 320:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 321:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 322:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 323:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 324:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 325:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 326:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 327:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 328:Core/Src/main.c ****   {
 329:Core/Src/main.c ****     Error_Handler();
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c **** }
 336:Core/Src/main.c **** 
 337:Core/Src/main.c **** /**
 338:Core/Src/main.c ****   * @brief GPIO Initialization Function
 339:Core/Src/main.c ****   * @param None
 340:Core/Src/main.c ****   * @retval None
 341:Core/Src/main.c ****   */
 342:Core/Src/main.c **** static void MX_GPIO_Init(void)
 343:Core/Src/main.c **** {
  28              		.loc 1 343 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 8AB0     		sub	sp, sp, #40
  39              		.cfi_def_cfa_offset 56
 344:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 344 3 view .LVU1
  41              		.loc 1 344 20 is_stmt 0 view .LVU2
  42 0004 05AD     		add	r5, sp, #20
  43 0006 0024     		movs	r4, #0
  44 0008 0594     		str	r4, [sp, #20]
  45 000a 0694     		str	r4, [sp, #24]
  46 000c 0794     		str	r4, [sp, #28]
  47 000e 0894     		str	r4, [sp, #32]
  48 0010 0994     		str	r4, [sp, #36]
 345:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 350:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 350 3 is_stmt 1 view .LVU3
  50              	.LBB4:
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 8


  51              		.loc 1 350 3 view .LVU4
  52 0012 0194     		str	r4, [sp, #4]
  53              		.loc 1 350 3 view .LVU5
  54 0014 264B     		ldr	r3, .L3
  55 0016 1A6B     		ldr	r2, [r3, #48]
  56 0018 42F00402 		orr	r2, r2, #4
  57 001c 1A63     		str	r2, [r3, #48]
  58              		.loc 1 350 3 view .LVU6
  59 001e 1A6B     		ldr	r2, [r3, #48]
  60 0020 02F00402 		and	r2, r2, #4
  61 0024 0192     		str	r2, [sp, #4]
  62              		.loc 1 350 3 view .LVU7
  63 0026 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 350 3 view .LVU8
 351:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 351 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 351 3 view .LVU10
  69 0028 0294     		str	r4, [sp, #8]
  70              		.loc 1 351 3 view .LVU11
  71 002a 1A6B     		ldr	r2, [r3, #48]
  72 002c 42F08002 		orr	r2, r2, #128
  73 0030 1A63     		str	r2, [r3, #48]
  74              		.loc 1 351 3 view .LVU12
  75 0032 1A6B     		ldr	r2, [r3, #48]
  76 0034 02F08002 		and	r2, r2, #128
  77 0038 0292     		str	r2, [sp, #8]
  78              		.loc 1 351 3 view .LVU13
  79 003a 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 351 3 view .LVU14
 352:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 352 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 352 3 view .LVU16
  85 003c 0394     		str	r4, [sp, #12]
  86              		.loc 1 352 3 view .LVU17
  87 003e 1A6B     		ldr	r2, [r3, #48]
  88 0040 42F00102 		orr	r2, r2, #1
  89 0044 1A63     		str	r2, [r3, #48]
  90              		.loc 1 352 3 view .LVU18
  91 0046 1A6B     		ldr	r2, [r3, #48]
  92 0048 02F00102 		and	r2, r2, #1
  93 004c 0392     		str	r2, [sp, #12]
  94              		.loc 1 352 3 view .LVU19
  95 004e 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 352 3 view .LVU20
 353:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 353 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 353 3 view .LVU22
 101 0050 0494     		str	r4, [sp, #16]
 102              		.loc 1 353 3 view .LVU23
 103 0052 1A6B     		ldr	r2, [r3, #48]
 104 0054 42F00202 		orr	r2, r2, #2
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 9


 105 0058 1A63     		str	r2, [r3, #48]
 106              		.loc 1 353 3 view .LVU24
 107 005a 1B6B     		ldr	r3, [r3, #48]
 108 005c 03F00203 		and	r3, r3, #2
 109 0060 0493     		str	r3, [sp, #16]
 110              		.loc 1 353 3 view .LVU25
 111 0062 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 353 3 view .LVU26
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 356:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 114              		.loc 1 356 3 view .LVU27
 115 0064 134E     		ldr	r6, .L3+4
 116 0066 2246     		mov	r2, r4
 117 0068 2021     		movs	r1, #32
 118 006a 3046     		mov	r0, r6
 119 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 359:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 121              		.loc 1 359 3 view .LVU28
 122              		.loc 1 359 23 is_stmt 0 view .LVU29
 123 0070 4FF40053 		mov	r3, #8192
 124 0074 0593     		str	r3, [sp, #20]
 360:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 125              		.loc 1 360 3 is_stmt 1 view .LVU30
 126              		.loc 1 360 24 is_stmt 0 view .LVU31
 127 0076 4FF40413 		mov	r3, #2162688
 128 007a 0693     		str	r3, [sp, #24]
 361:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 361 3 is_stmt 1 view .LVU32
 130              		.loc 1 361 24 is_stmt 0 view .LVU33
 131 007c 0794     		str	r4, [sp, #28]
 362:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 132              		.loc 1 362 3 is_stmt 1 view .LVU34
 133 007e 2946     		mov	r1, r5
 134 0080 0D48     		ldr	r0, .L3+8
 135 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL1:
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 365:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 137              		.loc 1 365 3 view .LVU35
 138              		.loc 1 365 23 is_stmt 0 view .LVU36
 139 0086 2023     		movs	r3, #32
 140 0088 0593     		str	r3, [sp, #20]
 366:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 366 3 is_stmt 1 view .LVU37
 142              		.loc 1 366 24 is_stmt 0 view .LVU38
 143 008a 0123     		movs	r3, #1
 144 008c 0693     		str	r3, [sp, #24]
 367:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 367 3 is_stmt 1 view .LVU39
 146              		.loc 1 367 24 is_stmt 0 view .LVU40
 147 008e 0794     		str	r4, [sp, #28]
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 10


 368:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 368 3 is_stmt 1 view .LVU41
 149              		.loc 1 368 25 is_stmt 0 view .LVU42
 150 0090 0894     		str	r4, [sp, #32]
 369:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 151              		.loc 1 369 3 is_stmt 1 view .LVU43
 152 0092 2946     		mov	r1, r5
 153 0094 3046     		mov	r0, r6
 154 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* EXTI interrupt init*/
 372:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 156              		.loc 1 372 3 view .LVU44
 157 009a 2246     		mov	r2, r4
 158 009c 0521     		movs	r1, #5
 159 009e 2820     		movs	r0, #40
 160 00a0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 161              	.LVL3:
 373:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 162              		.loc 1 373 3 view .LVU45
 163 00a4 2820     		movs	r0, #40
 164 00a6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 165              	.LVL4:
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 378:Core/Src/main.c **** }
 166              		.loc 1 378 1 is_stmt 0 view .LVU46
 167 00aa 0AB0     		add	sp, sp, #40
 168              		.cfi_def_cfa_offset 16
 169              		@ sp needed
 170 00ac 70BD     		pop	{r4, r5, r6, pc}
 171              	.L4:
 172 00ae 00BF     		.align	2
 173              	.L3:
 174 00b0 00380240 		.word	1073887232
 175 00b4 00000240 		.word	1073872896
 176 00b8 00080240 		.word	1073874944
 177              		.cfi_endproc
 178              	.LFE146:
 180              		.section	.text.StartDefaultTask,"ax",%progbits
 181              		.align	1
 182              		.global	StartDefaultTask
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 187              	StartDefaultTask:
 188              	.LFB147:
 379:Core/Src/main.c **** 
 380:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c **** /* USER CODE END 4 */
 383:Core/Src/main.c **** 
 384:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 385:Core/Src/main.c **** /**
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 11


 386:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 387:Core/Src/main.c ****   * @param  argument: Not used
 388:Core/Src/main.c ****   * @retval None
 389:Core/Src/main.c ****   */
 390:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 391:Core/Src/main.c **** void StartDefaultTask(void *argument)
 392:Core/Src/main.c **** {
 189              		.loc 1 392 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ Volatile: function does not return.
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              	.LVL5:
 195              		.loc 1 392 1 is_stmt 0 view .LVU48
 196 0000 08B5     		push	{r3, lr}
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 3, -8
 199              		.cfi_offset 14, -4
 200              	.LVL6:
 201              	.L6:
 393:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 394:Core/Src/main.c ****   /* Infinite loop */
 395:Core/Src/main.c ****   for(;;)
 202              		.loc 1 395 3 is_stmt 1 view .LVU49
 396:Core/Src/main.c ****   {
 397:Core/Src/main.c ****     osDelay(1);
 203              		.loc 1 397 5 discriminator 1 view .LVU50
 204 0002 0120     		movs	r0, #1
 205 0004 FFF7FEFF 		bl	osDelay
 206              	.LVL7:
 395:Core/Src/main.c ****   {
 207              		.loc 1 395 3 view .LVU51
 208 0008 FBE7     		b	.L6
 209              		.cfi_endproc
 210              	.LFE147:
 212              		.section	.rodata.StartTask02.str1.4,"aMS",%progbits,1
 213              		.align	2
 214              	.LC0:
 215 0000 256400   		.ascii	"%d\000"
 216              		.section	.text.StartTask02,"ax",%progbits
 217              		.align	1
 218              		.global	StartTask02
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	StartTask02:
 224              	.LVL8:
 225              	.LFB148:
 398:Core/Src/main.c ****   }
 399:Core/Src/main.c ****   /* USER CODE END 5 */
 400:Core/Src/main.c **** }
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** /* USER CODE BEGIN Header_StartTask02 */
 403:Core/Src/main.c **** /**
 404:Core/Src/main.c **** * @brief Function implementing the printLCD_Task thread.
 405:Core/Src/main.c **** * @param argument: Not used
 406:Core/Src/main.c **** * @retval None
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 12


 407:Core/Src/main.c **** */
 408:Core/Src/main.c **** /* USER CODE END Header_StartTask02 */
 409:Core/Src/main.c **** void StartTask02(void *argument)
 410:Core/Src/main.c **** {
 226              		.loc 1 410 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 16
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              		.loc 1 410 1 is_stmt 0 view .LVU53
 231 0000 30B5     		push	{r4, r5, lr}
 232              		.cfi_def_cfa_offset 12
 233              		.cfi_offset 4, -12
 234              		.cfi_offset 5, -8
 235              		.cfi_offset 14, -4
 236 0002 97B0     		sub	sp, sp, #92
 237              		.cfi_def_cfa_offset 104
 411:Core/Src/main.c ****   /* USER CODE BEGIN StartTask02 */
 412:Core/Src/main.c ****   // Initialisation LCD et Timers ici
 413:Core/Src/main.c **** 	lcd_init(hi2c1);
 238              		.loc 1 413 2 is_stmt 1 view .LVU54
 239 0004 134C     		ldr	r4, .L11
 240 0006 4422     		movs	r2, #68
 241 0008 04F11001 		add	r1, r4, #16
 242 000c 6846     		mov	r0, sp
 243              	.LVL9:
 244              		.loc 1 413 2 is_stmt 0 view .LVU55
 245 000e FFF7FEFF 		bl	memcpy
 246              	.LVL10:
 247 0012 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 248 0016 FFF7FEFF 		bl	lcd_init
 249              	.LVL11:
 414:Core/Src/main.c **** 	lcd_put_cursor(0,0);
 250              		.loc 1 414 2 is_stmt 1 view .LVU56
 251 001a 0021     		movs	r1, #0
 252 001c 0846     		mov	r0, r1
 253 001e FFF7FEFF 		bl	lcd_put_cursor
 254              	.LVL12:
 415:Core/Src/main.c **** 	lcd_clear();
 255              		.loc 1 415 2 view .LVU57
 256 0022 FFF7FEFF 		bl	lcd_clear
 257              	.LVL13:
 416:Core/Src/main.c **** 
 417:Core/Src/main.c **** 	HAL_TIM_Encoder_Start(&htim2, 1);
 258              		.loc 1 417 2 view .LVU58
 259 0026 0121     		movs	r1, #1
 260 0028 0B48     		ldr	r0, .L11+4
 261 002a FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 262              	.LVL14:
 263              	.L9:
 418:Core/Src/main.c **** 	int cpt_val;
 264              		.loc 1 418 2 view .LVU59
 419:Core/Src/main.c **** 	char buf[16];
 265              		.loc 1 419 2 view .LVU60
 420:Core/Src/main.c ****   /* Infinite loop */
 421:Core/Src/main.c ****   for(;;)
 266              		.loc 1 421 3 view .LVU61
 422:Core/Src/main.c ****   {
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 13


 423:Core/Src/main.c ****     cpt_val = __HAL_TIM_GET_COUNTER(&htim2);
 267              		.loc 1 423 5 view .LVU62
 268              		.loc 1 423 15 is_stmt 0 view .LVU63
 269 002e 0A4B     		ldr	r3, .L11+4
 270 0030 1B68     		ldr	r3, [r3]
 271 0032 5D6A     		ldr	r5, [r3, #36]
 272              	.LVL15:
 424:Core/Src/main.c ****     lcd_clear();
 273              		.loc 1 424 5 is_stmt 1 view .LVU64
 274 0034 FFF7FEFF 		bl	lcd_clear
 275              	.LVL16:
 425:Core/Src/main.c ****     sprintf(buf, "%d", cpt_val);
 276              		.loc 1 425 5 view .LVU65
 277 0038 12AC     		add	r4, sp, #72
 278 003a 2A46     		mov	r2, r5
 279 003c 0749     		ldr	r1, .L11+8
 280 003e 2046     		mov	r0, r4
 281 0040 FFF7FEFF 		bl	sprintf
 282              	.LVL17:
 426:Core/Src/main.c ****     lcd_write(buf);
 283              		.loc 1 426 5 view .LVU66
 284 0044 2046     		mov	r0, r4
 285 0046 FFF7FEFF 		bl	lcd_write
 286              	.LVL18:
 427:Core/Src/main.c ****     osDelay(1000);
 287              		.loc 1 427 5 discriminator 1 view .LVU67
 288 004a 4FF47A70 		mov	r0, #1000
 289 004e FFF7FEFF 		bl	osDelay
 290              	.LVL19:
 421:Core/Src/main.c ****   {
 291              		.loc 1 421 3 view .LVU68
 292 0052 ECE7     		b	.L9
 293              	.L12:
 294              		.align	2
 295              	.L11:
 296 0054 00000000 		.word	hi2c1
 297 0058 00000000 		.word	htim2
 298 005c 00000000 		.word	.LC0
 299              		.cfi_endproc
 300              	.LFE148:
 302              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 303              		.align	1
 304              		.global	HAL_TIM_PeriodElapsedCallback
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 309              	HAL_TIM_PeriodElapsedCallback:
 310              	.LVL20:
 311              	.LFB149:
 428:Core/Src/main.c ****   }
 429:Core/Src/main.c ****   /* USER CODE END StartTask02 */
 430:Core/Src/main.c **** }
 431:Core/Src/main.c **** 
 432:Core/Src/main.c **** /**
 433:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 434:Core/Src/main.c ****   * @note   This function is called  when TIM7 interrupt took place, inside
 435:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 14


 436:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 437:Core/Src/main.c ****   * @param  htim : TIM handle
 438:Core/Src/main.c ****   * @retval None
 439:Core/Src/main.c ****   */
 440:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 441:Core/Src/main.c **** {
 312              		.loc 1 441 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		.loc 1 441 1 is_stmt 0 view .LVU70
 317 0000 08B5     		push	{r3, lr}
 318              		.cfi_def_cfa_offset 8
 319              		.cfi_offset 3, -8
 320              		.cfi_offset 14, -4
 442:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 445:Core/Src/main.c ****   if (htim->Instance == TIM7)
 321              		.loc 1 445 3 is_stmt 1 view .LVU71
 322              		.loc 1 445 11 is_stmt 0 view .LVU72
 323 0002 0268     		ldr	r2, [r0]
 324              		.loc 1 445 6 view .LVU73
 325 0004 034B     		ldr	r3, .L17
 326 0006 9A42     		cmp	r2, r3
 327 0008 00D0     		beq	.L16
 328              	.LVL21:
 329              	.L13:
 446:Core/Src/main.c ****   {
 447:Core/Src/main.c ****     HAL_IncTick();
 448:Core/Src/main.c ****   }
 449:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 452:Core/Src/main.c **** }
 330              		.loc 1 452 1 view .LVU74
 331 000a 08BD     		pop	{r3, pc}
 332              	.LVL22:
 333              	.L16:
 447:Core/Src/main.c ****   }
 334              		.loc 1 447 5 is_stmt 1 view .LVU75
 335 000c FFF7FEFF 		bl	HAL_IncTick
 336              	.LVL23:
 337              		.loc 1 452 1 is_stmt 0 view .LVU76
 338 0010 FBE7     		b	.L13
 339              	.L18:
 340 0012 00BF     		.align	2
 341              	.L17:
 342 0014 00140040 		.word	1073746944
 343              		.cfi_endproc
 344              	.LFE149:
 346              		.section	.text.Error_Handler,"ax",%progbits
 347              		.align	1
 348              		.global	Error_Handler
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 15


 353              	Error_Handler:
 354              	.LFB150:
 453:Core/Src/main.c **** 
 454:Core/Src/main.c **** /**
 455:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 456:Core/Src/main.c ****   * @retval None
 457:Core/Src/main.c ****   */
 458:Core/Src/main.c **** void Error_Handler(void)
 459:Core/Src/main.c **** {
 355              		.loc 1 459 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ Volatile: function does not return.
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		@ link register save eliminated.
 460:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 461:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 462:Core/Src/main.c ****   __disable_irq();
 361              		.loc 1 462 3 view .LVU78
 362              	.LBB8:
 363              	.LBI8:
 364              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 16


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 17


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 18


 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 19


 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 20


 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 21


 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 22


 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 23


 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 24


 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 25


 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 26


 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 27


 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 28


 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 29


 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 30


 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 31


 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 32


 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 365              		.loc 2 960 27 view .LVU79
 366              	.LBB9:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 367              		.loc 2 962 3 view .LVU80
 368              		.syntax unified
 369              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 370 0000 72B6     		cpsid i
 371              	@ 0 "" 2
 372              		.thumb
 373              		.syntax unified
 374              	.L20:
 375              	.LBE9:
 376              	.LBE8:
 463:Core/Src/main.c ****   while (1)
 377              		.loc 1 463 3 view .LVU81
 464:Core/Src/main.c ****   {
 465:Core/Src/main.c ****   }
 378              		.loc 1 465 3 view .LVU82
 463:Core/Src/main.c ****   while (1)
 379              		.loc 1 463 9 view .LVU83
 380 0002 FEE7     		b	.L20
 381              		.cfi_endproc
 382              	.LFE150:
 384              		.section	.text.MX_I2C1_Init,"ax",%progbits
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	MX_I2C1_Init:
 391              	.LFB143:
 227:Core/Src/main.c **** 
 392              		.loc 1 227 1 view -0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396 0000 08B5     		push	{r3, lr}
 397              		.cfi_def_cfa_offset 8
 398              		.cfi_offset 3, -8
 399              		.cfi_offset 14, -4
 236:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 400              		.loc 1 236 3 view .LVU85
 236:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 401              		.loc 1 236 18 is_stmt 0 view .LVU86
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 33


 402 0002 0A48     		ldr	r0, .L25
 403 0004 0A4B     		ldr	r3, .L25+4
 404 0006 0360     		str	r3, [r0]
 237:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 405              		.loc 1 237 3 is_stmt 1 view .LVU87
 237:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 406              		.loc 1 237 25 is_stmt 0 view .LVU88
 407 0008 0A4B     		ldr	r3, .L25+8
 408 000a 4360     		str	r3, [r0, #4]
 238:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 409              		.loc 1 238 3 is_stmt 1 view .LVU89
 238:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 410              		.loc 1 238 24 is_stmt 0 view .LVU90
 411 000c 0023     		movs	r3, #0
 412 000e 8360     		str	r3, [r0, #8]
 239:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 413              		.loc 1 239 3 is_stmt 1 view .LVU91
 239:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 414              		.loc 1 239 26 is_stmt 0 view .LVU92
 415 0010 C360     		str	r3, [r0, #12]
 240:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 416              		.loc 1 240 3 is_stmt 1 view .LVU93
 240:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 417              		.loc 1 240 29 is_stmt 0 view .LVU94
 418 0012 4FF48042 		mov	r2, #16384
 419 0016 0261     		str	r2, [r0, #16]
 241:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 420              		.loc 1 241 3 is_stmt 1 view .LVU95
 241:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 421              		.loc 1 241 30 is_stmt 0 view .LVU96
 422 0018 4361     		str	r3, [r0, #20]
 242:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 423              		.loc 1 242 3 is_stmt 1 view .LVU97
 242:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 424              		.loc 1 242 26 is_stmt 0 view .LVU98
 425 001a 8361     		str	r3, [r0, #24]
 243:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 426              		.loc 1 243 3 is_stmt 1 view .LVU99
 243:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 427              		.loc 1 243 30 is_stmt 0 view .LVU100
 428 001c C361     		str	r3, [r0, #28]
 244:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 429              		.loc 1 244 3 is_stmt 1 view .LVU101
 244:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 430              		.loc 1 244 28 is_stmt 0 view .LVU102
 431 001e 0362     		str	r3, [r0, #32]
 245:Core/Src/main.c ****   {
 432              		.loc 1 245 3 is_stmt 1 view .LVU103
 245:Core/Src/main.c ****   {
 433              		.loc 1 245 7 is_stmt 0 view .LVU104
 434 0020 FFF7FEFF 		bl	HAL_I2C_Init
 435              	.LVL24:
 245:Core/Src/main.c ****   {
 436              		.loc 1 245 6 discriminator 1 view .LVU105
 437 0024 00B9     		cbnz	r0, .L24
 253:Core/Src/main.c **** 
 438              		.loc 1 253 1 view .LVU106
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 34


 439 0026 08BD     		pop	{r3, pc}
 440              	.L24:
 247:Core/Src/main.c ****   }
 441              		.loc 1 247 5 is_stmt 1 view .LVU107
 442 0028 FFF7FEFF 		bl	Error_Handler
 443              	.LVL25:
 444              	.L26:
 445              		.align	2
 446              	.L25:
 447 002c 00000000 		.word	hi2c1
 448 0030 00540040 		.word	1073763328
 449 0034 A0860100 		.word	100000
 450              		.cfi_endproc
 451              	.LFE143:
 453              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 454              		.align	1
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 459              	MX_USART2_UART_Init:
 460              	.LFB145:
 310:Core/Src/main.c **** 
 461              		.loc 1 310 1 view -0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465 0000 08B5     		push	{r3, lr}
 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 3, -8
 468              		.cfi_offset 14, -4
 319:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 469              		.loc 1 319 3 view .LVU109
 319:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 470              		.loc 1 319 19 is_stmt 0 view .LVU110
 471 0002 0A48     		ldr	r0, .L31
 472 0004 0A4B     		ldr	r3, .L31+4
 473 0006 0360     		str	r3, [r0]
 320:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 474              		.loc 1 320 3 is_stmt 1 view .LVU111
 320:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 475              		.loc 1 320 24 is_stmt 0 view .LVU112
 476 0008 4FF4E133 		mov	r3, #115200
 477 000c 4360     		str	r3, [r0, #4]
 321:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 478              		.loc 1 321 3 is_stmt 1 view .LVU113
 321:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 479              		.loc 1 321 26 is_stmt 0 view .LVU114
 480 000e 0023     		movs	r3, #0
 481 0010 8360     		str	r3, [r0, #8]
 322:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 482              		.loc 1 322 3 is_stmt 1 view .LVU115
 322:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 483              		.loc 1 322 24 is_stmt 0 view .LVU116
 484 0012 C360     		str	r3, [r0, #12]
 323:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 485              		.loc 1 323 3 is_stmt 1 view .LVU117
 323:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 35


 486              		.loc 1 323 22 is_stmt 0 view .LVU118
 487 0014 0361     		str	r3, [r0, #16]
 324:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 488              		.loc 1 324 3 is_stmt 1 view .LVU119
 324:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 489              		.loc 1 324 20 is_stmt 0 view .LVU120
 490 0016 0C22     		movs	r2, #12
 491 0018 4261     		str	r2, [r0, #20]
 325:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 492              		.loc 1 325 3 is_stmt 1 view .LVU121
 325:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 493              		.loc 1 325 25 is_stmt 0 view .LVU122
 494 001a 8361     		str	r3, [r0, #24]
 326:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 495              		.loc 1 326 3 is_stmt 1 view .LVU123
 326:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 496              		.loc 1 326 28 is_stmt 0 view .LVU124
 497 001c C361     		str	r3, [r0, #28]
 327:Core/Src/main.c ****   {
 498              		.loc 1 327 3 is_stmt 1 view .LVU125
 327:Core/Src/main.c ****   {
 499              		.loc 1 327 7 is_stmt 0 view .LVU126
 500 001e FFF7FEFF 		bl	HAL_UART_Init
 501              	.LVL26:
 327:Core/Src/main.c ****   {
 502              		.loc 1 327 6 discriminator 1 view .LVU127
 503 0022 00B9     		cbnz	r0, .L30
 335:Core/Src/main.c **** 
 504              		.loc 1 335 1 view .LVU128
 505 0024 08BD     		pop	{r3, pc}
 506              	.L30:
 329:Core/Src/main.c ****   }
 507              		.loc 1 329 5 is_stmt 1 view .LVU129
 508 0026 FFF7FEFF 		bl	Error_Handler
 509              	.LVL27:
 510              	.L32:
 511 002a 00BF     		.align	2
 512              	.L31:
 513 002c 00000000 		.word	huart2
 514 0030 00440040 		.word	1073759232
 515              		.cfi_endproc
 516              	.LFE145:
 518              		.section	.text.MX_TIM2_Init,"ax",%progbits
 519              		.align	1
 520              		.syntax unified
 521              		.thumb
 522              		.thumb_func
 524              	MX_TIM2_Init:
 525              	.LFB144:
 261:Core/Src/main.c **** 
 526              		.loc 1 261 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 48
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530 0000 10B5     		push	{r4, lr}
 531              		.cfi_def_cfa_offset 8
 532              		.cfi_offset 4, -8
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 36


 533              		.cfi_offset 14, -4
 534 0002 8CB0     		sub	sp, sp, #48
 535              		.cfi_def_cfa_offset 56
 267:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 536              		.loc 1 267 3 view .LVU131
 267:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 537              		.loc 1 267 27 is_stmt 0 view .LVU132
 538 0004 03AC     		add	r4, sp, #12
 539 0006 2422     		movs	r2, #36
 540 0008 0021     		movs	r1, #0
 541 000a 2046     		mov	r0, r4
 542 000c FFF7FEFF 		bl	memset
 543              	.LVL28:
 268:Core/Src/main.c **** 
 544              		.loc 1 268 3 is_stmt 1 view .LVU133
 268:Core/Src/main.c **** 
 545              		.loc 1 268 27 is_stmt 0 view .LVU134
 546 0010 0023     		movs	r3, #0
 547 0012 0193     		str	r3, [sp, #4]
 548 0014 0293     		str	r3, [sp, #8]
 273:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 549              		.loc 1 273 3 is_stmt 1 view .LVU135
 273:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 550              		.loc 1 273 18 is_stmt 0 view .LVU136
 551 0016 1148     		ldr	r0, .L39
 552 0018 4FF08042 		mov	r2, #1073741824
 553 001c 0260     		str	r2, [r0]
 274:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 554              		.loc 1 274 3 is_stmt 1 view .LVU137
 274:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 555              		.loc 1 274 24 is_stmt 0 view .LVU138
 556 001e 4360     		str	r3, [r0, #4]
 275:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 557              		.loc 1 275 3 is_stmt 1 view .LVU139
 275:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 558              		.loc 1 275 26 is_stmt 0 view .LVU140
 559 0020 8360     		str	r3, [r0, #8]
 276:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 560              		.loc 1 276 3 is_stmt 1 view .LVU141
 276:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 561              		.loc 1 276 21 is_stmt 0 view .LVU142
 562 0022 4FF0FF32 		mov	r2, #-1
 563 0026 C260     		str	r2, [r0, #12]
 277:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 564              		.loc 1 277 3 is_stmt 1 view .LVU143
 277:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 565              		.loc 1 277 28 is_stmt 0 view .LVU144
 566 0028 0361     		str	r3, [r0, #16]
 278:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 567              		.loc 1 278 3 is_stmt 1 view .LVU145
 278:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 568              		.loc 1 278 32 is_stmt 0 view .LVU146
 569 002a 8361     		str	r3, [r0, #24]
 279:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 570              		.loc 1 279 3 is_stmt 1 view .LVU147
 279:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 571              		.loc 1 279 23 is_stmt 0 view .LVU148
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 37


 572 002c 0323     		movs	r3, #3
 573 002e 0393     		str	r3, [sp, #12]
 280:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 574              		.loc 1 280 3 is_stmt 1 view .LVU149
 281:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 575              		.loc 1 281 3 view .LVU150
 281:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 576              		.loc 1 281 24 is_stmt 0 view .LVU151
 577 0030 0123     		movs	r3, #1
 578 0032 0593     		str	r3, [sp, #20]
 282:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 579              		.loc 1 282 3 is_stmt 1 view .LVU152
 283:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 580              		.loc 1 283 3 view .LVU153
 284:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 581              		.loc 1 284 3 view .LVU154
 285:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 582              		.loc 1 285 3 view .LVU155
 285:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 583              		.loc 1 285 24 is_stmt 0 view .LVU156
 584 0034 0993     		str	r3, [sp, #36]
 286:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 585              		.loc 1 286 3 is_stmt 1 view .LVU157
 287:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 586              		.loc 1 287 3 view .LVU158
 288:Core/Src/main.c ****   {
 587              		.loc 1 288 3 view .LVU159
 288:Core/Src/main.c ****   {
 588              		.loc 1 288 7 is_stmt 0 view .LVU160
 589 0036 2146     		mov	r1, r4
 590 0038 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 591              	.LVL29:
 288:Core/Src/main.c ****   {
 592              		.loc 1 288 6 discriminator 1 view .LVU161
 593 003c 48B9     		cbnz	r0, .L37
 292:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 594              		.loc 1 292 3 is_stmt 1 view .LVU162
 292:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 595              		.loc 1 292 37 is_stmt 0 view .LVU163
 596 003e 0023     		movs	r3, #0
 597 0040 0193     		str	r3, [sp, #4]
 293:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 598              		.loc 1 293 3 is_stmt 1 view .LVU164
 293:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 599              		.loc 1 293 33 is_stmt 0 view .LVU165
 600 0042 0293     		str	r3, [sp, #8]
 294:Core/Src/main.c ****   {
 601              		.loc 1 294 3 is_stmt 1 view .LVU166
 294:Core/Src/main.c ****   {
 602              		.loc 1 294 7 is_stmt 0 view .LVU167
 603 0044 01A9     		add	r1, sp, #4
 604 0046 0548     		ldr	r0, .L39
 605 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 606              	.LVL30:
 294:Core/Src/main.c ****   {
 607              		.loc 1 294 6 discriminator 1 view .LVU168
 608 004c 18B9     		cbnz	r0, .L38
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 38


 302:Core/Src/main.c **** 
 609              		.loc 1 302 1 view .LVU169
 610 004e 0CB0     		add	sp, sp, #48
 611              		.cfi_remember_state
 612              		.cfi_def_cfa_offset 8
 613              		@ sp needed
 614 0050 10BD     		pop	{r4, pc}
 615              	.L37:
 616              		.cfi_restore_state
 290:Core/Src/main.c ****   }
 617              		.loc 1 290 5 is_stmt 1 view .LVU170
 618 0052 FFF7FEFF 		bl	Error_Handler
 619              	.LVL31:
 620              	.L38:
 296:Core/Src/main.c ****   }
 621              		.loc 1 296 5 view .LVU171
 622 0056 FFF7FEFF 		bl	Error_Handler
 623              	.LVL32:
 624              	.L40:
 625 005a 00BF     		.align	2
 626              	.L39:
 627 005c 00000000 		.word	htim2
 628              		.cfi_endproc
 629              	.LFE144:
 631              		.section	.text.SystemClock_Config,"ax",%progbits
 632              		.align	1
 633              		.global	SystemClock_Config
 634              		.syntax unified
 635              		.thumb
 636              		.thumb_func
 638              	SystemClock_Config:
 639              	.LFB142:
 179:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 640              		.loc 1 179 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 80
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644 0000 10B5     		push	{r4, lr}
 645              		.cfi_def_cfa_offset 8
 646              		.cfi_offset 4, -8
 647              		.cfi_offset 14, -4
 648 0002 94B0     		sub	sp, sp, #80
 649              		.cfi_def_cfa_offset 88
 180:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 650              		.loc 1 180 3 view .LVU173
 180:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 651              		.loc 1 180 22 is_stmt 0 view .LVU174
 652 0004 07AC     		add	r4, sp, #28
 653 0006 3422     		movs	r2, #52
 654 0008 0021     		movs	r1, #0
 655 000a 2046     		mov	r0, r4
 656 000c FFF7FEFF 		bl	memset
 657              	.LVL33:
 181:Core/Src/main.c **** 
 658              		.loc 1 181 3 is_stmt 1 view .LVU175
 181:Core/Src/main.c **** 
 659              		.loc 1 181 22 is_stmt 0 view .LVU176
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 39


 660 0010 0023     		movs	r3, #0
 661 0012 0293     		str	r3, [sp, #8]
 662 0014 0393     		str	r3, [sp, #12]
 663 0016 0493     		str	r3, [sp, #16]
 664 0018 0593     		str	r3, [sp, #20]
 665 001a 0693     		str	r3, [sp, #24]
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 666              		.loc 1 185 3 is_stmt 1 view .LVU177
 667              	.LBB10:
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 668              		.loc 1 185 3 view .LVU178
 669 001c 0093     		str	r3, [sp]
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 670              		.loc 1 185 3 view .LVU179
 671 001e 1F4A     		ldr	r2, .L47
 672 0020 116C     		ldr	r1, [r2, #64]
 673 0022 41F08051 		orr	r1, r1, #268435456
 674 0026 1164     		str	r1, [r2, #64]
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 675              		.loc 1 185 3 view .LVU180
 676 0028 126C     		ldr	r2, [r2, #64]
 677 002a 02F08052 		and	r2, r2, #268435456
 678 002e 0092     		str	r2, [sp]
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 679              		.loc 1 185 3 view .LVU181
 680 0030 009A     		ldr	r2, [sp]
 681              	.LBE10:
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 682              		.loc 1 185 3 view .LVU182
 186:Core/Src/main.c **** 
 683              		.loc 1 186 3 view .LVU183
 684              	.LBB11:
 186:Core/Src/main.c **** 
 685              		.loc 1 186 3 view .LVU184
 686 0032 0193     		str	r3, [sp, #4]
 186:Core/Src/main.c **** 
 687              		.loc 1 186 3 view .LVU185
 688 0034 1A49     		ldr	r1, .L47+4
 689 0036 0A68     		ldr	r2, [r1]
 690 0038 22F44042 		bic	r2, r2, #49152
 691 003c 42F48042 		orr	r2, r2, #16384
 692 0040 0A60     		str	r2, [r1]
 186:Core/Src/main.c **** 
 693              		.loc 1 186 3 view .LVU186
 694 0042 0A68     		ldr	r2, [r1]
 695 0044 02F44042 		and	r2, r2, #49152
 696 0048 0192     		str	r2, [sp, #4]
 186:Core/Src/main.c **** 
 697              		.loc 1 186 3 view .LVU187
 698 004a 019A     		ldr	r2, [sp, #4]
 699              	.LBE11:
 186:Core/Src/main.c **** 
 700              		.loc 1 186 3 view .LVU188
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 701              		.loc 1 191 3 view .LVU189
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 702              		.loc 1 191 36 is_stmt 0 view .LVU190
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 40


 703 004c 0222     		movs	r2, #2
 704 004e 0792     		str	r2, [sp, #28]
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 705              		.loc 1 192 3 is_stmt 1 view .LVU191
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 706              		.loc 1 192 30 is_stmt 0 view .LVU192
 707 0050 0121     		movs	r1, #1
 708 0052 0A91     		str	r1, [sp, #40]
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 709              		.loc 1 193 3 is_stmt 1 view .LVU193
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 710              		.loc 1 193 41 is_stmt 0 view .LVU194
 711 0054 1021     		movs	r1, #16
 712 0056 0B91     		str	r1, [sp, #44]
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 713              		.loc 1 194 3 is_stmt 1 view .LVU195
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 714              		.loc 1 194 34 is_stmt 0 view .LVU196
 715 0058 0D92     		str	r2, [sp, #52]
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 716              		.loc 1 195 3 is_stmt 1 view .LVU197
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 717              		.loc 1 195 35 is_stmt 0 view .LVU198
 718 005a 0E93     		str	r3, [sp, #56]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 719              		.loc 1 196 3 is_stmt 1 view .LVU199
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 720              		.loc 1 196 30 is_stmt 0 view .LVU200
 721 005c 0F91     		str	r1, [sp, #60]
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 722              		.loc 1 197 3 is_stmt 1 view .LVU201
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 723              		.loc 1 197 30 is_stmt 0 view .LVU202
 724 005e 4FF4A873 		mov	r3, #336
 725 0062 1093     		str	r3, [sp, #64]
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 726              		.loc 1 198 3 is_stmt 1 view .LVU203
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 727              		.loc 1 198 30 is_stmt 0 view .LVU204
 728 0064 0423     		movs	r3, #4
 729 0066 1193     		str	r3, [sp, #68]
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 730              		.loc 1 199 3 is_stmt 1 view .LVU205
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 731              		.loc 1 199 30 is_stmt 0 view .LVU206
 732 0068 1292     		str	r2, [sp, #72]
 200:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 733              		.loc 1 200 3 is_stmt 1 view .LVU207
 200:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 734              		.loc 1 200 30 is_stmt 0 view .LVU208
 735 006a 1392     		str	r2, [sp, #76]
 201:Core/Src/main.c ****   {
 736              		.loc 1 201 3 is_stmt 1 view .LVU209
 201:Core/Src/main.c ****   {
 737              		.loc 1 201 7 is_stmt 0 view .LVU210
 738 006c 2046     		mov	r0, r4
 739 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 41


 740              	.LVL34:
 201:Core/Src/main.c ****   {
 741              		.loc 1 201 6 discriminator 1 view .LVU211
 742 0072 78B9     		cbnz	r0, .L45
 208:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 743              		.loc 1 208 3 is_stmt 1 view .LVU212
 208:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 744              		.loc 1 208 31 is_stmt 0 view .LVU213
 745 0074 0F23     		movs	r3, #15
 746 0076 0293     		str	r3, [sp, #8]
 210:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 747              		.loc 1 210 3 is_stmt 1 view .LVU214
 210:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 748              		.loc 1 210 34 is_stmt 0 view .LVU215
 749 0078 0221     		movs	r1, #2
 750 007a 0391     		str	r1, [sp, #12]
 211:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 751              		.loc 1 211 3 is_stmt 1 view .LVU216
 211:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 752              		.loc 1 211 35 is_stmt 0 view .LVU217
 753 007c 0023     		movs	r3, #0
 754 007e 0493     		str	r3, [sp, #16]
 212:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 755              		.loc 1 212 3 is_stmt 1 view .LVU218
 212:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 756              		.loc 1 212 36 is_stmt 0 view .LVU219
 757 0080 4FF48052 		mov	r2, #4096
 758 0084 0592     		str	r2, [sp, #20]
 213:Core/Src/main.c **** 
 759              		.loc 1 213 3 is_stmt 1 view .LVU220
 213:Core/Src/main.c **** 
 760              		.loc 1 213 36 is_stmt 0 view .LVU221
 761 0086 0693     		str	r3, [sp, #24]
 215:Core/Src/main.c ****   {
 762              		.loc 1 215 3 is_stmt 1 view .LVU222
 215:Core/Src/main.c ****   {
 763              		.loc 1 215 7 is_stmt 0 view .LVU223
 764 0088 02A8     		add	r0, sp, #8
 765 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 766              	.LVL35:
 215:Core/Src/main.c ****   {
 767              		.loc 1 215 6 discriminator 1 view .LVU224
 768 008e 18B9     		cbnz	r0, .L46
 219:Core/Src/main.c **** 
 769              		.loc 1 219 1 view .LVU225
 770 0090 14B0     		add	sp, sp, #80
 771              		.cfi_remember_state
 772              		.cfi_def_cfa_offset 8
 773              		@ sp needed
 774 0092 10BD     		pop	{r4, pc}
 775              	.L45:
 776              		.cfi_restore_state
 203:Core/Src/main.c ****   }
 777              		.loc 1 203 5 is_stmt 1 view .LVU226
 778 0094 FFF7FEFF 		bl	Error_Handler
 779              	.LVL36:
 780              	.L46:
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 42


 217:Core/Src/main.c ****   }
 781              		.loc 1 217 5 view .LVU227
 782 0098 FFF7FEFF 		bl	Error_Handler
 783              	.LVL37:
 784              	.L48:
 785              		.align	2
 786              	.L47:
 787 009c 00380240 		.word	1073887232
 788 00a0 00700040 		.word	1073770496
 789              		.cfi_endproc
 790              	.LFE142:
 792              		.section	.text.main,"ax",%progbits
 793              		.align	1
 794              		.global	main
 795              		.syntax unified
 796              		.thumb
 797              		.thumb_func
 799              	main:
 800              	.LFB141:
  93:Core/Src/main.c **** 
 801              		.loc 1 93 1 view -0
 802              		.cfi_startproc
 803              		@ Volatile: function does not return.
 804              		@ args = 0, pretend = 0, frame = 0
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 806 0000 08B5     		push	{r3, lr}
 807              		.cfi_def_cfa_offset 8
 808              		.cfi_offset 3, -8
 809              		.cfi_offset 14, -4
 102:Core/Src/main.c **** 
 810              		.loc 1 102 3 view .LVU229
 811 0002 FFF7FEFF 		bl	HAL_Init
 812              	.LVL38:
 109:Core/Src/main.c **** 
 813              		.loc 1 109 3 view .LVU230
 814 0006 FFF7FEFF 		bl	SystemClock_Config
 815              	.LVL39:
 116:Core/Src/main.c ****   MX_I2C1_Init();
 816              		.loc 1 116 3 view .LVU231
 817 000a FFF7FEFF 		bl	MX_GPIO_Init
 818              	.LVL40:
 117:Core/Src/main.c ****   MX_USART2_UART_Init();
 819              		.loc 1 117 3 view .LVU232
 820 000e FFF7FEFF 		bl	MX_I2C1_Init
 821              	.LVL41:
 118:Core/Src/main.c ****   MX_TIM2_Init();
 822              		.loc 1 118 3 view .LVU233
 823 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 824              	.LVL42:
 119:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 825              		.loc 1 119 3 view .LVU234
 826 0016 FFF7FEFF 		bl	MX_TIM2_Init
 827              	.LVL43:
 125:Core/Src/main.c **** 
 828              		.loc 1 125 3 view .LVU235
 829 001a FFF7FEFF 		bl	osKernelInitialize
 830              	.LVL44:
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 43


 145:Core/Src/main.c **** 
 831              		.loc 1 145 3 view .LVU236
 145:Core/Src/main.c **** 
 832              		.loc 1 145 23 is_stmt 0 view .LVU237
 833 001e 084A     		ldr	r2, .L52
 834 0020 0021     		movs	r1, #0
 835 0022 0848     		ldr	r0, .L52+4
 836 0024 FFF7FEFF 		bl	osThreadNew
 837              	.LVL45:
 145:Core/Src/main.c **** 
 838              		.loc 1 145 21 discriminator 1 view .LVU238
 839 0028 074B     		ldr	r3, .L52+8
 840 002a 1860     		str	r0, [r3]
 148:Core/Src/main.c **** 
 841              		.loc 1 148 3 is_stmt 1 view .LVU239
 148:Core/Src/main.c **** 
 842              		.loc 1 148 25 is_stmt 0 view .LVU240
 843 002c 074A     		ldr	r2, .L52+12
 844 002e 0021     		movs	r1, #0
 845 0030 0748     		ldr	r0, .L52+16
 846 0032 FFF7FEFF 		bl	osThreadNew
 847              	.LVL46:
 148:Core/Src/main.c **** 
 848              		.loc 1 148 23 discriminator 1 view .LVU241
 849 0036 074B     		ldr	r3, .L52+20
 850 0038 1860     		str	r0, [r3]
 159:Core/Src/main.c **** 
 851              		.loc 1 159 3 is_stmt 1 view .LVU242
 852 003a FFF7FEFF 		bl	osKernelStart
 853              	.LVL47:
 854              	.L50:
 165:Core/Src/main.c ****   {
 855              		.loc 1 165 3 view .LVU243
 170:Core/Src/main.c ****   /* USER CODE END 3 */
 856              		.loc 1 170 3 view .LVU244
 165:Core/Src/main.c ****   {
 857              		.loc 1 165 9 view .LVU245
 858 003e FEE7     		b	.L50
 859              	.L53:
 860              		.align	2
 861              	.L52:
 862 0040 00000000 		.word	defaultTask_attributes
 863 0044 00000000 		.word	StartDefaultTask
 864 0048 00000000 		.word	defaultTaskHandle
 865 004c 00000000 		.word	printLCD_Task_attributes
 866 0050 00000000 		.word	StartTask02
 867 0054 00000000 		.word	printLCD_TaskHandle
 868              		.cfi_endproc
 869              	.LFE141:
 871              		.global	printLCD_Task_attributes
 872              		.section	.rodata.str1.4,"aMS",%progbits,1
 873              		.align	2
 874              	.LC1:
 875 0000 7072696E 		.ascii	"printLCD_Task\000"
 875      744C4344 
 875      5F546173 
 875      6B00
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 44


 876              		.section	.rodata.printLCD_Task_attributes,"a"
 877              		.align	2
 880              	printLCD_Task_attributes:
 881 0000 00000000 		.word	.LC1
 882 0004 00000000 		.space	16
 882      00000000 
 882      00000000 
 882      00000000 
 883 0014 00020000 		.word	512
 884 0018 18000000 		.word	24
 885 001c 00000000 		.space	8
 885      00000000 
 886              		.global	printLCD_TaskHandle
 887              		.section	.bss.printLCD_TaskHandle,"aw",%nobits
 888              		.align	2
 891              	printLCD_TaskHandle:
 892 0000 00000000 		.space	4
 893              		.global	defaultTask_attributes
 894              		.section	.rodata.str1.4
 895 000e 0000     		.align	2
 896              	.LC2:
 897 0010 64656661 		.ascii	"defaultTask\000"
 897      756C7454 
 897      61736B00 
 898              		.section	.rodata.defaultTask_attributes,"a"
 899              		.align	2
 902              	defaultTask_attributes:
 903 0000 10000000 		.word	.LC2
 904 0004 00000000 		.space	16
 904      00000000 
 904      00000000 
 904      00000000 
 905 0014 00020000 		.word	512
 906 0018 18000000 		.word	24
 907 001c 00000000 		.space	8
 907      00000000 
 908              		.global	defaultTaskHandle
 909              		.section	.bss.defaultTaskHandle,"aw",%nobits
 910              		.align	2
 913              	defaultTaskHandle:
 914 0000 00000000 		.space	4
 915              		.global	huart2
 916              		.section	.bss.huart2,"aw",%nobits
 917              		.align	2
 920              	huart2:
 921 0000 00000000 		.space	72
 921      00000000 
 921      00000000 
 921      00000000 
 921      00000000 
 922              		.global	htim2
 923              		.section	.bss.htim2,"aw",%nobits
 924              		.align	2
 927              	htim2:
 928 0000 00000000 		.space	72
 928      00000000 
 928      00000000 
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 45


 928      00000000 
 928      00000000 
 929              		.global	hi2c1
 930              		.section	.bss.hi2c1,"aw",%nobits
 931              		.align	2
 934              	hi2c1:
 935 0000 00000000 		.space	84
 935      00000000 
 935      00000000 
 935      00000000 
 935      00000000 
 936              		.text
 937              	.Letext0:
 938              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 939              		.file 4 "/Users/antoinemg/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode
 940              		.file 5 "/Users/antoinemg/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode
 941              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 942              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 943              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 944              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 945              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 946              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 947              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 948              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 949              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 950              		.file 15 "/Users/antoinemg/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscod
 951              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 952              		.file 17 "Core/Inc/lcd_st7032i.h"
 953              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 954              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 955              		.file 20 "<built-in>"
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 46


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:174    .text.MX_GPIO_Init:000000b0 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:181    .text.StartDefaultTask:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:187    .text.StartDefaultTask:00000000 StartDefaultTask
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:213    .rodata.StartTask02.str1.4:00000000 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:217    .text.StartTask02:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:223    .text.StartTask02:00000000 StartTask02
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:296    .text.StartTask02:00000054 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:934    .bss.hi2c1:00000000 hi2c1
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:927    .bss.htim2:00000000 htim2
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:303    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:309    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:342    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:347    .text.Error_Handler:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:353    .text.Error_Handler:00000000 Error_Handler
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:385    .text.MX_I2C1_Init:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:390    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:447    .text.MX_I2C1_Init:0000002c $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:454    .text.MX_USART2_UART_Init:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:459    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:513    .text.MX_USART2_UART_Init:0000002c $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:920    .bss.huart2:00000000 huart2
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:519    .text.MX_TIM2_Init:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:524    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:627    .text.MX_TIM2_Init:0000005c $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:632    .text.SystemClock_Config:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:638    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:787    .text.SystemClock_Config:0000009c $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:793    .text.main:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:799    .text.main:00000000 main
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:862    .text.main:00000040 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:902    .rodata.defaultTask_attributes:00000000 defaultTask_attributes
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:913    .bss.defaultTaskHandle:00000000 defaultTaskHandle
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:880    .rodata.printLCD_Task_attributes:00000000 printLCD_Task_attributes
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:891    .bss.printLCD_TaskHandle:00000000 printLCD_TaskHandle
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:873    .rodata.str1.4:00000000 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:877    .rodata.printLCD_Task_attributes:00000000 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:888    .bss.printLCD_TaskHandle:00000000 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:899    .rodata.defaultTask_attributes:00000000 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:910    .bss.defaultTaskHandle:00000000 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:917    .bss.huart2:00000000 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:924    .bss.htim2:00000000 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s:931    .bss.hi2c1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
osDelay
memcpy
lcd_init
lcd_put_cursor
lcd_clear
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccxC3qvY.s 			page 47


HAL_TIM_Encoder_Start
sprintf
lcd_write
HAL_IncTick
HAL_I2C_Init
HAL_UART_Init
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
osKernelInitialize
osThreadNew
osKernelStart
