OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/ihp-sg13g2/lef/sg13g2_tech.lef
[INFO ODB-0223]     Created 19 technology layers
[INFO ODB-0224]     Created 300 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/ihp-sg13g2/lef/sg13g2_tech.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/ihp-sg13g2/lef/sg13g2_stdcell.lef
[INFO ODB-0225]     Created 78 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/ihp-sg13g2/lef/sg13g2_stdcell.lef
[WARNING STA-0201] ./results/ihp-sg13g2/aes/base/1_synth.v line 127951, instance _39084_ port HI not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 19543
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.400, 3.780).
[INFO IFP-0001] Added 276 rows of 2179 site CoreSite with height 1.
[INFO RSZ-0026] Removed 3230 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1uA
 power 1pW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.05

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _38952_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38952_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _38952_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.04    0.14    0.14 v _38952_/Q_N (sg13g2_dfrbp_1)
                                         u0.r0.rcnt_next[0] (net)
                  0.04    0.00    0.14 v _38538_/B_N (sg13g2_nor2b_1)
     1    0.00    0.01    0.07    0.21 v _38538_/Y (sg13g2_nor2b_1)
                                         _00557_ (net)
                  0.01    0.00    0.21 v _38952_/D (sg13g2_dfrbp_1)
                                  0.21   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _38952_/CLK (sg13g2_dfrbp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _38886_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38886_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _38886_/CLK (sg13g2_dfrbp_1)
    75    0.23    0.95    0.83    0.83 ^ _38886_/Q (sg13g2_dfrbp_1)
                                         us02.a[1] (net)
                  0.95    0.00    0.83 ^ _27577_/A (sg13g2_inv_1)
    21    0.06    0.38    0.54    1.37 v _27577_/Y (sg13g2_inv_1)
                                         _18293_ (net)
                  0.38    0.00    1.37 v _28185_/S (sg13g2_mux2_1)
     1    0.00    0.04    0.21    1.58 v _28185_/X (sg13g2_mux2_1)
                                         _18901_ (net)
                  0.04    0.00    1.58 v _28190_/B1 (sg13g2_a221oi_1)
     1    0.00    0.11    0.12    1.70 ^ _28190_/Y (sg13g2_a221oi_1)
                                         _18906_ (net)
                  0.11    0.00    1.70 ^ _28191_/B1 (sg13g2_o21ai_1)
     2    0.01    0.07    0.09    1.80 v _28191_/Y (sg13g2_o21ai_1)
                                         _18907_ (net)
                  0.07    0.00    1.80 v _28200_/B1 (sg13g2_a22oi_1)
     1    0.00    0.07    0.07    1.86 ^ _28200_/Y (sg13g2_a22oi_1)
                                         _18916_ (net)
                  0.07    0.00    1.86 ^ _28228_/B (sg13g2_nand4_1)
     1    0.00    0.08    0.10    1.96 v _28228_/Y (sg13g2_nand4_1)
                                         _18944_ (net)
                  0.08    0.00    1.96 v _28255_/C (sg13g2_nor4_1)
     6    0.03    0.62    0.51    2.47 ^ _28255_/Y (sg13g2_nor4_1)
                                         _18971_ (net)
                  0.62    0.00    2.47 ^ _30656_/A (sg13g2_xnor2_1)
     6    0.03    0.27    0.39    2.87 v _30656_/Y (sg13g2_xnor2_1)
                                         _02900_ (net)
                  0.27    0.00    2.87 v _30863_/B (sg13g2_xor2_1)
     1    0.01    0.10    0.17    3.04 v _30863_/X (sg13g2_xor2_1)
                                         _03110_ (net)
                  0.10    0.00    3.04 v _30865_/A (sg13g2_xnor2_1)
     1    0.00    0.04    0.12    3.15 v _30865_/Y (sg13g2_xnor2_1)
                                         _03112_ (net)
                  0.04    0.00    3.15 v _30867_/A2 (sg13g2_o21ai_1)
     1    0.01    0.31    0.10    3.25 ^ _30867_/Y (sg13g2_o21ai_1)
                                         _03114_ (net)
                  0.31    0.00    3.25 ^ _30868_/B (sg13g2_xnor2_1)
     1    0.00    0.10    0.15    3.40 ^ _30868_/Y (sg13g2_xnor2_1)
                                         _00018_ (net)
                  0.10    0.00    3.40 ^ _38886_/D (sg13g2_dfrbp_1)
                                  3.40   data arrival time

                  0.00    5.60    5.60   clock clk (rise edge)
                          0.00    5.60   clock network delay (ideal)
                          0.00    5.60   clock reconvergence pessimism
                                  5.60 ^ _38886_/CLK (sg13g2_dfrbp_1)
                         -0.15    5.45   library setup time
                                  5.45   data required time
-----------------------------------------------------------------------------
                                  5.45   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                  2.05   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _38886_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38886_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _38886_/CLK (sg13g2_dfrbp_1)
    75    0.23    0.95    0.83    0.83 ^ _38886_/Q (sg13g2_dfrbp_1)
                                         us02.a[1] (net)
                  0.95    0.00    0.83 ^ _27577_/A (sg13g2_inv_1)
    21    0.06    0.38    0.54    1.37 v _27577_/Y (sg13g2_inv_1)
                                         _18293_ (net)
                  0.38    0.00    1.37 v _28185_/S (sg13g2_mux2_1)
     1    0.00    0.04    0.21    1.58 v _28185_/X (sg13g2_mux2_1)
                                         _18901_ (net)
                  0.04    0.00    1.58 v _28190_/B1 (sg13g2_a221oi_1)
     1    0.00    0.11    0.12    1.70 ^ _28190_/Y (sg13g2_a221oi_1)
                                         _18906_ (net)
                  0.11    0.00    1.70 ^ _28191_/B1 (sg13g2_o21ai_1)
     2    0.01    0.07    0.09    1.80 v _28191_/Y (sg13g2_o21ai_1)
                                         _18907_ (net)
                  0.07    0.00    1.80 v _28200_/B1 (sg13g2_a22oi_1)
     1    0.00    0.07    0.07    1.86 ^ _28200_/Y (sg13g2_a22oi_1)
                                         _18916_ (net)
                  0.07    0.00    1.86 ^ _28228_/B (sg13g2_nand4_1)
     1    0.00    0.08    0.10    1.96 v _28228_/Y (sg13g2_nand4_1)
                                         _18944_ (net)
                  0.08    0.00    1.96 v _28255_/C (sg13g2_nor4_1)
     6    0.03    0.62    0.51    2.47 ^ _28255_/Y (sg13g2_nor4_1)
                                         _18971_ (net)
                  0.62    0.00    2.47 ^ _30656_/A (sg13g2_xnor2_1)
     6    0.03    0.27    0.39    2.87 v _30656_/Y (sg13g2_xnor2_1)
                                         _02900_ (net)
                  0.27    0.00    2.87 v _30863_/B (sg13g2_xor2_1)
     1    0.01    0.10    0.17    3.04 v _30863_/X (sg13g2_xor2_1)
                                         _03110_ (net)
                  0.10    0.00    3.04 v _30865_/A (sg13g2_xnor2_1)
     1    0.00    0.04    0.12    3.15 v _30865_/Y (sg13g2_xnor2_1)
                                         _03112_ (net)
                  0.04    0.00    3.15 v _30867_/A2 (sg13g2_o21ai_1)
     1    0.01    0.31    0.10    3.25 ^ _30867_/Y (sg13g2_o21ai_1)
                                         _03114_ (net)
                  0.31    0.00    3.25 ^ _30868_/B (sg13g2_xnor2_1)
     1    0.00    0.10    0.15    3.40 ^ _30868_/Y (sg13g2_xnor2_1)
                                         _00018_ (net)
                  0.10    0.00    3.40 ^ _38886_/D (sg13g2_dfrbp_1)
                                  3.40   data arrival time

                  0.00    5.60    5.60   clock clk (rise edge)
                          0.00    5.60   clock network delay (ideal)
                          0.00    5.60   clock reconvergence pessimism
                                  5.60 ^ _38886_/CLK (sg13g2_dfrbp_1)
                         -0.15    5.45   library setup time
                                  5.45   data required time
-----------------------------------------------------------------------------
                                  5.45   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                  2.05   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.19e-02   3.71e-03   2.85e-07   1.57e-02  27.7%
Combinational          2.34e-02   1.73e-02   1.84e-06   4.08e-02  72.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.54e-02   2.11e-02   2.12e-06   5.64e-02 100.0%
                          62.7%      37.3%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 178381 u^2 16% utilization.

Elapsed time: 0:01.26[h:]min:sec. CPU time: user 1.23 sys 0.02 (99%). Peak memory: 150252KB.
