Verilog RTL설계 / Vivado simulation, synthesis, gen bitstream / basys 3 FPGA 동작확인
