# Results

|||
|-:|:-|
Synthesis Settings | Vivado Synthesis 2022 Defaults
Target Device | xc7z020clg400-1

Based on the resource utilization, it appears these implementations are identical, as intended.

## SystemVerilog Implementation

|||
|-:|:-|
Flops | 10
LUTs | 12

## VHDL Implementation

|||
|-:|:-|
Flops | 10
LUTs | 12
