# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab3.gen/sources_1/bd/axi_stream_bd/ipshared/ec67/hdl" --include "../../../../lab3.gen/sources_1/bd/axi_stream_bd/ipshared/3007/hdl" --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../lab3.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../lab3.srcs/sources_1/imports/clk_wiz_0.v" \
"../../../../lab3.srcs/sources_1/imports/clk_wiz_0_clk_wiz.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
