
F303_I2C_DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f70  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080030f8  080030f8  000130f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003130  08003130  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003130  08003130  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003130  08003130  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003130  08003130  00013130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003134  08003134  00013134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003138  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  20000070  080031a8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000160  080031a8  00020160  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010d6f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020a7  00000000  00000000  00030e0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000918  00000000  00000000  00032eb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000830  00000000  00000000  000337d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000182fc  00000000  00000000  00034000  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009cf7  00000000  00000000  0004c2fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000801fe  00000000  00000000  00055ff3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d61f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000256c  00000000  00000000  000d626c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080030e0 	.word	0x080030e0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	080030e0 	.word	0x080030e0

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f92f 	bl	800043c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f002 fd5c 	bl	8002ca0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f939 	bl	800048a <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295
 8000230:	f000 f90f 	bl	8000452 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	20000098 	.word	0x20000098

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000098 	.word	0x20000098

08000294 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800029c:	f7ff ffee 	bl	800027c <HAL_GetTick>
 80002a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002ac:	d005      	beq.n	80002ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <HAL_Delay+0x40>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	461a      	mov	r2, r3
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	4413      	add	r3, r2
 80002b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002ba:	bf00      	nop
 80002bc:	f7ff ffde 	bl	800027c <HAL_GetTick>
 80002c0:	4602      	mov	r2, r0
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	1ad3      	subs	r3, r2, r3
 80002c6:	68fa      	ldr	r2, [r7, #12]
 80002c8:	429a      	cmp	r2, r3
 80002ca:	d8f7      	bhi.n	80002bc <HAL_Delay+0x28>
  {
  }
}
 80002cc:	bf00      	nop
 80002ce:	3710      	adds	r7, #16
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000004 	.word	0x20000004

080002d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	f003 0307 	and.w	r3, r3, #7
 80002e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002ee:	68ba      	ldr	r2, [r7, #8]
 80002f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002f4:	4013      	ands	r3, r2
 80002f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800030a:	4a04      	ldr	r2, [pc, #16]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	60d3      	str	r3, [r2, #12]
}
 8000310:	bf00      	nop
 8000312:	3714      	adds	r7, #20
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <NVIC_GetPriorityGrouping+0x18>)
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	0a1b      	lsrs	r3, r3, #8
 800032a:	f003 0307 	and.w	r3, r3, #7
}
 800032e:	4618      	mov	r0, r3
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	e000ed00 	.word	0xe000ed00

0800033c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	6039      	str	r1, [r7, #0]
 8000346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800034c:	2b00      	cmp	r3, #0
 800034e:	da0b      	bge.n	8000368 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	b2da      	uxtb	r2, r3
 8000354:	490c      	ldr	r1, [pc, #48]	; (8000388 <NVIC_SetPriority+0x4c>)
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	f003 030f 	and.w	r3, r3, #15
 800035c:	3b04      	subs	r3, #4
 800035e:	0112      	lsls	r2, r2, #4
 8000360:	b2d2      	uxtb	r2, r2
 8000362:	440b      	add	r3, r1
 8000364:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000366:	e009      	b.n	800037c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	b2da      	uxtb	r2, r3
 800036c:	4907      	ldr	r1, [pc, #28]	; (800038c <NVIC_SetPriority+0x50>)
 800036e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000372:	0112      	lsls	r2, r2, #4
 8000374:	b2d2      	uxtb	r2, r2
 8000376:	440b      	add	r3, r1
 8000378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800037c:	bf00      	nop
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr
 8000388:	e000ed00 	.word	0xe000ed00
 800038c:	e000e100 	.word	0xe000e100

08000390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000390:	b480      	push	{r7}
 8000392:	b089      	sub	sp, #36	; 0x24
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	f003 0307 	and.w	r3, r3, #7
 80003a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003a4:	69fb      	ldr	r3, [r7, #28]
 80003a6:	f1c3 0307 	rsb	r3, r3, #7
 80003aa:	2b04      	cmp	r3, #4
 80003ac:	bf28      	it	cs
 80003ae:	2304      	movcs	r3, #4
 80003b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003b2:	69fb      	ldr	r3, [r7, #28]
 80003b4:	3304      	adds	r3, #4
 80003b6:	2b06      	cmp	r3, #6
 80003b8:	d902      	bls.n	80003c0 <NVIC_EncodePriority+0x30>
 80003ba:	69fb      	ldr	r3, [r7, #28]
 80003bc:	3b03      	subs	r3, #3
 80003be:	e000      	b.n	80003c2 <NVIC_EncodePriority+0x32>
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003c4:	f04f 32ff 	mov.w	r2, #4294967295
 80003c8:	69bb      	ldr	r3, [r7, #24]
 80003ca:	fa02 f303 	lsl.w	r3, r2, r3
 80003ce:	43da      	mvns	r2, r3
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	401a      	ands	r2, r3
 80003d4:	697b      	ldr	r3, [r7, #20]
 80003d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003d8:	f04f 31ff 	mov.w	r1, #4294967295
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	43d9      	mvns	r1, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003e8:	4313      	orrs	r3, r2
         );
}
 80003ea:	4618      	mov	r0, r3
 80003ec:	3724      	adds	r7, #36	; 0x24
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
	...

080003f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	3b01      	subs	r3, #1
 8000404:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000408:	d301      	bcc.n	800040e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800040a:	2301      	movs	r3, #1
 800040c:	e00f      	b.n	800042e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800040e:	4a0a      	ldr	r2, [pc, #40]	; (8000438 <SysTick_Config+0x40>)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	3b01      	subs	r3, #1
 8000414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000416:	210f      	movs	r1, #15
 8000418:	f04f 30ff 	mov.w	r0, #4294967295
 800041c:	f7ff ff8e 	bl	800033c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000420:	4b05      	ldr	r3, [pc, #20]	; (8000438 <SysTick_Config+0x40>)
 8000422:	2200      	movs	r2, #0
 8000424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000426:	4b04      	ldr	r3, [pc, #16]	; (8000438 <SysTick_Config+0x40>)
 8000428:	2207      	movs	r2, #7
 800042a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800042c:	2300      	movs	r3, #0
}
 800042e:	4618      	mov	r0, r3
 8000430:	3708      	adds	r7, #8
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	e000e010 	.word	0xe000e010

0800043c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000444:	6878      	ldr	r0, [r7, #4]
 8000446:	f7ff ff47 	bl	80002d8 <NVIC_SetPriorityGrouping>
}
 800044a:	bf00      	nop
 800044c:	3708      	adds	r7, #8
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}

08000452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000452:	b580      	push	{r7, lr}
 8000454:	b086      	sub	sp, #24
 8000456:	af00      	add	r7, sp, #0
 8000458:	4603      	mov	r3, r0
 800045a:	60b9      	str	r1, [r7, #8]
 800045c:	607a      	str	r2, [r7, #4]
 800045e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000460:	2300      	movs	r3, #0
 8000462:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000464:	f7ff ff5c 	bl	8000320 <NVIC_GetPriorityGrouping>
 8000468:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	68b9      	ldr	r1, [r7, #8]
 800046e:	6978      	ldr	r0, [r7, #20]
 8000470:	f7ff ff8e 	bl	8000390 <NVIC_EncodePriority>
 8000474:	4602      	mov	r2, r0
 8000476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800047a:	4611      	mov	r1, r2
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff ff5d 	bl	800033c <NVIC_SetPriority>
}
 8000482:	bf00      	nop
 8000484:	3718      	adds	r7, #24
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	b082      	sub	sp, #8
 800048e:	af00      	add	r7, sp, #0
 8000490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000492:	6878      	ldr	r0, [r7, #4]
 8000494:	f7ff ffb0 	bl	80003f8 <SysTick_Config>
 8000498:	4603      	mov	r3, r0
}
 800049a:	4618      	mov	r0, r3
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
	...

080004a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b087      	sub	sp, #28
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004ae:	2300      	movs	r3, #0
 80004b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004b2:	2300      	movs	r3, #0
 80004b4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004b6:	2300      	movs	r3, #0
 80004b8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004ba:	e14e      	b.n	800075a <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	2101      	movs	r1, #1
 80004c2:	697b      	ldr	r3, [r7, #20]
 80004c4:	fa01 f303 	lsl.w	r3, r1, r3
 80004c8:	4013      	ands	r3, r2
 80004ca:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	f000 8140 	beq.w	8000754 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	2b02      	cmp	r3, #2
 80004da:	d003      	beq.n	80004e4 <HAL_GPIO_Init+0x40>
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	2b12      	cmp	r3, #18
 80004e2:	d123      	bne.n	800052c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	08da      	lsrs	r2, r3, #3
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	3208      	adds	r2, #8
 80004ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	f003 0307 	and.w	r3, r3, #7
 80004f8:	009b      	lsls	r3, r3, #2
 80004fa:	220f      	movs	r2, #15
 80004fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000500:	43db      	mvns	r3, r3
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	4013      	ands	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	691a      	ldr	r2, [r3, #16]
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	f003 0307 	and.w	r3, r3, #7
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	fa02 f303 	lsl.w	r3, r2, r3
 8000518:	693a      	ldr	r2, [r7, #16]
 800051a:	4313      	orrs	r3, r2
 800051c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	08da      	lsrs	r2, r3, #3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	3208      	adds	r2, #8
 8000526:	6939      	ldr	r1, [r7, #16]
 8000528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	2203      	movs	r2, #3
 8000538:	fa02 f303 	lsl.w	r3, r2, r3
 800053c:	43db      	mvns	r3, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4013      	ands	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	f003 0203 	and.w	r2, r3, #3
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	fa02 f303 	lsl.w	r3, r2, r3
 8000554:	693a      	ldr	r2, [r7, #16]
 8000556:	4313      	orrs	r3, r2
 8000558:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	693a      	ldr	r2, [r7, #16]
 800055e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	2b01      	cmp	r3, #1
 8000566:	d00b      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	685b      	ldr	r3, [r3, #4]
 800056c:	2b02      	cmp	r3, #2
 800056e:	d007      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000574:	2b11      	cmp	r3, #17
 8000576:	d003      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	2b12      	cmp	r3, #18
 800057e:	d130      	bne.n	80005e2 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000586:	697b      	ldr	r3, [r7, #20]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	2203      	movs	r2, #3
 800058c:	fa02 f303 	lsl.w	r3, r2, r3
 8000590:	43db      	mvns	r3, r3
 8000592:	693a      	ldr	r2, [r7, #16]
 8000594:	4013      	ands	r3, r2
 8000596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	68da      	ldr	r2, [r3, #12]
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	005b      	lsls	r3, r3, #1
 80005a0:	fa02 f303 	lsl.w	r3, r2, r3
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	4313      	orrs	r3, r2
 80005a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	693a      	ldr	r2, [r7, #16]
 80005ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005b6:	2201      	movs	r2, #1
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	43db      	mvns	r3, r3
 80005c0:	693a      	ldr	r2, [r7, #16]
 80005c2:	4013      	ands	r3, r2
 80005c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	685b      	ldr	r3, [r3, #4]
 80005ca:	091b      	lsrs	r3, r3, #4
 80005cc:	f003 0201 	and.w	r2, r3, #1
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	fa02 f303 	lsl.w	r3, r2, r3
 80005d6:	693a      	ldr	r2, [r7, #16]
 80005d8:	4313      	orrs	r3, r2
 80005da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	693a      	ldr	r2, [r7, #16]
 80005e0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	68db      	ldr	r3, [r3, #12]
 80005e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005e8:	697b      	ldr	r3, [r7, #20]
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	2203      	movs	r2, #3
 80005ee:	fa02 f303 	lsl.w	r3, r2, r3
 80005f2:	43db      	mvns	r3, r3
 80005f4:	693a      	ldr	r2, [r7, #16]
 80005f6:	4013      	ands	r3, r2
 80005f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	689a      	ldr	r2, [r3, #8]
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	005b      	lsls	r3, r3, #1
 8000602:	fa02 f303 	lsl.w	r3, r2, r3
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	4313      	orrs	r3, r2
 800060a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	693a      	ldr	r2, [r7, #16]
 8000610:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061a:	2b00      	cmp	r3, #0
 800061c:	f000 809a 	beq.w	8000754 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000620:	4b55      	ldr	r3, [pc, #340]	; (8000778 <HAL_GPIO_Init+0x2d4>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	4a54      	ldr	r2, [pc, #336]	; (8000778 <HAL_GPIO_Init+0x2d4>)
 8000626:	f043 0301 	orr.w	r3, r3, #1
 800062a:	6193      	str	r3, [r2, #24]
 800062c:	4b52      	ldr	r3, [pc, #328]	; (8000778 <HAL_GPIO_Init+0x2d4>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	f003 0301 	and.w	r3, r3, #1
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000638:	4a50      	ldr	r2, [pc, #320]	; (800077c <HAL_GPIO_Init+0x2d8>)
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	089b      	lsrs	r3, r3, #2
 800063e:	3302      	adds	r3, #2
 8000640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000644:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	f003 0303 	and.w	r3, r3, #3
 800064c:	009b      	lsls	r3, r3, #2
 800064e:	220f      	movs	r2, #15
 8000650:	fa02 f303 	lsl.w	r3, r2, r3
 8000654:	43db      	mvns	r3, r3
 8000656:	693a      	ldr	r2, [r7, #16]
 8000658:	4013      	ands	r3, r2
 800065a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000662:	d013      	beq.n	800068c <HAL_GPIO_Init+0x1e8>
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a46      	ldr	r2, [pc, #280]	; (8000780 <HAL_GPIO_Init+0x2dc>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d00d      	beq.n	8000688 <HAL_GPIO_Init+0x1e4>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a45      	ldr	r2, [pc, #276]	; (8000784 <HAL_GPIO_Init+0x2e0>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d007      	beq.n	8000684 <HAL_GPIO_Init+0x1e0>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a44      	ldr	r2, [pc, #272]	; (8000788 <HAL_GPIO_Init+0x2e4>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d101      	bne.n	8000680 <HAL_GPIO_Init+0x1dc>
 800067c:	2303      	movs	r3, #3
 800067e:	e006      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 8000680:	2305      	movs	r3, #5
 8000682:	e004      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 8000684:	2302      	movs	r3, #2
 8000686:	e002      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 8000688:	2301      	movs	r3, #1
 800068a:	e000      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 800068c:	2300      	movs	r3, #0
 800068e:	697a      	ldr	r2, [r7, #20]
 8000690:	f002 0203 	and.w	r2, r2, #3
 8000694:	0092      	lsls	r2, r2, #2
 8000696:	4093      	lsls	r3, r2
 8000698:	693a      	ldr	r2, [r7, #16]
 800069a:	4313      	orrs	r3, r2
 800069c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800069e:	4937      	ldr	r1, [pc, #220]	; (800077c <HAL_GPIO_Init+0x2d8>)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	3302      	adds	r3, #2
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006ac:	4b37      	ldr	r3, [pc, #220]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	43db      	mvns	r3, r3
 80006b6:	693a      	ldr	r2, [r7, #16]
 80006b8:	4013      	ands	r3, r2
 80006ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d003      	beq.n	80006d0 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80006c8:	693a      	ldr	r2, [r7, #16]
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	4313      	orrs	r3, r2
 80006ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006d0:	4a2e      	ldr	r2, [pc, #184]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80006d6:	4b2d      	ldr	r3, [pc, #180]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	43db      	mvns	r3, r3
 80006e0:	693a      	ldr	r2, [r7, #16]
 80006e2:	4013      	ands	r3, r2
 80006e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d003      	beq.n	80006fa <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80006f2:	693a      	ldr	r2, [r7, #16]
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	4313      	orrs	r3, r2
 80006f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006fa:	4a24      	ldr	r2, [pc, #144]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006fc:	693b      	ldr	r3, [r7, #16]
 80006fe:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000700:	4b22      	ldr	r3, [pc, #136]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	43db      	mvns	r3, r3
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	4013      	ands	r3, r2
 800070e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000718:	2b00      	cmp	r3, #0
 800071a:	d003      	beq.n	8000724 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 800071c:	693a      	ldr	r2, [r7, #16]
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	4313      	orrs	r3, r2
 8000722:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000724:	4a19      	ldr	r2, [pc, #100]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000726:	693b      	ldr	r3, [r7, #16]
 8000728:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800072a:	4b18      	ldr	r3, [pc, #96]	; (800078c <HAL_GPIO_Init+0x2e8>)
 800072c:	68db      	ldr	r3, [r3, #12]
 800072e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	43db      	mvns	r3, r3
 8000734:	693a      	ldr	r2, [r7, #16]
 8000736:	4013      	ands	r3, r2
 8000738:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	685b      	ldr	r3, [r3, #4]
 800073e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000742:	2b00      	cmp	r3, #0
 8000744:	d003      	beq.n	800074e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000746:	693a      	ldr	r2, [r7, #16]
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	4313      	orrs	r3, r2
 800074c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800074e:	4a0f      	ldr	r2, [pc, #60]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000750:	693b      	ldr	r3, [r7, #16]
 8000752:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	3301      	adds	r3, #1
 8000758:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	697b      	ldr	r3, [r7, #20]
 8000760:	fa22 f303 	lsr.w	r3, r2, r3
 8000764:	2b00      	cmp	r3, #0
 8000766:	f47f aea9 	bne.w	80004bc <HAL_GPIO_Init+0x18>
  }
}
 800076a:	bf00      	nop
 800076c:	371c      	adds	r7, #28
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	40021000 	.word	0x40021000
 800077c:	40010000 	.word	0x40010000
 8000780:	48000400 	.word	0x48000400
 8000784:	48000800 	.word	0x48000800
 8000788:	48000c00 	.word	0x48000c00
 800078c:	40010400 	.word	0x40010400

08000790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
 800079c:	4613      	mov	r3, r2
 800079e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007a0:	787b      	ldrb	r3, [r7, #1]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d003      	beq.n	80007ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007a6:	887a      	ldrh	r2, [r7, #2]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007ac:	e002      	b.n	80007b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007ae:	887a      	ldrh	r2, [r7, #2]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d101      	bne.n	80007d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e081      	b.n	80008d6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d106      	bne.n	80007ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2200      	movs	r2, #0
 80007e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f002 fa7e 	bl	8002ce8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2224      	movs	r2, #36	; 0x24
 80007f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	681a      	ldr	r2, [r3, #0]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f022 0201 	bic.w	r2, r2, #1
 8000802:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	685a      	ldr	r2, [r3, #4]
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000810:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	689a      	ldr	r2, [r3, #8]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000820:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	68db      	ldr	r3, [r3, #12]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d107      	bne.n	800083a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	689a      	ldr	r2, [r3, #8]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	e006      	b.n	8000848 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	689a      	ldr	r2, [r3, #8]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000846:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	2b02      	cmp	r3, #2
 800084e:	d104      	bne.n	800085a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000858:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	687a      	ldr	r2, [r7, #4]
 8000862:	6812      	ldr	r2, [r2, #0]
 8000864:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000868:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800086c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	68da      	ldr	r2, [r3, #12]
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800087c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	691a      	ldr	r2, [r3, #16]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	695b      	ldr	r3, [r3, #20]
 8000886:	ea42 0103 	orr.w	r1, r2, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	699b      	ldr	r3, [r3, #24]
 800088e:	021a      	lsls	r2, r3, #8
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	430a      	orrs	r2, r1
 8000896:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	69d9      	ldr	r1, [r3, #28]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	6a1a      	ldr	r2, [r3, #32]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	430a      	orrs	r2, r1
 80008a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f042 0201 	orr.w	r2, r2, #1
 80008b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2200      	movs	r2, #0
 80008bc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2220      	movs	r2, #32
 80008c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2200      	movs	r2, #0
 80008ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2200      	movs	r2, #0
 80008d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80008d4:	2300      	movs	r3, #0
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
	...

080008e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b088      	sub	sp, #32
 80008e4:	af02      	add	r7, sp, #8
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	607a      	str	r2, [r7, #4]
 80008ea:	461a      	mov	r2, r3
 80008ec:	460b      	mov	r3, r1
 80008ee:	817b      	strh	r3, [r7, #10]
 80008f0:	4613      	mov	r3, r2
 80008f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	2b20      	cmp	r3, #32
 8000902:	f040 80e4 	bne.w	8000ace <HAL_I2C_Master_Transmit+0x1ee>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800090c:	2b01      	cmp	r3, #1
 800090e:	d101      	bne.n	8000914 <HAL_I2C_Master_Transmit+0x34>
 8000910:	2302      	movs	r3, #2
 8000912:	e0dd      	b.n	8000ad0 <HAL_I2C_Master_Transmit+0x1f0>
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	2201      	movs	r2, #1
 8000918:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800091c:	f7ff fcae 	bl	800027c <HAL_GetTick>
 8000920:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	9300      	str	r3, [sp, #0]
 8000926:	2319      	movs	r3, #25
 8000928:	2201      	movs	r2, #1
 800092a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800092e:	68f8      	ldr	r0, [r7, #12]
 8000930:	f000 f8fa 	bl	8000b28 <I2C_WaitOnFlagUntilTimeout>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <HAL_I2C_Master_Transmit+0x5e>
    {
      return HAL_TIMEOUT;
 800093a:	2303      	movs	r3, #3
 800093c:	e0c8      	b.n	8000ad0 <HAL_I2C_Master_Transmit+0x1f0>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	2221      	movs	r2, #33	; 0x21
 8000942:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	2210      	movs	r2, #16
 800094a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	2200      	movs	r2, #0
 8000952:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	893a      	ldrh	r2, [r7, #8]
 800095e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	2200      	movs	r2, #0
 8000964:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800096a:	b29b      	uxth	r3, r3
 800096c:	2bff      	cmp	r3, #255	; 0xff
 800096e:	d90e      	bls.n	800098e <HAL_I2C_Master_Transmit+0xae>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	22ff      	movs	r2, #255	; 0xff
 8000974:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800097a:	b2da      	uxtb	r2, r3
 800097c:	8979      	ldrh	r1, [r7, #10]
 800097e:	4b56      	ldr	r3, [pc, #344]	; (8000ad8 <HAL_I2C_Master_Transmit+0x1f8>)
 8000980:	9300      	str	r3, [sp, #0]
 8000982:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000986:	68f8      	ldr	r0, [r7, #12]
 8000988:	f000 f9e2 	bl	8000d50 <I2C_TransferConfig>
 800098c:	e070      	b.n	8000a70 <HAL_I2C_Master_Transmit+0x190>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000992:	b29a      	uxth	r2, r3
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800099c:	b2da      	uxtb	r2, r3
 800099e:	8979      	ldrh	r1, [r7, #10]
 80009a0:	4b4d      	ldr	r3, [pc, #308]	; (8000ad8 <HAL_I2C_Master_Transmit+0x1f8>)
 80009a2:	9300      	str	r3, [sp, #0]
 80009a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80009a8:	68f8      	ldr	r0, [r7, #12]
 80009aa:	f000 f9d1 	bl	8000d50 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80009ae:	e05f      	b.n	8000a70 <HAL_I2C_Master_Transmit+0x190>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80009b0:	697a      	ldr	r2, [r7, #20]
 80009b2:	6a39      	ldr	r1, [r7, #32]
 80009b4:	68f8      	ldr	r0, [r7, #12]
 80009b6:	f000 f8f1 	bl	8000b9c <I2C_WaitOnTXISFlagUntilTimeout>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d007      	beq.n	80009d0 <HAL_I2C_Master_Transmit+0xf0>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c4:	2b04      	cmp	r3, #4
 80009c6:	d101      	bne.n	80009cc <HAL_I2C_Master_Transmit+0xec>
        {
          return HAL_ERROR;
 80009c8:	2301      	movs	r3, #1
 80009ca:	e081      	b.n	8000ad0 <HAL_I2C_Master_Transmit+0x1f0>
        }
        else
        {
          return HAL_TIMEOUT;
 80009cc:	2303      	movs	r3, #3
 80009ce:	e07f      	b.n	8000ad0 <HAL_I2C_Master_Transmit+0x1f0>
        }
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d4:	1c59      	adds	r1, r3, #1
 80009d6:	68fa      	ldr	r2, [r7, #12]
 80009d8:	6251      	str	r1, [r2, #36]	; 0x24
 80009da:	781a      	ldrb	r2, [r3, #0]
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	3b01      	subs	r3, #1
 80009ea:	b29a      	uxth	r2, r3
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80009f4:	3b01      	subs	r3, #1
 80009f6:	b29a      	uxth	r2, r3
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d135      	bne.n	8000a70 <HAL_I2C_Master_Transmit+0x190>
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d030      	beq.n	8000a70 <HAL_I2C_Master_Transmit+0x190>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	9300      	str	r3, [sp, #0]
 8000a12:	6a3b      	ldr	r3, [r7, #32]
 8000a14:	2200      	movs	r2, #0
 8000a16:	2180      	movs	r1, #128	; 0x80
 8000a18:	68f8      	ldr	r0, [r7, #12]
 8000a1a:	f000 f885 	bl	8000b28 <I2C_WaitOnFlagUntilTimeout>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <HAL_I2C_Master_Transmit+0x148>
        {
          return HAL_TIMEOUT;
 8000a24:	2303      	movs	r3, #3
 8000a26:	e053      	b.n	8000ad0 <HAL_I2C_Master_Transmit+0x1f0>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	2bff      	cmp	r3, #255	; 0xff
 8000a30:	d90e      	bls.n	8000a50 <HAL_I2C_Master_Transmit+0x170>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	22ff      	movs	r2, #255	; 0xff
 8000a36:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a3c:	b2da      	uxtb	r2, r3
 8000a3e:	8979      	ldrh	r1, [r7, #10]
 8000a40:	2300      	movs	r3, #0
 8000a42:	9300      	str	r3, [sp, #0]
 8000a44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a48:	68f8      	ldr	r0, [r7, #12]
 8000a4a:	f000 f981 	bl	8000d50 <I2C_TransferConfig>
 8000a4e:	e00f      	b.n	8000a70 <HAL_I2C_Master_Transmit+0x190>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a54:	b29a      	uxth	r2, r3
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a5e:	b2da      	uxtb	r2, r3
 8000a60:	8979      	ldrh	r1, [r7, #10]
 8000a62:	2300      	movs	r3, #0
 8000a64:	9300      	str	r3, [sp, #0]
 8000a66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a6a:	68f8      	ldr	r0, [r7, #12]
 8000a6c:	f000 f970 	bl	8000d50 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d19a      	bne.n	80009b0 <HAL_I2C_Master_Transmit+0xd0>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000a7a:	697a      	ldr	r2, [r7, #20]
 8000a7c:	6a39      	ldr	r1, [r7, #32]
 8000a7e:	68f8      	ldr	r0, [r7, #12]
 8000a80:	f000 f8cc 	bl	8000c1c <I2C_WaitOnSTOPFlagUntilTimeout>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d007      	beq.n	8000a9a <HAL_I2C_Master_Transmit+0x1ba>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a8e:	2b04      	cmp	r3, #4
 8000a90:	d101      	bne.n	8000a96 <HAL_I2C_Master_Transmit+0x1b6>
      {
        return HAL_ERROR;
 8000a92:	2301      	movs	r3, #1
 8000a94:	e01c      	b.n	8000ad0 <HAL_I2C_Master_Transmit+0x1f0>
      }
      else
      {
        return HAL_TIMEOUT;
 8000a96:	2303      	movs	r3, #3
 8000a98:	e01a      	b.n	8000ad0 <HAL_I2C_Master_Transmit+0x1f0>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	2220      	movs	r2, #32
 8000aa0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	6859      	ldr	r1, [r3, #4]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	4b0b      	ldr	r3, [pc, #44]	; (8000adc <HAL_I2C_Master_Transmit+0x1fc>)
 8000aae:	400b      	ands	r3, r1
 8000ab0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	2220      	movs	r2, #32
 8000ab6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	2200      	movs	r2, #0
 8000abe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000aca:	2300      	movs	r3, #0
 8000acc:	e000      	b.n	8000ad0 <HAL_I2C_Master_Transmit+0x1f0>
  }
  else
  {
    return HAL_BUSY;
 8000ace:	2302      	movs	r3, #2
  }
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3718      	adds	r7, #24
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	80002000 	.word	0x80002000
 8000adc:	fe00e800 	.word	0xfe00e800

08000ae0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	699b      	ldr	r3, [r3, #24]
 8000aee:	f003 0302 	and.w	r3, r3, #2
 8000af2:	2b02      	cmp	r3, #2
 8000af4:	d103      	bne.n	8000afe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2200      	movs	r2, #0
 8000afc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	f003 0301 	and.w	r3, r3, #1
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d007      	beq.n	8000b1c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	699a      	ldr	r2, [r3, #24]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f042 0201 	orr.w	r2, r2, #1
 8000b1a:	619a      	str	r2, [r3, #24]
  }
}
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	60f8      	str	r0, [r7, #12]
 8000b30:	60b9      	str	r1, [r7, #8]
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	4613      	mov	r3, r2
 8000b36:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000b38:	e01c      	b.n	8000b74 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b40:	d018      	beq.n	8000b74 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d007      	beq.n	8000b58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8000b48:	f7ff fb98 	bl	800027c <HAL_GetTick>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	683a      	ldr	r2, [r7, #0]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d20d      	bcs.n	8000b74 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	2220      	movs	r2, #32
 8000b5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	2200      	movs	r2, #0
 8000b64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8000b70:	2303      	movs	r3, #3
 8000b72:	e00f      	b.n	8000b94 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	699a      	ldr	r2, [r3, #24]
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	68ba      	ldr	r2, [r7, #8]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	bf0c      	ite	eq
 8000b84:	2301      	moveq	r3, #1
 8000b86:	2300      	movne	r3, #0
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d0d3      	beq.n	8000b3a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8000b92:	2300      	movs	r3, #0
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000ba8:	e02c      	b.n	8000c04 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000baa:	687a      	ldr	r2, [r7, #4]
 8000bac:	68b9      	ldr	r1, [r7, #8]
 8000bae:	68f8      	ldr	r0, [r7, #12]
 8000bb0:	f000 f870 	bl	8000c94 <I2C_IsAcknowledgeFailed>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e02a      	b.n	8000c14 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bc4:	d01e      	beq.n	8000c04 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d007      	beq.n	8000bdc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8000bcc:	f7ff fb56 	bl	800027c <HAL_GetTick>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	68ba      	ldr	r2, [r7, #8]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d213      	bcs.n	8000c04 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000be0:	f043 0220 	orr.w	r2, r3, #32
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	2220      	movs	r2, #32
 8000bec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8000c00:	2303      	movs	r3, #3
 8000c02:	e007      	b.n	8000c14 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	699b      	ldr	r3, [r3, #24]
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d1cb      	bne.n	8000baa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8000c12:	2300      	movs	r3, #0
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3710      	adds	r7, #16
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000c28:	e028      	b.n	8000c7c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	68b9      	ldr	r1, [r7, #8]
 8000c2e:	68f8      	ldr	r0, [r7, #12]
 8000c30:	f000 f830 	bl	8000c94 <I2C_IsAcknowledgeFailed>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e026      	b.n	8000c8c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d007      	beq.n	8000c54 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8000c44:	f7ff fb1a 	bl	800027c <HAL_GetTick>
 8000c48:	4602      	mov	r2, r0
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	68ba      	ldr	r2, [r7, #8]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d213      	bcs.n	8000c7c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c58:	f043 0220 	orr.w	r2, r3, #32
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	2220      	movs	r2, #32
 8000c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	2200      	movs	r2, #0
 8000c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8000c78:	2303      	movs	r3, #3
 8000c7a:	e007      	b.n	8000c8c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	699b      	ldr	r3, [r3, #24]
 8000c82:	f003 0320 	and.w	r3, r3, #32
 8000c86:	2b20      	cmp	r3, #32
 8000c88:	d1cf      	bne.n	8000c2a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3710      	adds	r7, #16
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	699b      	ldr	r3, [r3, #24]
 8000ca6:	f003 0310 	and.w	r3, r3, #16
 8000caa:	2b10      	cmp	r3, #16
 8000cac:	d148      	bne.n	8000d40 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000cae:	e01c      	b.n	8000cea <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cb6:	d018      	beq.n	8000cea <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d007      	beq.n	8000cce <I2C_IsAcknowledgeFailed+0x3a>
 8000cbe:	f7ff fadd 	bl	800027c <HAL_GetTick>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	1ad3      	subs	r3, r2, r3
 8000cc8:	68ba      	ldr	r2, [r7, #8]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d20d      	bcs.n	8000cea <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	2220      	movs	r2, #32
 8000cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	e02b      	b.n	8000d42 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	f003 0320 	and.w	r3, r3, #32
 8000cf4:	2b20      	cmp	r3, #32
 8000cf6:	d1db      	bne.n	8000cb0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2210      	movs	r2, #16
 8000cfe:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2220      	movs	r2, #32
 8000d06:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8000d08:	68f8      	ldr	r0, [r7, #12]
 8000d0a:	f7ff fee9 	bl	8000ae0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	6859      	ldr	r1, [r3, #4]
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <I2C_IsAcknowledgeFailed+0xb8>)
 8000d1a:	400b      	ands	r3, r1
 8000d1c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	2204      	movs	r2, #4
 8000d22:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	2220      	movs	r2, #32
 8000d28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	2200      	movs	r2, #0
 8000d38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	e000      	b.n	8000d42 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3710      	adds	r7, #16
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	fe00e800 	.word	0xfe00e800

08000d50 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b085      	sub	sp, #20
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	60f8      	str	r0, [r7, #12]
 8000d58:	607b      	str	r3, [r7, #4]
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	817b      	strh	r3, [r7, #10]
 8000d5e:	4613      	mov	r3, r2
 8000d60:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	685a      	ldr	r2, [r3, #4]
 8000d68:	69bb      	ldr	r3, [r7, #24]
 8000d6a:	0d5b      	lsrs	r3, r3, #21
 8000d6c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8000d70:	4b0d      	ldr	r3, [pc, #52]	; (8000da8 <I2C_TransferConfig+0x58>)
 8000d72:	430b      	orrs	r3, r1
 8000d74:	43db      	mvns	r3, r3
 8000d76:	ea02 0103 	and.w	r1, r2, r3
 8000d7a:	897b      	ldrh	r3, [r7, #10]
 8000d7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8000d80:	7a7b      	ldrb	r3, [r7, #9]
 8000d82:	041b      	lsls	r3, r3, #16
 8000d84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8000d88:	431a      	orrs	r2, r3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	431a      	orrs	r2, r3
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	430a      	orrs	r2, r1
 8000d98:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8000d9a:	bf00      	nop
 8000d9c:	3714      	adds	r7, #20
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	03ff63ff 	.word	0x03ff63ff

08000dac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b20      	cmp	r3, #32
 8000dc0:	d138      	bne.n	8000e34 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d101      	bne.n	8000dd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000dcc:	2302      	movs	r3, #2
 8000dce:	e032      	b.n	8000e36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2224      	movs	r2, #36	; 0x24
 8000ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f022 0201 	bic.w	r2, r2, #1
 8000dee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000dfe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	6819      	ldr	r1, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	683a      	ldr	r2, [r7, #0]
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f042 0201 	orr.w	r2, r2, #1
 8000e1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2220      	movs	r2, #32
 8000e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000e30:	2300      	movs	r3, #0
 8000e32:	e000      	b.n	8000e36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000e34:	2302      	movs	r3, #2
  }
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b085      	sub	sp, #20
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
 8000e4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	2b20      	cmp	r3, #32
 8000e5a:	d139      	bne.n	8000ed0 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d101      	bne.n	8000e6a <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8000e66:	2302      	movs	r3, #2
 8000e68:	e033      	b.n	8000ed2 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2224      	movs	r2, #36	; 0x24
 8000e76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f022 0201 	bic.w	r2, r2, #1
 8000e88:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000e98:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	021b      	lsls	r3, r3, #8
 8000e9e:	68fa      	ldr	r2, [r7, #12]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	68fa      	ldr	r2, [r7, #12]
 8000eaa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f042 0201 	orr.w	r2, r2, #1
 8000eba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2220      	movs	r2, #32
 8000ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	e000      	b.n	8000ed2 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8000ed0:	2302      	movs	r3, #2
  }
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d102      	bne.n	8000efa <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	f000 beda 	b.w	8001cae <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f003 0301 	and.w	r3, r3, #1
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	f000 816e 	beq.w	80011e6 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f0a:	4bb5      	ldr	r3, [pc, #724]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f003 030c 	and.w	r3, r3, #12
 8000f12:	2b04      	cmp	r3, #4
 8000f14:	d00c      	beq.n	8000f30 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f16:	4bb2      	ldr	r3, [pc, #712]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f003 030c 	and.w	r3, r3, #12
 8000f1e:	2b08      	cmp	r3, #8
 8000f20:	d15a      	bne.n	8000fd8 <HAL_RCC_OscConfig+0xf8>
 8000f22:	4baf      	ldr	r3, [pc, #700]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f2e:	d153      	bne.n	8000fd8 <HAL_RCC_OscConfig+0xf8>
 8000f30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f34:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f38:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000f3c:	fa93 f3a3 	rbit	r3, r3
 8000f40:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000f44:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f48:	fab3 f383 	clz	r3, r3
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	095b      	lsrs	r3, r3, #5
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	f043 0301 	orr.w	r3, r3, #1
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d102      	bne.n	8000f62 <HAL_RCC_OscConfig+0x82>
 8000f5c:	4ba0      	ldr	r3, [pc, #640]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	e015      	b.n	8000f8e <HAL_RCC_OscConfig+0xae>
 8000f62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f66:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f6a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000f6e:	fa93 f3a3 	rbit	r3, r3
 8000f72:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000f76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f7a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000f7e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000f82:	fa93 f3a3 	rbit	r3, r3
 8000f86:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000f8a:	4b95      	ldr	r3, [pc, #596]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8000f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f8e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f92:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000f96:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000f9a:	fa92 f2a2 	rbit	r2, r2
 8000f9e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8000fa2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000fa6:	fab2 f282 	clz	r2, r2
 8000faa:	b252      	sxtb	r2, r2
 8000fac:	f042 0220 	orr.w	r2, r2, #32
 8000fb0:	b252      	sxtb	r2, r2
 8000fb2:	b2d2      	uxtb	r2, r2
 8000fb4:	f002 021f 	and.w	r2, r2, #31
 8000fb8:	2101      	movs	r1, #1
 8000fba:	fa01 f202 	lsl.w	r2, r1, r2
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	f000 810f 	beq.w	80011e4 <HAL_RCC_OscConfig+0x304>
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	f040 8109 	bne.w	80011e4 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	f000 be6b 	b.w	8001cae <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fd8:	1d3b      	adds	r3, r7, #4
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fe2:	d106      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x112>
 8000fe4:	4b7e      	ldr	r3, [pc, #504]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a7d      	ldr	r2, [pc, #500]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8000fea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fee:	6013      	str	r3, [r2, #0]
 8000ff0:	e030      	b.n	8001054 <HAL_RCC_OscConfig+0x174>
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d10c      	bne.n	8001016 <HAL_RCC_OscConfig+0x136>
 8000ffc:	4b78      	ldr	r3, [pc, #480]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a77      	ldr	r2, [pc, #476]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8001002:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	4b75      	ldr	r3, [pc, #468]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a74      	ldr	r2, [pc, #464]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 800100e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	e01e      	b.n	8001054 <HAL_RCC_OscConfig+0x174>
 8001016:	1d3b      	adds	r3, r7, #4
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001020:	d10c      	bne.n	800103c <HAL_RCC_OscConfig+0x15c>
 8001022:	4b6f      	ldr	r3, [pc, #444]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a6e      	ldr	r2, [pc, #440]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8001028:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800102c:	6013      	str	r3, [r2, #0]
 800102e:	4b6c      	ldr	r3, [pc, #432]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a6b      	ldr	r2, [pc, #428]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8001034:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001038:	6013      	str	r3, [r2, #0]
 800103a:	e00b      	b.n	8001054 <HAL_RCC_OscConfig+0x174>
 800103c:	4b68      	ldr	r3, [pc, #416]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a67      	ldr	r2, [pc, #412]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8001042:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001046:	6013      	str	r3, [r2, #0]
 8001048:	4b65      	ldr	r3, [pc, #404]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a64      	ldr	r2, [pc, #400]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 800104e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001052:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001054:	4b62      	ldr	r3, [pc, #392]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8001056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001058:	f023 020f 	bic.w	r2, r3, #15
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	495f      	ldr	r1, [pc, #380]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8001064:	4313      	orrs	r3, r2
 8001066:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d05a      	beq.n	8001128 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001072:	f7ff f903 	bl	800027c <HAL_GetTick>
 8001076:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107a:	e00a      	b.n	8001092 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800107c:	f7ff f8fe 	bl	800027c <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	2b64      	cmp	r3, #100	; 0x64
 800108a:	d902      	bls.n	8001092 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	f000 be0e 	b.w	8001cae <HAL_RCC_OscConfig+0xdce>
 8001092:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001096:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800109a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800109e:	fa93 f3a3 	rbit	r3, r3
 80010a2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80010a6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010aa:	fab3 f383 	clz	r3, r3
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	095b      	lsrs	r3, r3, #5
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d102      	bne.n	80010c4 <HAL_RCC_OscConfig+0x1e4>
 80010be:	4b48      	ldr	r3, [pc, #288]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	e015      	b.n	80010f0 <HAL_RCC_OscConfig+0x210>
 80010c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010c8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010cc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80010d0:	fa93 f3a3 	rbit	r3, r3
 80010d4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80010d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010dc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80010e0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80010e4:	fa93 f3a3 	rbit	r3, r3
 80010e8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80010ec:	4b3c      	ldr	r3, [pc, #240]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 80010ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010f4:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80010f8:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80010fc:	fa92 f2a2 	rbit	r2, r2
 8001100:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8001104:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001108:	fab2 f282 	clz	r2, r2
 800110c:	b252      	sxtb	r2, r2
 800110e:	f042 0220 	orr.w	r2, r2, #32
 8001112:	b252      	sxtb	r2, r2
 8001114:	b2d2      	uxtb	r2, r2
 8001116:	f002 021f 	and.w	r2, r2, #31
 800111a:	2101      	movs	r1, #1
 800111c:	fa01 f202 	lsl.w	r2, r1, r2
 8001120:	4013      	ands	r3, r2
 8001122:	2b00      	cmp	r3, #0
 8001124:	d0aa      	beq.n	800107c <HAL_RCC_OscConfig+0x19c>
 8001126:	e05e      	b.n	80011e6 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001128:	f7ff f8a8 	bl	800027c <HAL_GetTick>
 800112c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001130:	e00a      	b.n	8001148 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001132:	f7ff f8a3 	bl	800027c <HAL_GetTick>
 8001136:	4602      	mov	r2, r0
 8001138:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	2b64      	cmp	r3, #100	; 0x64
 8001140:	d902      	bls.n	8001148 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	f000 bdb3 	b.w	8001cae <HAL_RCC_OscConfig+0xdce>
 8001148:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800114c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001150:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001154:	fa93 f3a3 	rbit	r3, r3
 8001158:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 800115c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001160:	fab3 f383 	clz	r3, r3
 8001164:	b2db      	uxtb	r3, r3
 8001166:	095b      	lsrs	r3, r3, #5
 8001168:	b2db      	uxtb	r3, r3
 800116a:	f043 0301 	orr.w	r3, r3, #1
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b01      	cmp	r3, #1
 8001172:	d102      	bne.n	800117a <HAL_RCC_OscConfig+0x29a>
 8001174:	4b1a      	ldr	r3, [pc, #104]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	e015      	b.n	80011a6 <HAL_RCC_OscConfig+0x2c6>
 800117a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800117e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001182:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001186:	fa93 f3a3 	rbit	r3, r3
 800118a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800118e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001192:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001196:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800119a:	fa93 f3a3 	rbit	r3, r3
 800119e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80011a2:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <HAL_RCC_OscConfig+0x300>)
 80011a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80011aa:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80011ae:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80011b2:	fa92 f2a2 	rbit	r2, r2
 80011b6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 80011ba:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80011be:	fab2 f282 	clz	r2, r2
 80011c2:	b252      	sxtb	r2, r2
 80011c4:	f042 0220 	orr.w	r2, r2, #32
 80011c8:	b252      	sxtb	r2, r2
 80011ca:	b2d2      	uxtb	r2, r2
 80011cc:	f002 021f 	and.w	r2, r2, #31
 80011d0:	2101      	movs	r1, #1
 80011d2:	fa01 f202 	lsl.w	r2, r1, r2
 80011d6:	4013      	ands	r3, r2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1aa      	bne.n	8001132 <HAL_RCC_OscConfig+0x252>
 80011dc:	e003      	b.n	80011e6 <HAL_RCC_OscConfig+0x306>
 80011de:	bf00      	nop
 80011e0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0302 	and.w	r3, r3, #2
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	f000 8170 	beq.w	80014d6 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011f6:	4bd0      	ldr	r3, [pc, #832]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f003 030c 	and.w	r3, r3, #12
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d00b      	beq.n	800121a <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001202:	4bcd      	ldr	r3, [pc, #820]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f003 030c 	and.w	r3, r3, #12
 800120a:	2b08      	cmp	r3, #8
 800120c:	d16d      	bne.n	80012ea <HAL_RCC_OscConfig+0x40a>
 800120e:	4bca      	ldr	r3, [pc, #808]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d167      	bne.n	80012ea <HAL_RCC_OscConfig+0x40a>
 800121a:	2302      	movs	r3, #2
 800121c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001220:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001224:	fa93 f3a3 	rbit	r3, r3
 8001228:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 800122c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001230:	fab3 f383 	clz	r3, r3
 8001234:	b2db      	uxtb	r3, r3
 8001236:	095b      	lsrs	r3, r3, #5
 8001238:	b2db      	uxtb	r3, r3
 800123a:	f043 0301 	orr.w	r3, r3, #1
 800123e:	b2db      	uxtb	r3, r3
 8001240:	2b01      	cmp	r3, #1
 8001242:	d102      	bne.n	800124a <HAL_RCC_OscConfig+0x36a>
 8001244:	4bbc      	ldr	r3, [pc, #752]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	e013      	b.n	8001272 <HAL_RCC_OscConfig+0x392>
 800124a:	2302      	movs	r3, #2
 800124c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001250:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001254:	fa93 f3a3 	rbit	r3, r3
 8001258:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800125c:	2302      	movs	r3, #2
 800125e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001262:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001266:	fa93 f3a3 	rbit	r3, r3
 800126a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800126e:	4bb2      	ldr	r3, [pc, #712]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 8001270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001272:	2202      	movs	r2, #2
 8001274:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001278:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800127c:	fa92 f2a2 	rbit	r2, r2
 8001280:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8001284:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001288:	fab2 f282 	clz	r2, r2
 800128c:	b252      	sxtb	r2, r2
 800128e:	f042 0220 	orr.w	r2, r2, #32
 8001292:	b252      	sxtb	r2, r2
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	f002 021f 	and.w	r2, r2, #31
 800129a:	2101      	movs	r1, #1
 800129c:	fa01 f202 	lsl.w	r2, r1, r2
 80012a0:	4013      	ands	r3, r2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d007      	beq.n	80012b6 <HAL_RCC_OscConfig+0x3d6>
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	691b      	ldr	r3, [r3, #16]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d002      	beq.n	80012b6 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	f000 bcfc 	b.w	8001cae <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b6:	4ba0      	ldr	r3, [pc, #640]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012be:	1d3b      	adds	r3, r7, #4
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6959      	ldr	r1, [r3, #20]
 80012c4:	23f8      	movs	r3, #248	; 0xf8
 80012c6:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ca:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 80012ce:	fa93 f3a3 	rbit	r3, r3
 80012d2:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 80012d6:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80012da:	fab3 f383 	clz	r3, r3
 80012de:	fa01 f303 	lsl.w	r3, r1, r3
 80012e2:	4995      	ldr	r1, [pc, #596]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 80012e4:	4313      	orrs	r3, r2
 80012e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012e8:	e0f5      	b.n	80014d6 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	691b      	ldr	r3, [r3, #16]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	f000 8085 	beq.w	8001400 <HAL_RCC_OscConfig+0x520>
 80012f6:	2301      	movs	r3, #1
 80012f8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012fc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001300:	fa93 f3a3 	rbit	r3, r3
 8001304:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8001308:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800130c:	fab3 f383 	clz	r3, r3
 8001310:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001314:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	461a      	mov	r2, r3
 800131c:	2301      	movs	r3, #1
 800131e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001320:	f7fe ffac 	bl	800027c <HAL_GetTick>
 8001324:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001328:	e00a      	b.n	8001340 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800132a:	f7fe ffa7 	bl	800027c <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d902      	bls.n	8001340 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	f000 bcb7 	b.w	8001cae <HAL_RCC_OscConfig+0xdce>
 8001340:	2302      	movs	r3, #2
 8001342:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001346:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800134a:	fa93 f3a3 	rbit	r3, r3
 800134e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8001352:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001356:	fab3 f383 	clz	r3, r3
 800135a:	b2db      	uxtb	r3, r3
 800135c:	095b      	lsrs	r3, r3, #5
 800135e:	b2db      	uxtb	r3, r3
 8001360:	f043 0301 	orr.w	r3, r3, #1
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b01      	cmp	r3, #1
 8001368:	d102      	bne.n	8001370 <HAL_RCC_OscConfig+0x490>
 800136a:	4b73      	ldr	r3, [pc, #460]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	e013      	b.n	8001398 <HAL_RCC_OscConfig+0x4b8>
 8001370:	2302      	movs	r3, #2
 8001372:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001376:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800137a:	fa93 f3a3 	rbit	r3, r3
 800137e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001382:	2302      	movs	r3, #2
 8001384:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001388:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800138c:	fa93 f3a3 	rbit	r3, r3
 8001390:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001394:	4b68      	ldr	r3, [pc, #416]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 8001396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001398:	2202      	movs	r2, #2
 800139a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800139e:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80013a2:	fa92 f2a2 	rbit	r2, r2
 80013a6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 80013aa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80013ae:	fab2 f282 	clz	r2, r2
 80013b2:	b252      	sxtb	r2, r2
 80013b4:	f042 0220 	orr.w	r2, r2, #32
 80013b8:	b252      	sxtb	r2, r2
 80013ba:	b2d2      	uxtb	r2, r2
 80013bc:	f002 021f 	and.w	r2, r2, #31
 80013c0:	2101      	movs	r1, #1
 80013c2:	fa01 f202 	lsl.w	r2, r1, r2
 80013c6:	4013      	ands	r3, r2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0ae      	beq.n	800132a <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013cc:	4b5a      	ldr	r3, [pc, #360]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6959      	ldr	r1, [r3, #20]
 80013da:	23f8      	movs	r3, #248	; 0xf8
 80013dc:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80013e4:	fa93 f3a3 	rbit	r3, r3
 80013e8:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 80013ec:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80013f0:	fab3 f383 	clz	r3, r3
 80013f4:	fa01 f303 	lsl.w	r3, r1, r3
 80013f8:	494f      	ldr	r1, [pc, #316]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	600b      	str	r3, [r1, #0]
 80013fe:	e06a      	b.n	80014d6 <HAL_RCC_OscConfig+0x5f6>
 8001400:	2301      	movs	r3, #1
 8001402:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001406:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800140a:	fa93 f3a3 	rbit	r3, r3
 800140e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8001412:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001416:	fab3 f383 	clz	r3, r3
 800141a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800141e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	461a      	mov	r2, r3
 8001426:	2300      	movs	r3, #0
 8001428:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142a:	f7fe ff27 	bl	800027c <HAL_GetTick>
 800142e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001432:	e00a      	b.n	800144a <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001434:	f7fe ff22 	bl	800027c <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	2b02      	cmp	r3, #2
 8001442:	d902      	bls.n	800144a <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	f000 bc32 	b.w	8001cae <HAL_RCC_OscConfig+0xdce>
 800144a:	2302      	movs	r3, #2
 800144c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001450:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001454:	fa93 f3a3 	rbit	r3, r3
 8001458:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 800145c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001460:	fab3 f383 	clz	r3, r3
 8001464:	b2db      	uxtb	r3, r3
 8001466:	095b      	lsrs	r3, r3, #5
 8001468:	b2db      	uxtb	r3, r3
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	b2db      	uxtb	r3, r3
 8001470:	2b01      	cmp	r3, #1
 8001472:	d102      	bne.n	800147a <HAL_RCC_OscConfig+0x59a>
 8001474:	4b30      	ldr	r3, [pc, #192]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	e013      	b.n	80014a2 <HAL_RCC_OscConfig+0x5c2>
 800147a:	2302      	movs	r3, #2
 800147c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001480:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001484:	fa93 f3a3 	rbit	r3, r3
 8001488:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800148c:	2302      	movs	r3, #2
 800148e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001492:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001496:	fa93 f3a3 	rbit	r3, r3
 800149a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800149e:	4b26      	ldr	r3, [pc, #152]	; (8001538 <HAL_RCC_OscConfig+0x658>)
 80014a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a2:	2202      	movs	r2, #2
 80014a4:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80014a8:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80014ac:	fa92 f2a2 	rbit	r2, r2
 80014b0:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 80014b4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80014b8:	fab2 f282 	clz	r2, r2
 80014bc:	b252      	sxtb	r2, r2
 80014be:	f042 0220 	orr.w	r2, r2, #32
 80014c2:	b252      	sxtb	r2, r2
 80014c4:	b2d2      	uxtb	r2, r2
 80014c6:	f002 021f 	and.w	r2, r2, #31
 80014ca:	2101      	movs	r1, #1
 80014cc:	fa01 f202 	lsl.w	r2, r1, r2
 80014d0:	4013      	ands	r3, r2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1ae      	bne.n	8001434 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0308 	and.w	r3, r3, #8
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80d8 	beq.w	8001696 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014e6:	1d3b      	adds	r3, r7, #4
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d067      	beq.n	80015c0 <HAL_RCC_OscConfig+0x6e0>
 80014f0:	2301      	movs	r3, #1
 80014f2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80014fa:	fa93 f3a3 	rbit	r3, r3
 80014fe:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8001502:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001506:	fab3 f383 	clz	r3, r3
 800150a:	461a      	mov	r2, r3
 800150c:	4b0b      	ldr	r3, [pc, #44]	; (800153c <HAL_RCC_OscConfig+0x65c>)
 800150e:	4413      	add	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	461a      	mov	r2, r3
 8001514:	2301      	movs	r3, #1
 8001516:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001518:	f7fe feb0 	bl	800027c <HAL_GetTick>
 800151c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001520:	e00e      	b.n	8001540 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001522:	f7fe feab 	bl	800027c <HAL_GetTick>
 8001526:	4602      	mov	r2, r0
 8001528:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d906      	bls.n	8001540 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e3bb      	b.n	8001cae <HAL_RCC_OscConfig+0xdce>
 8001536:	bf00      	nop
 8001538:	40021000 	.word	0x40021000
 800153c:	10908120 	.word	0x10908120
 8001540:	2302      	movs	r3, #2
 8001542:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001546:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800154a:	fa93 f3a3 	rbit	r3, r3
 800154e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001552:	2302      	movs	r3, #2
 8001554:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001558:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800155c:	fa93 f2a3 	rbit	r2, r3
 8001560:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800156a:	2202      	movs	r2, #2
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	fa93 f2a3 	rbit	r2, r3
 8001578:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800157c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800157e:	4ba5      	ldr	r3, [pc, #660]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001580:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001582:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001586:	2102      	movs	r1, #2
 8001588:	6019      	str	r1, [r3, #0]
 800158a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	fa93 f1a3 	rbit	r1, r3
 8001594:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001598:	6019      	str	r1, [r3, #0]
  return(result);
 800159a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	fab3 f383 	clz	r3, r3
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80015aa:	b25b      	sxtb	r3, r3
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	f003 031f 	and.w	r3, r3, #31
 80015b2:	2101      	movs	r1, #1
 80015b4:	fa01 f303 	lsl.w	r3, r1, r3
 80015b8:	4013      	ands	r3, r2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d0b1      	beq.n	8001522 <HAL_RCC_OscConfig+0x642>
 80015be:	e06a      	b.n	8001696 <HAL_RCC_OscConfig+0x7b6>
 80015c0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80015c4:	2201      	movs	r2, #1
 80015c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	fa93 f2a3 	rbit	r2, r3
 80015d2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80015d6:	601a      	str	r2, [r3, #0]
  return(result);
 80015d8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80015dc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015de:	fab3 f383 	clz	r3, r3
 80015e2:	461a      	mov	r2, r3
 80015e4:	4b8c      	ldr	r3, [pc, #560]	; (8001818 <HAL_RCC_OscConfig+0x938>)
 80015e6:	4413      	add	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	461a      	mov	r2, r3
 80015ec:	2300      	movs	r3, #0
 80015ee:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f0:	f7fe fe44 	bl	800027c <HAL_GetTick>
 80015f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015f8:	e009      	b.n	800160e <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015fa:	f7fe fe3f 	bl	800027c <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e34f      	b.n	8001cae <HAL_RCC_OscConfig+0xdce>
 800160e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001612:	2202      	movs	r2, #2
 8001614:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001616:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	fa93 f2a3 	rbit	r2, r3
 8001620:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800162a:	2202      	movs	r2, #2
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	fa93 f2a3 	rbit	r2, r3
 8001638:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001642:	2202      	movs	r2, #2
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	fa93 f2a3 	rbit	r2, r3
 8001650:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001654:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001656:	4b6f      	ldr	r3, [pc, #444]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001658:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800165a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800165e:	2102      	movs	r1, #2
 8001660:	6019      	str	r1, [r3, #0]
 8001662:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	fa93 f1a3 	rbit	r1, r3
 800166c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001670:	6019      	str	r1, [r3, #0]
  return(result);
 8001672:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	fab3 f383 	clz	r3, r3
 800167c:	b25b      	sxtb	r3, r3
 800167e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001682:	b25b      	sxtb	r3, r3
 8001684:	b2db      	uxtb	r3, r3
 8001686:	f003 031f 	and.w	r3, r3, #31
 800168a:	2101      	movs	r1, #1
 800168c:	fa01 f303 	lsl.w	r3, r1, r3
 8001690:	4013      	ands	r3, r2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1b1      	bne.n	80015fa <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 8159 	beq.w	8001958 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016a6:	2300      	movs	r3, #0
 80016a8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ac:	4b59      	ldr	r3, [pc, #356]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d112      	bne.n	80016de <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016b8:	4b56      	ldr	r3, [pc, #344]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 80016ba:	69db      	ldr	r3, [r3, #28]
 80016bc:	4a55      	ldr	r2, [pc, #340]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 80016be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c2:	61d3      	str	r3, [r2, #28]
 80016c4:	4b53      	ldr	r3, [pc, #332]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80016cc:	f107 030c 	add.w	r3, r7, #12
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	f107 030c 	add.w	r3, r7, #12
 80016d6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80016d8:	2301      	movs	r3, #1
 80016da:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016de:	4b4f      	ldr	r3, [pc, #316]	; (800181c <HAL_RCC_OscConfig+0x93c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d11a      	bne.n	8001720 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016ea:	4b4c      	ldr	r3, [pc, #304]	; (800181c <HAL_RCC_OscConfig+0x93c>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a4b      	ldr	r2, [pc, #300]	; (800181c <HAL_RCC_OscConfig+0x93c>)
 80016f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016f4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016f6:	f7fe fdc1 	bl	800027c <HAL_GetTick>
 80016fa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016fe:	e009      	b.n	8001714 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001700:	f7fe fdbc 	bl	800027c <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b64      	cmp	r3, #100	; 0x64
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e2cc      	b.n	8001cae <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001714:	4b41      	ldr	r3, [pc, #260]	; (800181c <HAL_RCC_OscConfig+0x93c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800171c:	2b00      	cmp	r3, #0
 800171e:	d0ef      	beq.n	8001700 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001720:	1d3b      	adds	r3, r7, #4
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d106      	bne.n	8001738 <HAL_RCC_OscConfig+0x858>
 800172a:	4b3a      	ldr	r3, [pc, #232]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 800172c:	6a1b      	ldr	r3, [r3, #32]
 800172e:	4a39      	ldr	r2, [pc, #228]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6213      	str	r3, [r2, #32]
 8001736:	e02f      	b.n	8001798 <HAL_RCC_OscConfig+0x8b8>
 8001738:	1d3b      	adds	r3, r7, #4
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d10c      	bne.n	800175c <HAL_RCC_OscConfig+0x87c>
 8001742:	4b34      	ldr	r3, [pc, #208]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001744:	6a1b      	ldr	r3, [r3, #32]
 8001746:	4a33      	ldr	r2, [pc, #204]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001748:	f023 0301 	bic.w	r3, r3, #1
 800174c:	6213      	str	r3, [r2, #32]
 800174e:	4b31      	ldr	r3, [pc, #196]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	4a30      	ldr	r2, [pc, #192]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001754:	f023 0304 	bic.w	r3, r3, #4
 8001758:	6213      	str	r3, [r2, #32]
 800175a:	e01d      	b.n	8001798 <HAL_RCC_OscConfig+0x8b8>
 800175c:	1d3b      	adds	r3, r7, #4
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2b05      	cmp	r3, #5
 8001764:	d10c      	bne.n	8001780 <HAL_RCC_OscConfig+0x8a0>
 8001766:	4b2b      	ldr	r3, [pc, #172]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	4a2a      	ldr	r2, [pc, #168]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	6213      	str	r3, [r2, #32]
 8001772:	4b28      	ldr	r3, [pc, #160]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001774:	6a1b      	ldr	r3, [r3, #32]
 8001776:	4a27      	ldr	r2, [pc, #156]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6213      	str	r3, [r2, #32]
 800177e:	e00b      	b.n	8001798 <HAL_RCC_OscConfig+0x8b8>
 8001780:	4b24      	ldr	r3, [pc, #144]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	4a23      	ldr	r2, [pc, #140]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001786:	f023 0301 	bic.w	r3, r3, #1
 800178a:	6213      	str	r3, [r2, #32]
 800178c:	4b21      	ldr	r3, [pc, #132]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 800178e:	6a1b      	ldr	r3, [r3, #32]
 8001790:	4a20      	ldr	r2, [pc, #128]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001792:	f023 0304 	bic.w	r3, r3, #4
 8001796:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001798:	1d3b      	adds	r3, r7, #4
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d06b      	beq.n	800187a <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017a2:	f7fe fd6b 	bl	800027c <HAL_GetTick>
 80017a6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017aa:	e00b      	b.n	80017c4 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ac:	f7fe fd66 	bl	800027c <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80017bc:	4293      	cmp	r3, r2
 80017be:	d901      	bls.n	80017c4 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 80017c0:	2303      	movs	r3, #3
 80017c2:	e274      	b.n	8001cae <HAL_RCC_OscConfig+0xdce>
 80017c4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80017c8:	2202      	movs	r2, #2
 80017ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017cc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	fa93 f2a3 	rbit	r2, r3
 80017d6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80017e0:	2202      	movs	r2, #2
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	fa93 f2a3 	rbit	r2, r3
 80017ee:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80017f2:	601a      	str	r2, [r3, #0]
  return(result);
 80017f4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80017f8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017fa:	fab3 f383 	clz	r3, r3
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	095b      	lsrs	r3, r3, #5
 8001802:	b2db      	uxtb	r3, r3
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d108      	bne.n	8001820 <HAL_RCC_OscConfig+0x940>
 800180e:	4b01      	ldr	r3, [pc, #4]	; (8001814 <HAL_RCC_OscConfig+0x934>)
 8001810:	6a1b      	ldr	r3, [r3, #32]
 8001812:	e013      	b.n	800183c <HAL_RCC_OscConfig+0x95c>
 8001814:	40021000 	.word	0x40021000
 8001818:	10908120 	.word	0x10908120
 800181c:	40007000 	.word	0x40007000
 8001820:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001824:	2202      	movs	r2, #2
 8001826:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001828:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	fa93 f2a3 	rbit	r2, r3
 8001832:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	4bbb      	ldr	r3, [pc, #748]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 800183a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001840:	2102      	movs	r1, #2
 8001842:	6011      	str	r1, [r2, #0]
 8001844:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	fa92 f1a2 	rbit	r1, r2
 800184e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001852:	6011      	str	r1, [r2, #0]
  return(result);
 8001854:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001858:	6812      	ldr	r2, [r2, #0]
 800185a:	fab2 f282 	clz	r2, r2
 800185e:	b252      	sxtb	r2, r2
 8001860:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001864:	b252      	sxtb	r2, r2
 8001866:	b2d2      	uxtb	r2, r2
 8001868:	f002 021f 	and.w	r2, r2, #31
 800186c:	2101      	movs	r1, #1
 800186e:	fa01 f202 	lsl.w	r2, r1, r2
 8001872:	4013      	ands	r3, r2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d099      	beq.n	80017ac <HAL_RCC_OscConfig+0x8cc>
 8001878:	e064      	b.n	8001944 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800187a:	f7fe fcff 	bl	800027c <HAL_GetTick>
 800187e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001882:	e00b      	b.n	800189c <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001884:	f7fe fcfa 	bl	800027c <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	f241 3288 	movw	r2, #5000	; 0x1388
 8001894:	4293      	cmp	r3, r2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e208      	b.n	8001cae <HAL_RCC_OscConfig+0xdce>
 800189c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80018a0:	2202      	movs	r2, #2
 80018a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	fa93 f2a3 	rbit	r2, r3
 80018ae:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018b8:	2202      	movs	r2, #2
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	fa93 f2a3 	rbit	r2, r3
 80018c6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80018ca:	601a      	str	r2, [r3, #0]
  return(result);
 80018cc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80018d0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d2:	fab3 f383 	clz	r3, r3
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	095b      	lsrs	r3, r3, #5
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	f043 0302 	orr.w	r3, r3, #2
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d102      	bne.n	80018ec <HAL_RCC_OscConfig+0xa0c>
 80018e6:	4b90      	ldr	r3, [pc, #576]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 80018e8:	6a1b      	ldr	r3, [r3, #32]
 80018ea:	e00d      	b.n	8001908 <HAL_RCC_OscConfig+0xa28>
 80018ec:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80018f0:	2202      	movs	r2, #2
 80018f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	fa93 f2a3 	rbit	r2, r3
 80018fe:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	4b88      	ldr	r3, [pc, #544]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 8001906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001908:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800190c:	2102      	movs	r1, #2
 800190e:	6011      	str	r1, [r2, #0]
 8001910:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	fa92 f1a2 	rbit	r1, r2
 800191a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800191e:	6011      	str	r1, [r2, #0]
  return(result);
 8001920:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001924:	6812      	ldr	r2, [r2, #0]
 8001926:	fab2 f282 	clz	r2, r2
 800192a:	b252      	sxtb	r2, r2
 800192c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001930:	b252      	sxtb	r2, r2
 8001932:	b2d2      	uxtb	r2, r2
 8001934:	f002 021f 	and.w	r2, r2, #31
 8001938:	2101      	movs	r1, #1
 800193a:	fa01 f202 	lsl.w	r2, r1, r2
 800193e:	4013      	ands	r3, r2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d19f      	bne.n	8001884 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001944:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001948:	2b01      	cmp	r3, #1
 800194a:	d105      	bne.n	8001958 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800194c:	4b76      	ldr	r3, [pc, #472]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 800194e:	69db      	ldr	r3, [r3, #28]
 8001950:	4a75      	ldr	r2, [pc, #468]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 8001952:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001956:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	2b00      	cmp	r3, #0
 8001960:	f000 81a4 	beq.w	8001cac <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001964:	4b70      	ldr	r3, [pc, #448]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 030c 	and.w	r3, r3, #12
 800196c:	2b08      	cmp	r3, #8
 800196e:	f000 819b 	beq.w	8001ca8 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	69db      	ldr	r3, [r3, #28]
 8001978:	2b02      	cmp	r3, #2
 800197a:	f040 8113 	bne.w	8001ba4 <HAL_RCC_OscConfig+0xcc4>
 800197e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001982:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001986:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001988:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	fa93 f2a3 	rbit	r2, r3
 8001992:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001996:	601a      	str	r2, [r3, #0]
  return(result);
 8001998:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800199c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800199e:	fab3 f383 	clz	r3, r3
 80019a2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019a6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	461a      	mov	r2, r3
 80019ae:	2300      	movs	r3, #0
 80019b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b2:	f7fe fc63 	bl	800027c <HAL_GetTick>
 80019b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019ba:	e009      	b.n	80019d0 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019bc:	f7fe fc5e 	bl	800027c <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d901      	bls.n	80019d0 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	e16e      	b.n	8001cae <HAL_RCC_OscConfig+0xdce>
 80019d0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80019d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019da:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	fa93 f2a3 	rbit	r2, r3
 80019e4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80019e8:	601a      	str	r2, [r3, #0]
  return(result);
 80019ea:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80019ee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019f0:	fab3 f383 	clz	r3, r3
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	095b      	lsrs	r3, r3, #5
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d102      	bne.n	8001a0a <HAL_RCC_OscConfig+0xb2a>
 8001a04:	4b48      	ldr	r3, [pc, #288]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	e01b      	b.n	8001a42 <HAL_RCC_OscConfig+0xb62>
 8001a0a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001a0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a14:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	fa93 f2a3 	rbit	r2, r3
 8001a1e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001a28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	fa93 f2a3 	rbit	r2, r3
 8001a38:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	4b3a      	ldr	r3, [pc, #232]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 8001a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a42:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001a46:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a4a:	6011      	str	r1, [r2, #0]
 8001a4c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001a50:	6812      	ldr	r2, [r2, #0]
 8001a52:	fa92 f1a2 	rbit	r1, r2
 8001a56:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001a5a:	6011      	str	r1, [r2, #0]
  return(result);
 8001a5c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001a60:	6812      	ldr	r2, [r2, #0]
 8001a62:	fab2 f282 	clz	r2, r2
 8001a66:	b252      	sxtb	r2, r2
 8001a68:	f042 0220 	orr.w	r2, r2, #32
 8001a6c:	b252      	sxtb	r2, r2
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	f002 021f 	and.w	r2, r2, #31
 8001a74:	2101      	movs	r1, #1
 8001a76:	fa01 f202 	lsl.w	r2, r1, r2
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d19d      	bne.n	80019bc <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a80:	4b29      	ldr	r3, [pc, #164]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a88:	1d3b      	adds	r3, r7, #4
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	6a1b      	ldr	r3, [r3, #32]
 8001a94:	430b      	orrs	r3, r1
 8001a96:	4924      	ldr	r1, [pc, #144]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	604b      	str	r3, [r1, #4]
 8001a9c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001aa0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001aa4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	fa93 f2a3 	rbit	r2, r3
 8001ab0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ab4:	601a      	str	r2, [r3, #0]
  return(result);
 8001ab6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001aba:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001abc:	fab3 f383 	clz	r3, r3
 8001ac0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ac4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	461a      	mov	r2, r3
 8001acc:	2301      	movs	r3, #1
 8001ace:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad0:	f7fe fbd4 	bl	800027c <HAL_GetTick>
 8001ad4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ad8:	e009      	b.n	8001aee <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ada:	f7fe fbcf 	bl	800027c <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e0df      	b.n	8001cae <HAL_RCC_OscConfig+0xdce>
 8001aee:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001af2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001af6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	fa93 f2a3 	rbit	r2, r3
 8001b02:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001b06:	601a      	str	r2, [r3, #0]
  return(result);
 8001b08:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001b0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b0e:	fab3 f383 	clz	r3, r3
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	095b      	lsrs	r3, r3, #5
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	f043 0301 	orr.w	r3, r3, #1
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d104      	bne.n	8001b2c <HAL_RCC_OscConfig+0xc4c>
 8001b22:	4b01      	ldr	r3, [pc, #4]	; (8001b28 <HAL_RCC_OscConfig+0xc48>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	e01d      	b.n	8001b64 <HAL_RCC_OscConfig+0xc84>
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b36:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	fa93 f2a3 	rbit	r2, r3
 8001b40:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	fa93 f2a3 	rbit	r2, r3
 8001b5a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	4b55      	ldr	r3, [pc, #340]	; (8001cb8 <HAL_RCC_OscConfig+0xdd8>)
 8001b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b64:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001b68:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b6c:	6011      	str	r1, [r2, #0]
 8001b6e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001b72:	6812      	ldr	r2, [r2, #0]
 8001b74:	fa92 f1a2 	rbit	r1, r2
 8001b78:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001b7c:	6011      	str	r1, [r2, #0]
  return(result);
 8001b7e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001b82:	6812      	ldr	r2, [r2, #0]
 8001b84:	fab2 f282 	clz	r2, r2
 8001b88:	b252      	sxtb	r2, r2
 8001b8a:	f042 0220 	orr.w	r2, r2, #32
 8001b8e:	b252      	sxtb	r2, r2
 8001b90:	b2d2      	uxtb	r2, r2
 8001b92:	f002 021f 	and.w	r2, r2, #31
 8001b96:	2101      	movs	r1, #1
 8001b98:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d09b      	beq.n	8001ada <HAL_RCC_OscConfig+0xbfa>
 8001ba2:	e083      	b.n	8001cac <HAL_RCC_OscConfig+0xdcc>
 8001ba4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ba8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001bac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	fa93 f2a3 	rbit	r2, r3
 8001bb8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bbc:	601a      	str	r2, [r3, #0]
  return(result);
 8001bbe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bc2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc4:	fab3 f383 	clz	r3, r3
 8001bc8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001bcc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd8:	f7fe fb50 	bl	800027c <HAL_GetTick>
 8001bdc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be0:	e009      	b.n	8001bf6 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001be2:	f7fe fb4b 	bl	800027c <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e05b      	b.n	8001cae <HAL_RCC_OscConfig+0xdce>
 8001bf6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bfa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bfe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	fa93 f2a3 	rbit	r2, r3
 8001c0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c0e:	601a      	str	r2, [r3, #0]
  return(result);
 8001c10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c14:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c16:	fab3 f383 	clz	r3, r3
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	095b      	lsrs	r3, r3, #5
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d102      	bne.n	8001c30 <HAL_RCC_OscConfig+0xd50>
 8001c2a:	4b23      	ldr	r3, [pc, #140]	; (8001cb8 <HAL_RCC_OscConfig+0xdd8>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	e01b      	b.n	8001c68 <HAL_RCC_OscConfig+0xd88>
 8001c30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	fa93 f2a3 	rbit	r2, r3
 8001c44:	f107 0320 	add.w	r3, r7, #32
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	f107 031c 	add.w	r3, r7, #28
 8001c4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	f107 031c 	add.w	r3, r7, #28
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	fa93 f2a3 	rbit	r2, r3
 8001c5e:	f107 0318 	add.w	r3, r7, #24
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <HAL_RCC_OscConfig+0xdd8>)
 8001c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c68:	f107 0214 	add.w	r2, r7, #20
 8001c6c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c70:	6011      	str	r1, [r2, #0]
 8001c72:	f107 0214 	add.w	r2, r7, #20
 8001c76:	6812      	ldr	r2, [r2, #0]
 8001c78:	fa92 f1a2 	rbit	r1, r2
 8001c7c:	f107 0210 	add.w	r2, r7, #16
 8001c80:	6011      	str	r1, [r2, #0]
  return(result);
 8001c82:	f107 0210 	add.w	r2, r7, #16
 8001c86:	6812      	ldr	r2, [r2, #0]
 8001c88:	fab2 f282 	clz	r2, r2
 8001c8c:	b252      	sxtb	r2, r2
 8001c8e:	f042 0220 	orr.w	r2, r2, #32
 8001c92:	b252      	sxtb	r2, r2
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	f002 021f 	and.w	r2, r2, #31
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d19d      	bne.n	8001be2 <HAL_RCC_OscConfig+0xd02>
 8001ca6:	e001      	b.n	8001cac <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e000      	b.n	8001cae <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40021000 	.word	0x40021000

08001cbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b09e      	sub	sp, #120	; 0x78
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d101      	bne.n	8001cd4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e164      	b.n	8001f9e <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cd4:	4b92      	ldr	r3, [pc, #584]	; (8001f20 <HAL_RCC_ClockConfig+0x264>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0307 	and.w	r3, r3, #7
 8001cdc:	683a      	ldr	r2, [r7, #0]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d910      	bls.n	8001d04 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ce2:	4b8f      	ldr	r3, [pc, #572]	; (8001f20 <HAL_RCC_ClockConfig+0x264>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f023 0207 	bic.w	r2, r3, #7
 8001cea:	498d      	ldr	r1, [pc, #564]	; (8001f20 <HAL_RCC_ClockConfig+0x264>)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cf2:	4b8b      	ldr	r3, [pc, #556]	; (8001f20 <HAL_RCC_ClockConfig+0x264>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d001      	beq.n	8001d04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e14c      	b.n	8001f9e <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d008      	beq.n	8001d22 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d10:	4b84      	ldr	r3, [pc, #528]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	4981      	ldr	r1, [pc, #516]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	f000 80df 	beq.w	8001eee <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d13d      	bne.n	8001db4 <HAL_RCC_ClockConfig+0xf8>
 8001d38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d3c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d40:	fa93 f3a3 	rbit	r3, r3
 8001d44:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8001d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d48:	fab3 f383 	clz	r3, r3
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	095b      	lsrs	r3, r3, #5
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	f043 0301 	orr.w	r3, r3, #1
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d102      	bne.n	8001d62 <HAL_RCC_ClockConfig+0xa6>
 8001d5c:	4b71      	ldr	r3, [pc, #452]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	e00f      	b.n	8001d82 <HAL_RCC_ClockConfig+0xc6>
 8001d62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d66:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d6a:	fa93 f3a3 	rbit	r3, r3
 8001d6e:	667b      	str	r3, [r7, #100]	; 0x64
 8001d70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d74:	663b      	str	r3, [r7, #96]	; 0x60
 8001d76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d78:	fa93 f3a3 	rbit	r3, r3
 8001d7c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d7e:	4b69      	ldr	r3, [pc, #420]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d82:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d86:	65ba      	str	r2, [r7, #88]	; 0x58
 8001d88:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001d8a:	fa92 f2a2 	rbit	r2, r2
 8001d8e:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001d90:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d92:	fab2 f282 	clz	r2, r2
 8001d96:	b252      	sxtb	r2, r2
 8001d98:	f042 0220 	orr.w	r2, r2, #32
 8001d9c:	b252      	sxtb	r2, r2
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	f002 021f 	and.w	r2, r2, #31
 8001da4:	2101      	movs	r1, #1
 8001da6:	fa01 f202 	lsl.w	r2, r1, r2
 8001daa:	4013      	ands	r3, r2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d17d      	bne.n	8001eac <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e0f4      	b.n	8001f9e <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d13d      	bne.n	8001e38 <HAL_RCC_ClockConfig+0x17c>
 8001dbc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001dc0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dc4:	fa93 f3a3 	rbit	r3, r3
 8001dc8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8001dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dcc:	fab3 f383 	clz	r3, r3
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	095b      	lsrs	r3, r3, #5
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	f043 0301 	orr.w	r3, r3, #1
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d102      	bne.n	8001de6 <HAL_RCC_ClockConfig+0x12a>
 8001de0:	4b50      	ldr	r3, [pc, #320]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	e00f      	b.n	8001e06 <HAL_RCC_ClockConfig+0x14a>
 8001de6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001dea:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001dee:	fa93 f3a3 	rbit	r3, r3
 8001df2:	647b      	str	r3, [r7, #68]	; 0x44
 8001df4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001df8:	643b      	str	r3, [r7, #64]	; 0x40
 8001dfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001dfc:	fa93 f3a3 	rbit	r3, r3
 8001e00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e02:	4b48      	ldr	r3, [pc, #288]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e0a:	63ba      	str	r2, [r7, #56]	; 0x38
 8001e0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e0e:	fa92 f2a2 	rbit	r2, r2
 8001e12:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8001e14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e16:	fab2 f282 	clz	r2, r2
 8001e1a:	b252      	sxtb	r2, r2
 8001e1c:	f042 0220 	orr.w	r2, r2, #32
 8001e20:	b252      	sxtb	r2, r2
 8001e22:	b2d2      	uxtb	r2, r2
 8001e24:	f002 021f 	and.w	r2, r2, #31
 8001e28:	2101      	movs	r1, #1
 8001e2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e2e:	4013      	ands	r3, r2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d13b      	bne.n	8001eac <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e0b2      	b.n	8001f9e <HAL_RCC_ClockConfig+0x2e2>
 8001e38:	2302      	movs	r3, #2
 8001e3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e3e:	fa93 f3a3 	rbit	r3, r3
 8001e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e46:	fab3 f383 	clz	r3, r3
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	095b      	lsrs	r3, r3, #5
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d102      	bne.n	8001e60 <HAL_RCC_ClockConfig+0x1a4>
 8001e5a:	4b32      	ldr	r3, [pc, #200]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	e00d      	b.n	8001e7c <HAL_RCC_ClockConfig+0x1c0>
 8001e60:	2302      	movs	r3, #2
 8001e62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e66:	fa93 f3a3 	rbit	r3, r3
 8001e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	623b      	str	r3, [r7, #32]
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	fa93 f3a3 	rbit	r3, r3
 8001e76:	61fb      	str	r3, [r7, #28]
 8001e78:	4b2a      	ldr	r3, [pc, #168]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7c:	2202      	movs	r2, #2
 8001e7e:	61ba      	str	r2, [r7, #24]
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	fa92 f2a2 	rbit	r2, r2
 8001e86:	617a      	str	r2, [r7, #20]
  return(result);
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	fab2 f282 	clz	r2, r2
 8001e8e:	b252      	sxtb	r2, r2
 8001e90:	f042 0220 	orr.w	r2, r2, #32
 8001e94:	b252      	sxtb	r2, r2
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	f002 021f 	and.w	r2, r2, #31
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	fa01 f202 	lsl.w	r2, r1, r2
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d101      	bne.n	8001eac <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e078      	b.n	8001f9e <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eac:	4b1d      	ldr	r3, [pc, #116]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f023 0203 	bic.w	r2, r3, #3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	491a      	ldr	r1, [pc, #104]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ebe:	f7fe f9dd 	bl	800027c <HAL_GetTick>
 8001ec2:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ec4:	e00a      	b.n	8001edc <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec6:	f7fe f9d9 	bl	800027c <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e060      	b.n	8001f9e <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001edc:	4b11      	ldr	r3, [pc, #68]	; (8001f24 <HAL_RCC_ClockConfig+0x268>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 020c 	and.w	r2, r3, #12
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d1eb      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001eee:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <HAL_RCC_ClockConfig+0x264>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	683a      	ldr	r2, [r7, #0]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d215      	bcs.n	8001f28 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efc:	4b08      	ldr	r3, [pc, #32]	; (8001f20 <HAL_RCC_ClockConfig+0x264>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f023 0207 	bic.w	r2, r3, #7
 8001f04:	4906      	ldr	r1, [pc, #24]	; (8001f20 <HAL_RCC_ClockConfig+0x264>)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0c:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <HAL_RCC_ClockConfig+0x264>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d006      	beq.n	8001f28 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e03f      	b.n	8001f9e <HAL_RCC_ClockConfig+0x2e2>
 8001f1e:	bf00      	nop
 8001f20:	40022000 	.word	0x40022000
 8001f24:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0304 	and.w	r3, r3, #4
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d008      	beq.n	8001f46 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <HAL_RCC_ClockConfig+0x2ec>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	4919      	ldr	r1, [pc, #100]	; (8001fa8 <HAL_RCC_ClockConfig+0x2ec>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0308 	and.w	r3, r3, #8
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d009      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f52:	4b15      	ldr	r3, [pc, #84]	; (8001fa8 <HAL_RCC_ClockConfig+0x2ec>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	4911      	ldr	r1, [pc, #68]	; (8001fa8 <HAL_RCC_ClockConfig+0x2ec>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f66:	f000 f825 	bl	8001fb4 <HAL_RCC_GetSysClockFreq>
 8001f6a:	4601      	mov	r1, r0
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <HAL_RCC_ClockConfig+0x2ec>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f74:	23f0      	movs	r3, #240	; 0xf0
 8001f76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	fab3 f383 	clz	r3, r3
 8001f86:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8a:	4a08      	ldr	r2, [pc, #32]	; (8001fac <HAL_RCC_ClockConfig+0x2f0>)
 8001f8c:	5cd3      	ldrb	r3, [r2, r3]
 8001f8e:	fa21 f303 	lsr.w	r3, r1, r3
 8001f92:	4a07      	ldr	r2, [pc, #28]	; (8001fb0 <HAL_RCC_ClockConfig+0x2f4>)
 8001f94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f96:	2000      	movs	r0, #0
 8001f98:	f7fe f92c 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3778      	adds	r7, #120	; 0x78
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	08003118 	.word	0x08003118
 8001fb0:	20000008 	.word	0x20000008

08001fb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b08b      	sub	sp, #44	; 0x2c
 8001fb8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61bb      	str	r3, [r7, #24]
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001fce:	4b29      	ldr	r3, [pc, #164]	; (8002074 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	f003 030c 	and.w	r3, r3, #12
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	d002      	beq.n	8001fe4 <HAL_RCC_GetSysClockFreq+0x30>
 8001fde:	2b08      	cmp	r3, #8
 8001fe0:	d003      	beq.n	8001fea <HAL_RCC_GetSysClockFreq+0x36>
 8001fe2:	e03c      	b.n	800205e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fe4:	4b24      	ldr	r3, [pc, #144]	; (8002078 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001fe6:	623b      	str	r3, [r7, #32]
      break;
 8001fe8:	e03c      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ff0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001ff4:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	fa93 f3a3 	rbit	r3, r3
 8001ffc:	607b      	str	r3, [r7, #4]
  return(result);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	fab3 f383 	clz	r3, r3
 8002004:	fa22 f303 	lsr.w	r3, r2, r3
 8002008:	4a1c      	ldr	r2, [pc, #112]	; (800207c <HAL_RCC_GetSysClockFreq+0xc8>)
 800200a:	5cd3      	ldrb	r3, [r2, r3]
 800200c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800200e:	4b19      	ldr	r3, [pc, #100]	; (8002074 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002012:	f003 020f 	and.w	r2, r3, #15
 8002016:	230f      	movs	r3, #15
 8002018:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	fa93 f3a3 	rbit	r3, r3
 8002020:	60fb      	str	r3, [r7, #12]
  return(result);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	fab3 f383 	clz	r3, r3
 8002028:	fa22 f303 	lsr.w	r3, r2, r3
 800202c:	4a14      	ldr	r2, [pc, #80]	; (8002080 <HAL_RCC_GetSysClockFreq+0xcc>)
 800202e:	5cd3      	ldrb	r3, [r2, r3]
 8002030:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d008      	beq.n	800204e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800203c:	4a0e      	ldr	r2, [pc, #56]	; (8002078 <HAL_RCC_GetSysClockFreq+0xc4>)
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	fbb2 f2f3 	udiv	r2, r2, r3
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	fb02 f303 	mul.w	r3, r2, r3
 800204a:	627b      	str	r3, [r7, #36]	; 0x24
 800204c:	e004      	b.n	8002058 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	4a0c      	ldr	r2, [pc, #48]	; (8002084 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002052:	fb02 f303 	mul.w	r3, r2, r3
 8002056:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205a:	623b      	str	r3, [r7, #32]
      break;
 800205c:	e002      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800205e:	4b06      	ldr	r3, [pc, #24]	; (8002078 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002060:	623b      	str	r3, [r7, #32]
      break;
 8002062:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002064:	6a3b      	ldr	r3, [r7, #32]
}
 8002066:	4618      	mov	r0, r3
 8002068:	372c      	adds	r7, #44	; 0x2c
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	40021000 	.word	0x40021000
 8002078:	007a1200 	.word	0x007a1200
 800207c:	080030f8 	.word	0x080030f8
 8002080:	08003108 	.word	0x08003108
 8002084:	003d0900 	.word	0x003d0900

08002088 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800208c:	4b03      	ldr	r3, [pc, #12]	; (800209c <HAL_RCC_GetHCLKFreq+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	20000008 	.word	0x20000008

080020a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80020a6:	f7ff ffef 	bl	8002088 <HAL_RCC_GetHCLKFreq>
 80020aa:	4601      	mov	r1, r0
 80020ac:	4b0b      	ldr	r3, [pc, #44]	; (80020dc <HAL_RCC_GetPCLK1Freq+0x3c>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80020b4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80020b8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	fa93 f3a3 	rbit	r3, r3
 80020c0:	603b      	str	r3, [r7, #0]
  return(result);
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	fab3 f383 	clz	r3, r3
 80020c8:	fa22 f303 	lsr.w	r3, r2, r3
 80020cc:	4a04      	ldr	r2, [pc, #16]	; (80020e0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80020ce:	5cd3      	ldrb	r3, [r2, r3]
 80020d0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80020d4:	4618      	mov	r0, r3
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40021000 	.word	0x40021000
 80020e0:	08003128 	.word	0x08003128

080020e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80020ea:	f7ff ffcd 	bl	8002088 <HAL_RCC_GetHCLKFreq>
 80020ee:	4601      	mov	r1, r0
 80020f0:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 80020f8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80020fc:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	fa93 f3a3 	rbit	r3, r3
 8002104:	603b      	str	r3, [r7, #0]
  return(result);
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	fab3 f383 	clz	r3, r3
 800210c:	fa22 f303 	lsr.w	r3, r2, r3
 8002110:	4a04      	ldr	r2, [pc, #16]	; (8002124 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002112:	5cd3      	ldrb	r3, [r2, r3]
 8002114:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002118:	4618      	mov	r0, r3
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40021000 	.word	0x40021000
 8002124:	08003128 	.word	0x08003128

08002128 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b092      	sub	sp, #72	; 0x48
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002130:	2300      	movs	r3, #0
 8002132:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002134:	2300      	movs	r3, #0
 8002136:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002140:	2b00      	cmp	r3, #0
 8002142:	f000 80cf 	beq.w	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002146:	2300      	movs	r3, #0
 8002148:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800214c:	4b86      	ldr	r3, [pc, #536]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800214e:	69db      	ldr	r3, [r3, #28]
 8002150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d10e      	bne.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002158:	4b83      	ldr	r3, [pc, #524]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800215a:	69db      	ldr	r3, [r3, #28]
 800215c:	4a82      	ldr	r2, [pc, #520]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800215e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002162:	61d3      	str	r3, [r2, #28]
 8002164:	4b80      	ldr	r3, [pc, #512]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002166:	69db      	ldr	r3, [r3, #28]
 8002168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216c:	60bb      	str	r3, [r7, #8]
 800216e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002170:	2301      	movs	r3, #1
 8002172:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002176:	4b7d      	ldr	r3, [pc, #500]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800217e:	2b00      	cmp	r3, #0
 8002180:	d118      	bne.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002182:	4b7a      	ldr	r3, [pc, #488]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a79      	ldr	r2, [pc, #484]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800218c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800218e:	f7fe f875 	bl	800027c <HAL_GetTick>
 8002192:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002194:	e008      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002196:	f7fe f871 	bl	800027c <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	2b64      	cmp	r3, #100	; 0x64
 80021a2:	d901      	bls.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e0da      	b.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x236>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a8:	4b70      	ldr	r3, [pc, #448]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0f0      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80021b4:	4b6c      	ldr	r3, [pc, #432]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80021be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d07c      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x196>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d075      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021d2:	4b65      	ldr	r3, [pc, #404]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021e0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021e4:	fa93 f3a3 	rbit	r3, r3
 80021e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80021ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021ec:	fab3 f383 	clz	r3, r3
 80021f0:	461a      	mov	r2, r3
 80021f2:	4b5f      	ldr	r3, [pc, #380]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80021f4:	4413      	add	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	461a      	mov	r2, r3
 80021fa:	2301      	movs	r3, #1
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002202:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002206:	fa93 f3a3 	rbit	r3, r3
 800220a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800220c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800220e:	fab3 f383 	clz	r3, r3
 8002212:	461a      	mov	r2, r3
 8002214:	4b56      	ldr	r3, [pc, #344]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002216:	4413      	add	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	461a      	mov	r2, r3
 800221c:	2300      	movs	r3, #0
 800221e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002220:	4a51      	ldr	r2, [pc, #324]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002222:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002224:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002226:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b00      	cmp	r3, #0
 800222e:	d046      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7fe f824 	bl	800027c <HAL_GetTick>
 8002234:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002236:	e00a      	b.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x126>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002238:	f7fe f820 	bl	800027c <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	f241 3288 	movw	r2, #5000	; 0x1388
 8002246:	4293      	cmp	r3, r2
 8002248:	d901      	bls.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x126>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e087      	b.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x236>
 800224e:	2302      	movs	r3, #2
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002254:	fa93 f3a3 	rbit	r3, r3
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
 800225a:	2302      	movs	r3, #2
 800225c:	623b      	str	r3, [r7, #32]
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	fa93 f3a3 	rbit	r3, r3
 8002264:	61fb      	str	r3, [r7, #28]
  return(result);
 8002266:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002268:	fab3 f383 	clz	r3, r3
 800226c:	b2db      	uxtb	r3, r3
 800226e:	095b      	lsrs	r3, r3, #5
 8002270:	b2db      	uxtb	r3, r3
 8002272:	f043 0302 	orr.w	r3, r3, #2
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d102      	bne.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800227c:	4b3a      	ldr	r3, [pc, #232]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800227e:	6a1b      	ldr	r3, [r3, #32]
 8002280:	e007      	b.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002282:	2302      	movs	r3, #2
 8002284:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	fa93 f3a3 	rbit	r3, r3
 800228c:	617b      	str	r3, [r7, #20]
 800228e:	4b36      	ldr	r3, [pc, #216]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002292:	2202      	movs	r2, #2
 8002294:	613a      	str	r2, [r7, #16]
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	fa92 f2a2 	rbit	r2, r2
 800229c:	60fa      	str	r2, [r7, #12]
  return(result);
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	fab2 f282 	clz	r2, r2
 80022a4:	b252      	sxtb	r2, r2
 80022a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022aa:	b252      	sxtb	r2, r2
 80022ac:	b2d2      	uxtb	r2, r2
 80022ae:	f002 021f 	and.w	r2, r2, #31
 80022b2:	2101      	movs	r1, #1
 80022b4:	fa01 f202 	lsl.w	r2, r1, r2
 80022b8:	4013      	ands	r3, r2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d0bc      	beq.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x110>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80022be:	4b2a      	ldr	r3, [pc, #168]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	4927      	ldr	r1, [pc, #156]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022d0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d105      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d8:	4b23      	ldr	r3, [pc, #140]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	4a22      	ldr	r2, [pc, #136]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022e2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0301 	and.w	r3, r3, #1
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d008      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022f0:	4b1d      	ldr	r3, [pc, #116]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f4:	f023 0203 	bic.w	r2, r3, #3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	491a      	ldr	r1, [pc, #104]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0320 	and.w	r3, r3, #32
 800230a:	2b00      	cmp	r3, #0
 800230c:	d008      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800230e:	4b16      	ldr	r3, [pc, #88]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	f023 0210 	bic.w	r2, r3, #16
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	4913      	ldr	r1, [pc, #76]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800231c:	4313      	orrs	r3, r2
 800231e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002328:	2b00      	cmp	r3, #0
 800232a:	d008      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800232c:	4b0e      	ldr	r3, [pc, #56]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800232e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002330:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	490b      	ldr	r1, [pc, #44]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800233a:	4313      	orrs	r3, r2
 800233c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d008      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800234a:	4b07      	ldr	r3, [pc, #28]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	4904      	ldr	r1, [pc, #16]	; (8002368 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002358:	4313      	orrs	r3, r2
 800235a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3748      	adds	r7, #72	; 0x48
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40021000 	.word	0x40021000
 800236c:	40007000 	.word	0x40007000
 8002370:	10908100 	.word	0x10908100

08002374 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d101      	bne.n	8002386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e043      	b.n	800240e <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d106      	bne.n	80023a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 fce8 	bl	8002d70 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2224      	movs	r2, #36	; 0x24
 80023a4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f022 0201 	bic.w	r2, r2, #1
 80023b6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f000 f82d 	bl	8002418 <UART_SetConfig>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e022      	b.n	800240e <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f000 f987 	bl	80026e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023f4:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f042 0201 	orr.w	r2, r2, #1
 8002404:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 fa0e 	bl	8002828 <UART_CheckIdleState>
 800240c:	4603      	mov	r3, r0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
	...

08002418 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002420:	2300      	movs	r3, #0
 8002422:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002424:	2310      	movs	r3, #16
 8002426:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8002428:	2300      	movs	r3, #0
 800242a:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 800242c:	2300      	movs	r3, #0
 800242e:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002430:	2300      	movs	r3, #0
 8002432:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689a      	ldr	r2, [r3, #8]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	431a      	orrs	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	69db      	ldr	r3, [r3, #28]
 8002448:	4313      	orrs	r3, r2
 800244a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	4b9f      	ldr	r3, [pc, #636]	; (80026d0 <UART_SetConfig+0x2b8>)
 8002454:	4013      	ands	r3, r2
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	68f9      	ldr	r1, [r7, #12]
 800245c:	430b      	orrs	r3, r1
 800245e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68da      	ldr	r2, [r3, #12]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	430a      	orrs	r2, r1
 8002474:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	699a      	ldr	r2, [r3, #24]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	4313      	orrs	r3, r2
 8002480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	430a      	orrs	r2, r1
 8002494:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a8e      	ldr	r2, [pc, #568]	; (80026d4 <UART_SetConfig+0x2bc>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d121      	bne.n	80024e4 <UART_SetConfig+0xcc>
 80024a0:	4b8d      	ldr	r3, [pc, #564]	; (80026d8 <UART_SetConfig+0x2c0>)
 80024a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	2b03      	cmp	r3, #3
 80024aa:	d817      	bhi.n	80024dc <UART_SetConfig+0xc4>
 80024ac:	a201      	add	r2, pc, #4	; (adr r2, 80024b4 <UART_SetConfig+0x9c>)
 80024ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024b2:	bf00      	nop
 80024b4:	080024c5 	.word	0x080024c5
 80024b8:	080024d1 	.word	0x080024d1
 80024bc:	080024d7 	.word	0x080024d7
 80024c0:	080024cb 	.word	0x080024cb
 80024c4:	2300      	movs	r3, #0
 80024c6:	75fb      	strb	r3, [r7, #23]
 80024c8:	e01e      	b.n	8002508 <UART_SetConfig+0xf0>
 80024ca:	2302      	movs	r3, #2
 80024cc:	75fb      	strb	r3, [r7, #23]
 80024ce:	e01b      	b.n	8002508 <UART_SetConfig+0xf0>
 80024d0:	2304      	movs	r3, #4
 80024d2:	75fb      	strb	r3, [r7, #23]
 80024d4:	e018      	b.n	8002508 <UART_SetConfig+0xf0>
 80024d6:	2308      	movs	r3, #8
 80024d8:	75fb      	strb	r3, [r7, #23]
 80024da:	e015      	b.n	8002508 <UART_SetConfig+0xf0>
 80024dc:	2310      	movs	r3, #16
 80024de:	75fb      	strb	r3, [r7, #23]
 80024e0:	bf00      	nop
 80024e2:	e011      	b.n	8002508 <UART_SetConfig+0xf0>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a7c      	ldr	r2, [pc, #496]	; (80026dc <UART_SetConfig+0x2c4>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d102      	bne.n	80024f4 <UART_SetConfig+0xdc>
 80024ee:	2300      	movs	r3, #0
 80024f0:	75fb      	strb	r3, [r7, #23]
 80024f2:	e009      	b.n	8002508 <UART_SetConfig+0xf0>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a79      	ldr	r2, [pc, #484]	; (80026e0 <UART_SetConfig+0x2c8>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d102      	bne.n	8002504 <UART_SetConfig+0xec>
 80024fe:	2300      	movs	r3, #0
 8002500:	75fb      	strb	r3, [r7, #23]
 8002502:	e001      	b.n	8002508 <UART_SetConfig+0xf0>
 8002504:	2310      	movs	r3, #16
 8002506:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002510:	d16f      	bne.n	80025f2 <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 8002512:	7dfb      	ldrb	r3, [r7, #23]
 8002514:	2b08      	cmp	r3, #8
 8002516:	d857      	bhi.n	80025c8 <UART_SetConfig+0x1b0>
 8002518:	a201      	add	r2, pc, #4	; (adr r2, 8002520 <UART_SetConfig+0x108>)
 800251a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251e:	bf00      	nop
 8002520:	08002545 	.word	0x08002545
 8002524:	08002561 	.word	0x08002561
 8002528:	0800257d 	.word	0x0800257d
 800252c:	080025c9 	.word	0x080025c9
 8002530:	08002597 	.word	0x08002597
 8002534:	080025c9 	.word	0x080025c9
 8002538:	080025c9 	.word	0x080025c9
 800253c:	080025c9 	.word	0x080025c9
 8002540:	080025b3 	.word	0x080025b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002544:	f7ff fdac 	bl	80020a0 <HAL_RCC_GetPCLK1Freq>
 8002548:	4603      	mov	r3, r0
 800254a:	005a      	lsls	r2, r3, #1
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	085b      	lsrs	r3, r3, #1
 8002552:	441a      	add	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	fbb2 f3f3 	udiv	r3, r2, r3
 800255c:	82bb      	strh	r3, [r7, #20]
        break;
 800255e:	e036      	b.n	80025ce <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002560:	f7ff fdc0 	bl	80020e4 <HAL_RCC_GetPCLK2Freq>
 8002564:	4603      	mov	r3, r0
 8002566:	005a      	lsls	r2, r3, #1
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	085b      	lsrs	r3, r3, #1
 800256e:	441a      	add	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	fbb2 f3f3 	udiv	r3, r2, r3
 8002578:	82bb      	strh	r3, [r7, #20]
        break;
 800257a:	e028      	b.n	80025ce <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	085b      	lsrs	r3, r3, #1
 8002582:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002586:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	6852      	ldr	r2, [r2, #4]
 800258e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002592:	82bb      	strh	r3, [r7, #20]
        break;
 8002594:	e01b      	b.n	80025ce <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002596:	f7ff fd0d 	bl	8001fb4 <HAL_RCC_GetSysClockFreq>
 800259a:	4603      	mov	r3, r0
 800259c:	005a      	lsls	r2, r3, #1
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	085b      	lsrs	r3, r3, #1
 80025a4:	441a      	add	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ae:	82bb      	strh	r3, [r7, #20]
        break;
 80025b0:	e00d      	b.n	80025ce <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	085b      	lsrs	r3, r3, #1
 80025b8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c4:	82bb      	strh	r3, [r7, #20]
        break;
 80025c6:	e002      	b.n	80025ce <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	74fb      	strb	r3, [r7, #19]
        break;
 80025cc:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 80025ce:	8abb      	ldrh	r3, [r7, #20]
 80025d0:	f023 030f 	bic.w	r3, r3, #15
 80025d4:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025d6:	8abb      	ldrh	r3, [r7, #20]
 80025d8:	105b      	asrs	r3, r3, #1
 80025da:	b29b      	uxth	r3, r3
 80025dc:	f003 0307 	and.w	r3, r3, #7
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	897b      	ldrh	r3, [r7, #10]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	897a      	ldrh	r2, [r7, #10]
 80025ee:	60da      	str	r2, [r3, #12]
 80025f0:	e069      	b.n	80026c6 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 80025f2:	7dfb      	ldrb	r3, [r7, #23]
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d863      	bhi.n	80026c0 <UART_SetConfig+0x2a8>
 80025f8:	a201      	add	r2, pc, #4	; (adr r2, 8002600 <UART_SetConfig+0x1e8>)
 80025fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025fe:	bf00      	nop
 8002600:	08002625 	.word	0x08002625
 8002604:	08002645 	.word	0x08002645
 8002608:	08002665 	.word	0x08002665
 800260c:	080026c1 	.word	0x080026c1
 8002610:	08002685 	.word	0x08002685
 8002614:	080026c1 	.word	0x080026c1
 8002618:	080026c1 	.word	0x080026c1
 800261c:	080026c1 	.word	0x080026c1
 8002620:	080026a5 	.word	0x080026a5
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002624:	f7ff fd3c 	bl	80020a0 <HAL_RCC_GetPCLK1Freq>
 8002628:	4602      	mov	r2, r0
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	085b      	lsrs	r3, r3, #1
 8002630:	441a      	add	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	fbb2 f3f3 	udiv	r3, r2, r3
 800263a:	b29a      	uxth	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	60da      	str	r2, [r3, #12]
        break;
 8002642:	e040      	b.n	80026c6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002644:	f7ff fd4e 	bl	80020e4 <HAL_RCC_GetPCLK2Freq>
 8002648:	4602      	mov	r2, r0
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	085b      	lsrs	r3, r3, #1
 8002650:	441a      	add	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	fbb2 f3f3 	udiv	r3, r2, r3
 800265a:	b29a      	uxth	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	60da      	str	r2, [r3, #12]
        break;
 8002662:	e030      	b.n	80026c6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	085b      	lsrs	r3, r3, #1
 800266a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800266e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6852      	ldr	r2, [r2, #4]
 8002676:	fbb3 f3f2 	udiv	r3, r3, r2
 800267a:	b29a      	uxth	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	60da      	str	r2, [r3, #12]
        break;
 8002682:	e020      	b.n	80026c6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002684:	f7ff fc96 	bl	8001fb4 <HAL_RCC_GetSysClockFreq>
 8002688:	4602      	mov	r2, r0
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	441a      	add	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	fbb2 f3f3 	udiv	r3, r2, r3
 800269a:	b29a      	uxth	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	60da      	str	r2, [r3, #12]
        break;
 80026a2:	e010      	b.n	80026c6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	085b      	lsrs	r3, r3, #1
 80026aa:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	60da      	str	r2, [r3, #12]
        break;
 80026be:	e002      	b.n	80026c6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	74fb      	strb	r3, [r7, #19]
        break;
 80026c4:	bf00      	nop
    }
  }

  return ret;
 80026c6:	7cfb      	ldrb	r3, [r7, #19]

}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	efff69f3 	.word	0xefff69f3
 80026d4:	40013800 	.word	0x40013800
 80026d8:	40021000 	.word	0x40021000
 80026dc:	40004400 	.word	0x40004400
 80026e0:	40004800 	.word	0x40004800

080026e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d00a      	beq.n	800270e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	430a      	orrs	r2, r1
 800270c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00a      	beq.n	8002730 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	430a      	orrs	r2, r1
 800272e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002734:	f003 0304 	and.w	r3, r3, #4
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00a      	beq.n	8002752 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	430a      	orrs	r2, r1
 8002750:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	f003 0308 	and.w	r3, r3, #8
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00a      	beq.n	8002774 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	430a      	orrs	r2, r1
 8002772:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002778:	f003 0310 	and.w	r3, r3, #16
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00a      	beq.n	8002796 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279a:	f003 0320 	and.w	r3, r3, #32
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00a      	beq.n	80027b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d01a      	beq.n	80027fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027e2:	d10a      	bne.n	80027fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00a      	beq.n	800281c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	605a      	str	r2, [r3, #4]
  }
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af02      	add	r7, sp, #8
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800283a:	f7fd fd1f 	bl	800027c <HAL_GetTick>
 800283e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	2b08      	cmp	r3, #8
 800284c:	d10e      	bne.n	800286c <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800284e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002852:	9300      	str	r3, [sp, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2200      	movs	r2, #0
 8002858:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f000 f82c 	bl	80028ba <UART_WaitOnFlagUntilTimeout>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e022      	b.n	80028b2 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	2b04      	cmp	r3, #4
 8002878:	d10e      	bne.n	8002898 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800287a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2200      	movs	r2, #0
 8002884:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f000 f816 	bl	80028ba <UART_WaitOnFlagUntilTimeout>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e00c      	b.n	80028b2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2220      	movs	r2, #32
 800289c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2220      	movs	r2, #32
 80028a4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b084      	sub	sp, #16
 80028be:	af00      	add	r7, sp, #0
 80028c0:	60f8      	str	r0, [r7, #12]
 80028c2:	60b9      	str	r1, [r7, #8]
 80028c4:	603b      	str	r3, [r7, #0]
 80028c6:	4613      	mov	r3, r2
 80028c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028ca:	e02c      	b.n	8002926 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d2:	d028      	beq.n	8002926 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d007      	beq.n	80028ea <UART_WaitOnFlagUntilTimeout+0x30>
 80028da:	f7fd fccf 	bl	800027c <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d21d      	bcs.n	8002926 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80028f8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0201 	bic.w	r2, r2, #1
 8002908:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2220      	movs	r2, #32
 800290e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2220      	movs	r2, #32
 8002916:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e00f      	b.n	8002946 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	69da      	ldr	r2, [r3, #28]
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	4013      	ands	r3, r2
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	429a      	cmp	r2, r3
 8002934:	bf0c      	ite	eq
 8002936:	2301      	moveq	r3, #1
 8002938:	2300      	movne	r3, #0
 800293a:	b2db      	uxtb	r3, r3
 800293c:	461a      	mov	r2, r3
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	429a      	cmp	r2, r3
 8002942:	d0c3      	beq.n	80028cc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002954:	f7fd fc38 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002958:	f000 f82a 	bl	80029b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800295c:	f000 f8f6 	bl	8002b4c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002960:	f000 f8c4 	bl	8002aec <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002964:	f000 f882 	bl	8002a6c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  mcp_1 = mcp_new(&hi2c1, 0xC0); //0xC4 - other address
 8002968:	21c0      	movs	r1, #192	; 0xc0
 800296a:	480f      	ldr	r0, [pc, #60]	; (80029a8 <main+0x58>)
 800296c:	f000 f93f 	bl	8002bee <mcp_new>
 8002970:	4602      	mov	r2, r0
 8002972:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <main+0x5c>)
 8002974:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  mcp_write(mcp_1, 1000, 1);
 8002976:	4b0d      	ldr	r3, [pc, #52]	; (80029ac <main+0x5c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2201      	movs	r2, #1
 800297c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002980:	4618      	mov	r0, r3
 8002982:	f000 f95d 	bl	8002c40 <mcp_write>
	  HAL_Delay(3000);
 8002986:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800298a:	f7fd fc83 	bl	8000294 <HAL_Delay>
	  mcp_write(mcp_1, 3000, 1);
 800298e:	4b07      	ldr	r3, [pc, #28]	; (80029ac <main+0x5c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2201      	movs	r2, #1
 8002994:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002998:	4618      	mov	r0, r3
 800299a:	f000 f951 	bl	8002c40 <mcp_write>
	  HAL_Delay(3000);
 800299e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80029a2:	f7fd fc77 	bl	8000294 <HAL_Delay>
	  mcp_write(mcp_1, 1000, 1);
 80029a6:	e7e6      	b.n	8002976 <main+0x26>
 80029a8:	2000009c 	.word	0x2000009c
 80029ac:	20000158 	.word	0x20000158

080029b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b096      	sub	sp, #88	; 0x58
 80029b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029ba:	2228      	movs	r2, #40	; 0x28
 80029bc:	2100      	movs	r1, #0
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 fb1a 	bl	8002ff8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029c4:	f107 031c 	add.w	r3, r7, #28
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	605a      	str	r2, [r3, #4]
 80029ce:	609a      	str	r2, [r3, #8]
 80029d0:	60da      	str	r2, [r3, #12]
 80029d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029d4:	1d3b      	adds	r3, r7, #4
 80029d6:	2200      	movs	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]
 80029da:	605a      	str	r2, [r3, #4]
 80029dc:	609a      	str	r2, [r3, #8]
 80029de:	60da      	str	r2, [r3, #12]
 80029e0:	611a      	str	r2, [r3, #16]
 80029e2:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80029e4:	2303      	movs	r3, #3
 80029e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029ec:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80029ee:	2300      	movs	r3, #0
 80029f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029f2:	2301      	movs	r3, #1
 80029f4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029f6:	2310      	movs	r3, #16
 80029f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029fa:	2302      	movs	r3, #2
 80029fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80029fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a02:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002a04:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002a08:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a0a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fe fa66 	bl	8000ee0 <HAL_RCC_OscConfig>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8002a1a:	f000 f8e1 	bl	8002be0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a1e:	230f      	movs	r3, #15
 8002a20:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a22:	2302      	movs	r3, #2
 8002a24:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a26:	2300      	movs	r3, #0
 8002a28:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a2e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a30:	2300      	movs	r3, #0
 8002a32:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002a34:	f107 031c 	add.w	r3, r7, #28
 8002a38:	2102      	movs	r1, #2
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff f93e 	bl	8001cbc <HAL_RCC_ClockConfig>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002a46:	f000 f8cb 	bl	8002be0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a4a:	2320      	movs	r3, #32
 8002a4c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a52:	1d3b      	adds	r3, r7, #4
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff fb67 	bl	8002128 <HAL_RCCEx_PeriphCLKConfig>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002a60:	f000 f8be 	bl	8002be0 <Error_Handler>
  }
}
 8002a64:	bf00      	nop
 8002a66:	3758      	adds	r7, #88	; 0x58
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a70:	4b1b      	ldr	r3, [pc, #108]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002a72:	4a1c      	ldr	r2, [pc, #112]	; (8002ae4 <MX_I2C1_Init+0x78>)
 8002a74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002a76:	4b1a      	ldr	r3, [pc, #104]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002a78:	4a1b      	ldr	r2, [pc, #108]	; (8002ae8 <MX_I2C1_Init+0x7c>)
 8002a7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002a7c:	4b18      	ldr	r3, [pc, #96]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a82:	4b17      	ldr	r3, [pc, #92]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002a84:	2201      	movs	r2, #1
 8002a86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a88:	4b15      	ldr	r3, [pc, #84]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002a8e:	4b14      	ldr	r3, [pc, #80]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a94:	4b12      	ldr	r3, [pc, #72]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a9a:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002aa0:	4b0f      	ldr	r3, [pc, #60]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002aa6:	480e      	ldr	r0, [pc, #56]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002aa8:	f7fd fe8a 	bl	80007c0 <HAL_I2C_Init>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002ab2:	f000 f895 	bl	8002be0 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	4809      	ldr	r0, [pc, #36]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002aba:	f7fe f977 	bl	8000dac <HAL_I2CEx_ConfigAnalogFilter>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ac4:	f000 f88c 	bl	8002be0 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ac8:	2100      	movs	r1, #0
 8002aca:	4805      	ldr	r0, [pc, #20]	; (8002ae0 <MX_I2C1_Init+0x74>)
 8002acc:	f7fe f9b9 	bl	8000e42 <HAL_I2CEx_ConfigDigitalFilter>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002ad6:	f000 f883 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	2000009c 	.word	0x2000009c
 8002ae4:	40005400 	.word	0x40005400
 8002ae8:	2000090e 	.word	0x2000090e

08002aec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002af0:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002af2:	4a15      	ldr	r2, [pc, #84]	; (8002b48 <MX_USART2_UART_Init+0x5c>)
 8002af4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002af6:	4b13      	ldr	r3, [pc, #76]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002af8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002afc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b04:	4b0f      	ldr	r3, [pc, #60]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b0a:	4b0e      	ldr	r3, [pc, #56]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b10:	4b0c      	ldr	r3, [pc, #48]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002b12:	220c      	movs	r2, #12
 8002b14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b16:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b1c:	4b09      	ldr	r3, [pc, #36]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b22:	4b08      	ldr	r3, [pc, #32]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b28:	4b06      	ldr	r3, [pc, #24]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b2e:	4805      	ldr	r0, [pc, #20]	; (8002b44 <MX_USART2_UART_Init+0x58>)
 8002b30:	f7ff fc20 	bl	8002374 <HAL_UART_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002b3a:	f000 f851 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b3e:	bf00      	nop
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	200000e8 	.word	0x200000e8
 8002b48:	40004400 	.word	0x40004400

08002b4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b088      	sub	sp, #32
 8002b50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b52:	f107 030c 	add.w	r3, r7, #12
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]
 8002b5a:	605a      	str	r2, [r3, #4]
 8002b5c:	609a      	str	r2, [r3, #8]
 8002b5e:	60da      	str	r2, [r3, #12]
 8002b60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b62:	4b1d      	ldr	r3, [pc, #116]	; (8002bd8 <MX_GPIO_Init+0x8c>)
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	4a1c      	ldr	r2, [pc, #112]	; (8002bd8 <MX_GPIO_Init+0x8c>)
 8002b68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b6c:	6153      	str	r3, [r2, #20]
 8002b6e:	4b1a      	ldr	r3, [pc, #104]	; (8002bd8 <MX_GPIO_Init+0x8c>)
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b76:	60bb      	str	r3, [r7, #8]
 8002b78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b7a:	4b17      	ldr	r3, [pc, #92]	; (8002bd8 <MX_GPIO_Init+0x8c>)
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	4a16      	ldr	r2, [pc, #88]	; (8002bd8 <MX_GPIO_Init+0x8c>)
 8002b80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b84:	6153      	str	r3, [r2, #20]
 8002b86:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <MX_GPIO_Init+0x8c>)
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b8e:	607b      	str	r3, [r7, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b92:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <MX_GPIO_Init+0x8c>)
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	4a10      	ldr	r2, [pc, #64]	; (8002bd8 <MX_GPIO_Init+0x8c>)
 8002b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b9c:	6153      	str	r3, [r2, #20]
 8002b9e:	4b0e      	ldr	r3, [pc, #56]	; (8002bd8 <MX_GPIO_Init+0x8c>)
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ba6:	603b      	str	r3, [r7, #0]
 8002ba8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8002baa:	2200      	movs	r2, #0
 8002bac:	2108      	movs	r1, #8
 8002bae:	480b      	ldr	r0, [pc, #44]	; (8002bdc <MX_GPIO_Init+0x90>)
 8002bb0:	f7fd fdee 	bl	8000790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8002bb4:	2308      	movs	r3, #8
 8002bb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002bc4:	f107 030c 	add.w	r3, r7, #12
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4804      	ldr	r0, [pc, #16]	; (8002bdc <MX_GPIO_Init+0x90>)
 8002bcc:	f7fd fc6a 	bl	80004a4 <HAL_GPIO_Init>

}
 8002bd0:	bf00      	nop
 8002bd2:	3720      	adds	r7, #32
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	48000400 	.word	0x48000400

08002be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <mcp_new>:
 * @brief  Creates new mcp_t variable corresponding to a mcp module
 * @param  *hi2c: I2C peripheral from the mcu
 * @param  addr: I2C address used by the module
 * @retval mcp_t variable corresponding to the mcp module
 */
mcp_t* mcp_new(I2C_HandleTypeDef *hi2c, uint8_t addr){
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b084      	sub	sp, #16
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	70fb      	strb	r3, [r7, #3]
	mcp_t* mcp = malloc(sizeof(*mcp));
 8002bfa:	200c      	movs	r0, #12
 8002bfc:	f000 f9f4 	bl	8002fe8 <malloc>
 8002c00:	4603      	mov	r3, r0
 8002c02:	60fb      	str	r3, [r7, #12]
	mcp_init(mcp, hi2c, addr);
 8002c04:	78fb      	ldrb	r3, [r7, #3]
 8002c06:	461a      	mov	r2, r3
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 f805 	bl	8002c1a <mcp_init>
	return mcp;
 8002c10:	68fb      	ldr	r3, [r7, #12]
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <mcp_init>:
 * @param  *mcp: mcp variable corresponding to the module targeted
 * @param  *hi2c: I2C peripheral from the mcu
 * @param  addr: I2C address used by the module
 * @retval None
 */
void mcp_init(mcp_t *mcp, I2C_HandleTypeDef *hi2c, uint8_t addr){
 8002c1a:	b480      	push	{r7}
 8002c1c:	b085      	sub	sp, #20
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	4613      	mov	r3, r2
 8002c26:	71fb      	strb	r3, [r7, #7]
	mcp->hi2c = hi2c;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	605a      	str	r2, [r3, #4]
	mcp->addr = addr;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	79fa      	ldrb	r2, [r7, #7]
 8002c32:	701a      	strb	r2, [r3, #0]
}
 8002c34:	bf00      	nop
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <mcp_write>:
 * @brief  Writes a value on the mcp4725 DAC module
 * @param  value: From 0 to 4095 (12 bits) value to be written on the DAC
 * @param  eeprom: If 1, saves the value on eeprom (persistence after reset)
 * @retval None
 */
void mcp_write(mcp_t *mcp, uint16_t value, uint8_t eeprom){
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af02      	add	r7, sp, #8
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	460b      	mov	r3, r1
 8002c4a:	807b      	strh	r3, [r7, #2]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	707b      	strb	r3, [r7, #1]
	if (eeprom == 1) {
 8002c50:	787b      	ldrb	r3, [r7, #1]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d103      	bne.n	8002c5e <mcp_write+0x1e>
		mcp->buffer[0] = 0x60;	} // Persists after reset
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2260      	movs	r2, #96	; 0x60
 8002c5a:	721a      	strb	r2, [r3, #8]
 8002c5c:	e002      	b.n	8002c64 <mcp_write+0x24>
	else {
		mcp->buffer[0] = 0x40;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2240      	movs	r2, #64	; 0x40
 8002c62:	721a      	strb	r2, [r3, #8]
	}
	mcp->buffer[1] = (value / 16);       // Upper data bits     (D11.D10.D9.D8.D7.D6.D5.D4)
 8002c64:	887b      	ldrh	r3, [r7, #2]
 8002c66:	091b      	lsrs	r3, r3, #4
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	b2da      	uxtb	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	725a      	strb	r2, [r3, #9]
	mcp->buffer[2] = (value % 16) << 4;  // Lower data bits     (D3.D2.D1.D0.x.x.x.x)
 8002c70:	887b      	ldrh	r3, [r7, #2]
 8002c72:	011b      	lsls	r3, r3, #4
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	729a      	strb	r2, [r3, #10]
	HAL_I2C_Master_Transmit(mcp->hi2c, mcp->addr, mcp->buffer, sizeof(mcp->buffer), 1000);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6858      	ldr	r0, [r3, #4]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	b299      	uxth	r1, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f103 0208 	add.w	r2, r3, #8
 8002c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c8e:	9300      	str	r3, [sp, #0]
 8002c90:	2303      	movs	r3, #3
 8002c92:	f7fd fe25 	bl	80008e0 <HAL_I2C_Master_Transmit>
}
 8002c96:	bf00      	nop
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
	...

08002ca0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca6:	4b0f      	ldr	r3, [pc, #60]	; (8002ce4 <HAL_MspInit+0x44>)
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	4a0e      	ldr	r2, [pc, #56]	; (8002ce4 <HAL_MspInit+0x44>)
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	6193      	str	r3, [r2, #24]
 8002cb2:	4b0c      	ldr	r3, [pc, #48]	; (8002ce4 <HAL_MspInit+0x44>)
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	607b      	str	r3, [r7, #4]
 8002cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cbe:	4b09      	ldr	r3, [pc, #36]	; (8002ce4 <HAL_MspInit+0x44>)
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	4a08      	ldr	r2, [pc, #32]	; (8002ce4 <HAL_MspInit+0x44>)
 8002cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cc8:	61d3      	str	r3, [r2, #28]
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <HAL_MspInit+0x44>)
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd2:	603b      	str	r3, [r7, #0]
 8002cd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40021000 	.word	0x40021000

08002ce8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b08a      	sub	sp, #40	; 0x28
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf0:	f107 0314 	add.w	r3, r7, #20
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	605a      	str	r2, [r3, #4]
 8002cfa:	609a      	str	r2, [r3, #8]
 8002cfc:	60da      	str	r2, [r3, #12]
 8002cfe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a17      	ldr	r2, [pc, #92]	; (8002d64 <HAL_I2C_MspInit+0x7c>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d127      	bne.n	8002d5a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d0a:	4b17      	ldr	r3, [pc, #92]	; (8002d68 <HAL_I2C_MspInit+0x80>)
 8002d0c:	695b      	ldr	r3, [r3, #20]
 8002d0e:	4a16      	ldr	r2, [pc, #88]	; (8002d68 <HAL_I2C_MspInit+0x80>)
 8002d10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d14:	6153      	str	r3, [r2, #20]
 8002d16:	4b14      	ldr	r3, [pc, #80]	; (8002d68 <HAL_I2C_MspInit+0x80>)
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d1e:	613b      	str	r3, [r7, #16]
 8002d20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d22:	23c0      	movs	r3, #192	; 0xc0
 8002d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d26:	2312      	movs	r3, #18
 8002d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d32:	2304      	movs	r3, #4
 8002d34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d36:	f107 0314 	add.w	r3, r7, #20
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	480b      	ldr	r0, [pc, #44]	; (8002d6c <HAL_I2C_MspInit+0x84>)
 8002d3e:	f7fd fbb1 	bl	80004a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d42:	4b09      	ldr	r3, [pc, #36]	; (8002d68 <HAL_I2C_MspInit+0x80>)
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	4a08      	ldr	r2, [pc, #32]	; (8002d68 <HAL_I2C_MspInit+0x80>)
 8002d48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d4c:	61d3      	str	r3, [r2, #28]
 8002d4e:	4b06      	ldr	r3, [pc, #24]	; (8002d68 <HAL_I2C_MspInit+0x80>)
 8002d50:	69db      	ldr	r3, [r3, #28]
 8002d52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d5a:	bf00      	nop
 8002d5c:	3728      	adds	r7, #40	; 0x28
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	40005400 	.word	0x40005400
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	48000400 	.word	0x48000400

08002d70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b08a      	sub	sp, #40	; 0x28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d78:	f107 0314 	add.w	r3, r7, #20
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	605a      	str	r2, [r3, #4]
 8002d82:	609a      	str	r2, [r3, #8]
 8002d84:	60da      	str	r2, [r3, #12]
 8002d86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a18      	ldr	r2, [pc, #96]	; (8002df0 <HAL_UART_MspInit+0x80>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d129      	bne.n	8002de6 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d92:	4b18      	ldr	r3, [pc, #96]	; (8002df4 <HAL_UART_MspInit+0x84>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	4a17      	ldr	r2, [pc, #92]	; (8002df4 <HAL_UART_MspInit+0x84>)
 8002d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d9c:	61d3      	str	r3, [r2, #28]
 8002d9e:	4b15      	ldr	r3, [pc, #84]	; (8002df4 <HAL_UART_MspInit+0x84>)
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da6:	613b      	str	r3, [r7, #16]
 8002da8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002daa:	4b12      	ldr	r3, [pc, #72]	; (8002df4 <HAL_UART_MspInit+0x84>)
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	4a11      	ldr	r2, [pc, #68]	; (8002df4 <HAL_UART_MspInit+0x84>)
 8002db0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002db4:	6153      	str	r3, [r2, #20]
 8002db6:	4b0f      	ldr	r3, [pc, #60]	; (8002df4 <HAL_UART_MspInit+0x84>)
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002dc2:	f248 0304 	movw	r3, #32772	; 0x8004
 8002dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc8:	2302      	movs	r3, #2
 8002dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dd4:	2307      	movs	r3, #7
 8002dd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dd8:	f107 0314 	add.w	r3, r7, #20
 8002ddc:	4619      	mov	r1, r3
 8002dde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002de2:	f7fd fb5f 	bl	80004a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002de6:	bf00      	nop
 8002de8:	3728      	adds	r7, #40	; 0x28
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40004400 	.word	0x40004400
 8002df4:	40021000 	.word	0x40021000

08002df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002dfc:	bf00      	nop
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e06:	b480      	push	{r7}
 8002e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e0a:	e7fe      	b.n	8002e0a <HardFault_Handler+0x4>

08002e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e10:	e7fe      	b.n	8002e10 <MemManage_Handler+0x4>

08002e12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e12:	b480      	push	{r7}
 8002e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e16:	e7fe      	b.n	8002e16 <BusFault_Handler+0x4>

08002e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e1c:	e7fe      	b.n	8002e1c <UsageFault_Handler+0x4>

08002e1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e22:	bf00      	nop
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e30:	bf00      	nop
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e3e:	bf00      	nop
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e4c:	f7fd fa02 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e50:	bf00      	nop
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002e5c:	4b11      	ldr	r3, [pc, #68]	; (8002ea4 <_sbrk+0x50>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d102      	bne.n	8002e6a <_sbrk+0x16>
		heap_end = &end;
 8002e64:	4b0f      	ldr	r3, [pc, #60]	; (8002ea4 <_sbrk+0x50>)
 8002e66:	4a10      	ldr	r2, [pc, #64]	; (8002ea8 <_sbrk+0x54>)
 8002e68:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002e6a:	4b0e      	ldr	r3, [pc, #56]	; (8002ea4 <_sbrk+0x50>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002e70:	4b0c      	ldr	r3, [pc, #48]	; (8002ea4 <_sbrk+0x50>)
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4413      	add	r3, r2
 8002e78:	466a      	mov	r2, sp
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d907      	bls.n	8002e8e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002e7e:	f000 f889 	bl	8002f94 <__errno>
 8002e82:	4602      	mov	r2, r0
 8002e84:	230c      	movs	r3, #12
 8002e86:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002e88:	f04f 33ff 	mov.w	r3, #4294967295
 8002e8c:	e006      	b.n	8002e9c <_sbrk+0x48>
	}

	heap_end += incr;
 8002e8e:	4b05      	ldr	r3, [pc, #20]	; (8002ea4 <_sbrk+0x50>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4413      	add	r3, r2
 8002e96:	4a03      	ldr	r2, [pc, #12]	; (8002ea4 <_sbrk+0x50>)
 8002e98:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3710      	adds	r7, #16
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	2000008c 	.word	0x2000008c
 8002ea8:	20000160 	.word	0x20000160

08002eac <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002eb0:	4b1f      	ldr	r3, [pc, #124]	; (8002f30 <SystemInit+0x84>)
 8002eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb6:	4a1e      	ldr	r2, [pc, #120]	; (8002f30 <SystemInit+0x84>)
 8002eb8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ebc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002ec0:	4b1c      	ldr	r3, [pc, #112]	; (8002f34 <SystemInit+0x88>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a1b      	ldr	r2, [pc, #108]	; (8002f34 <SystemInit+0x88>)
 8002ec6:	f043 0301 	orr.w	r3, r3, #1
 8002eca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002ecc:	4b19      	ldr	r3, [pc, #100]	; (8002f34 <SystemInit+0x88>)
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	4918      	ldr	r1, [pc, #96]	; (8002f34 <SystemInit+0x88>)
 8002ed2:	4b19      	ldr	r3, [pc, #100]	; (8002f38 <SystemInit+0x8c>)
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002ed8:	4b16      	ldr	r3, [pc, #88]	; (8002f34 <SystemInit+0x88>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a15      	ldr	r2, [pc, #84]	; (8002f34 <SystemInit+0x88>)
 8002ede:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002ee2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ee6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <SystemInit+0x88>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a11      	ldr	r2, [pc, #68]	; (8002f34 <SystemInit+0x88>)
 8002eee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ef2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002ef4:	4b0f      	ldr	r3, [pc, #60]	; (8002f34 <SystemInit+0x88>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	4a0e      	ldr	r2, [pc, #56]	; (8002f34 <SystemInit+0x88>)
 8002efa:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002efe:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002f00:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <SystemInit+0x88>)
 8002f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f04:	4a0b      	ldr	r2, [pc, #44]	; (8002f34 <SystemInit+0x88>)
 8002f06:	f023 030f 	bic.w	r3, r3, #15
 8002f0a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002f0c:	4b09      	ldr	r3, [pc, #36]	; (8002f34 <SystemInit+0x88>)
 8002f0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f10:	4908      	ldr	r1, [pc, #32]	; (8002f34 <SystemInit+0x88>)
 8002f12:	4b0a      	ldr	r3, [pc, #40]	; (8002f3c <SystemInit+0x90>)
 8002f14:	4013      	ands	r3, r2
 8002f16:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002f18:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <SystemInit+0x88>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f1e:	4b04      	ldr	r3, [pc, #16]	; (8002f30 <SystemInit+0x84>)
 8002f20:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f24:	609a      	str	r2, [r3, #8]
#endif
}
 8002f26:	bf00      	nop
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	e000ed00 	.word	0xe000ed00
 8002f34:	40021000 	.word	0x40021000
 8002f38:	f87fc00c 	.word	0xf87fc00c
 8002f3c:	ff00fccc 	.word	0xff00fccc

08002f40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f78 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002f44:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002f46:	e003      	b.n	8002f50 <LoopCopyDataInit>

08002f48 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002f48:	4b0c      	ldr	r3, [pc, #48]	; (8002f7c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002f4a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002f4c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002f4e:	3104      	adds	r1, #4

08002f50 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002f50:	480b      	ldr	r0, [pc, #44]	; (8002f80 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002f52:	4b0c      	ldr	r3, [pc, #48]	; (8002f84 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002f54:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002f56:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002f58:	d3f6      	bcc.n	8002f48 <CopyDataInit>
	ldr	r2, =_sbss
 8002f5a:	4a0b      	ldr	r2, [pc, #44]	; (8002f88 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002f5c:	e002      	b.n	8002f64 <LoopFillZerobss>

08002f5e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002f5e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002f60:	f842 3b04 	str.w	r3, [r2], #4

08002f64 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002f64:	4b09      	ldr	r3, [pc, #36]	; (8002f8c <LoopForever+0x16>)
	cmp	r2, r3
 8002f66:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002f68:	d3f9      	bcc.n	8002f5e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f6a:	f7ff ff9f 	bl	8002eac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f6e:	f000 f817 	bl	8002fa0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f72:	f7ff fced 	bl	8002950 <main>

08002f76 <LoopForever>:

LoopForever:
    b LoopForever
 8002f76:	e7fe      	b.n	8002f76 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f78:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002f7c:	08003138 	.word	0x08003138
	ldr	r0, =_sdata
 8002f80:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002f84:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8002f88:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8002f8c:	20000160 	.word	0x20000160

08002f90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f90:	e7fe      	b.n	8002f90 <ADC1_2_IRQHandler>
	...

08002f94 <__errno>:
 8002f94:	4b01      	ldr	r3, [pc, #4]	; (8002f9c <__errno+0x8>)
 8002f96:	6818      	ldr	r0, [r3, #0]
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	2000000c 	.word	0x2000000c

08002fa0 <__libc_init_array>:
 8002fa0:	b570      	push	{r4, r5, r6, lr}
 8002fa2:	4e0d      	ldr	r6, [pc, #52]	; (8002fd8 <__libc_init_array+0x38>)
 8002fa4:	4c0d      	ldr	r4, [pc, #52]	; (8002fdc <__libc_init_array+0x3c>)
 8002fa6:	1ba4      	subs	r4, r4, r6
 8002fa8:	10a4      	asrs	r4, r4, #2
 8002faa:	2500      	movs	r5, #0
 8002fac:	42a5      	cmp	r5, r4
 8002fae:	d109      	bne.n	8002fc4 <__libc_init_array+0x24>
 8002fb0:	4e0b      	ldr	r6, [pc, #44]	; (8002fe0 <__libc_init_array+0x40>)
 8002fb2:	4c0c      	ldr	r4, [pc, #48]	; (8002fe4 <__libc_init_array+0x44>)
 8002fb4:	f000 f894 	bl	80030e0 <_init>
 8002fb8:	1ba4      	subs	r4, r4, r6
 8002fba:	10a4      	asrs	r4, r4, #2
 8002fbc:	2500      	movs	r5, #0
 8002fbe:	42a5      	cmp	r5, r4
 8002fc0:	d105      	bne.n	8002fce <__libc_init_array+0x2e>
 8002fc2:	bd70      	pop	{r4, r5, r6, pc}
 8002fc4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002fc8:	4798      	blx	r3
 8002fca:	3501      	adds	r5, #1
 8002fcc:	e7ee      	b.n	8002fac <__libc_init_array+0xc>
 8002fce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002fd2:	4798      	blx	r3
 8002fd4:	3501      	adds	r5, #1
 8002fd6:	e7f2      	b.n	8002fbe <__libc_init_array+0x1e>
 8002fd8:	08003130 	.word	0x08003130
 8002fdc:	08003130 	.word	0x08003130
 8002fe0:	08003130 	.word	0x08003130
 8002fe4:	08003134 	.word	0x08003134

08002fe8 <malloc>:
 8002fe8:	4b02      	ldr	r3, [pc, #8]	; (8002ff4 <malloc+0xc>)
 8002fea:	4601      	mov	r1, r0
 8002fec:	6818      	ldr	r0, [r3, #0]
 8002fee:	f000 b80b 	b.w	8003008 <_malloc_r>
 8002ff2:	bf00      	nop
 8002ff4:	2000000c 	.word	0x2000000c

08002ff8 <memset>:
 8002ff8:	4402      	add	r2, r0
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d100      	bne.n	8003002 <memset+0xa>
 8003000:	4770      	bx	lr
 8003002:	f803 1b01 	strb.w	r1, [r3], #1
 8003006:	e7f9      	b.n	8002ffc <memset+0x4>

08003008 <_malloc_r>:
 8003008:	b570      	push	{r4, r5, r6, lr}
 800300a:	1ccd      	adds	r5, r1, #3
 800300c:	f025 0503 	bic.w	r5, r5, #3
 8003010:	3508      	adds	r5, #8
 8003012:	2d0c      	cmp	r5, #12
 8003014:	bf38      	it	cc
 8003016:	250c      	movcc	r5, #12
 8003018:	2d00      	cmp	r5, #0
 800301a:	4606      	mov	r6, r0
 800301c:	db01      	blt.n	8003022 <_malloc_r+0x1a>
 800301e:	42a9      	cmp	r1, r5
 8003020:	d903      	bls.n	800302a <_malloc_r+0x22>
 8003022:	230c      	movs	r3, #12
 8003024:	6033      	str	r3, [r6, #0]
 8003026:	2000      	movs	r0, #0
 8003028:	bd70      	pop	{r4, r5, r6, pc}
 800302a:	f000 f857 	bl	80030dc <__malloc_lock>
 800302e:	4a21      	ldr	r2, [pc, #132]	; (80030b4 <_malloc_r+0xac>)
 8003030:	6814      	ldr	r4, [r2, #0]
 8003032:	4621      	mov	r1, r4
 8003034:	b991      	cbnz	r1, 800305c <_malloc_r+0x54>
 8003036:	4c20      	ldr	r4, [pc, #128]	; (80030b8 <_malloc_r+0xb0>)
 8003038:	6823      	ldr	r3, [r4, #0]
 800303a:	b91b      	cbnz	r3, 8003044 <_malloc_r+0x3c>
 800303c:	4630      	mov	r0, r6
 800303e:	f000 f83d 	bl	80030bc <_sbrk_r>
 8003042:	6020      	str	r0, [r4, #0]
 8003044:	4629      	mov	r1, r5
 8003046:	4630      	mov	r0, r6
 8003048:	f000 f838 	bl	80030bc <_sbrk_r>
 800304c:	1c43      	adds	r3, r0, #1
 800304e:	d124      	bne.n	800309a <_malloc_r+0x92>
 8003050:	230c      	movs	r3, #12
 8003052:	6033      	str	r3, [r6, #0]
 8003054:	4630      	mov	r0, r6
 8003056:	f000 f842 	bl	80030de <__malloc_unlock>
 800305a:	e7e4      	b.n	8003026 <_malloc_r+0x1e>
 800305c:	680b      	ldr	r3, [r1, #0]
 800305e:	1b5b      	subs	r3, r3, r5
 8003060:	d418      	bmi.n	8003094 <_malloc_r+0x8c>
 8003062:	2b0b      	cmp	r3, #11
 8003064:	d90f      	bls.n	8003086 <_malloc_r+0x7e>
 8003066:	600b      	str	r3, [r1, #0]
 8003068:	50cd      	str	r5, [r1, r3]
 800306a:	18cc      	adds	r4, r1, r3
 800306c:	4630      	mov	r0, r6
 800306e:	f000 f836 	bl	80030de <__malloc_unlock>
 8003072:	f104 000b 	add.w	r0, r4, #11
 8003076:	1d23      	adds	r3, r4, #4
 8003078:	f020 0007 	bic.w	r0, r0, #7
 800307c:	1ac3      	subs	r3, r0, r3
 800307e:	d0d3      	beq.n	8003028 <_malloc_r+0x20>
 8003080:	425a      	negs	r2, r3
 8003082:	50e2      	str	r2, [r4, r3]
 8003084:	e7d0      	b.n	8003028 <_malloc_r+0x20>
 8003086:	428c      	cmp	r4, r1
 8003088:	684b      	ldr	r3, [r1, #4]
 800308a:	bf16      	itet	ne
 800308c:	6063      	strne	r3, [r4, #4]
 800308e:	6013      	streq	r3, [r2, #0]
 8003090:	460c      	movne	r4, r1
 8003092:	e7eb      	b.n	800306c <_malloc_r+0x64>
 8003094:	460c      	mov	r4, r1
 8003096:	6849      	ldr	r1, [r1, #4]
 8003098:	e7cc      	b.n	8003034 <_malloc_r+0x2c>
 800309a:	1cc4      	adds	r4, r0, #3
 800309c:	f024 0403 	bic.w	r4, r4, #3
 80030a0:	42a0      	cmp	r0, r4
 80030a2:	d005      	beq.n	80030b0 <_malloc_r+0xa8>
 80030a4:	1a21      	subs	r1, r4, r0
 80030a6:	4630      	mov	r0, r6
 80030a8:	f000 f808 	bl	80030bc <_sbrk_r>
 80030ac:	3001      	adds	r0, #1
 80030ae:	d0cf      	beq.n	8003050 <_malloc_r+0x48>
 80030b0:	6025      	str	r5, [r4, #0]
 80030b2:	e7db      	b.n	800306c <_malloc_r+0x64>
 80030b4:	20000090 	.word	0x20000090
 80030b8:	20000094 	.word	0x20000094

080030bc <_sbrk_r>:
 80030bc:	b538      	push	{r3, r4, r5, lr}
 80030be:	4c06      	ldr	r4, [pc, #24]	; (80030d8 <_sbrk_r+0x1c>)
 80030c0:	2300      	movs	r3, #0
 80030c2:	4605      	mov	r5, r0
 80030c4:	4608      	mov	r0, r1
 80030c6:	6023      	str	r3, [r4, #0]
 80030c8:	f7ff fec4 	bl	8002e54 <_sbrk>
 80030cc:	1c43      	adds	r3, r0, #1
 80030ce:	d102      	bne.n	80030d6 <_sbrk_r+0x1a>
 80030d0:	6823      	ldr	r3, [r4, #0]
 80030d2:	b103      	cbz	r3, 80030d6 <_sbrk_r+0x1a>
 80030d4:	602b      	str	r3, [r5, #0]
 80030d6:	bd38      	pop	{r3, r4, r5, pc}
 80030d8:	2000015c 	.word	0x2000015c

080030dc <__malloc_lock>:
 80030dc:	4770      	bx	lr

080030de <__malloc_unlock>:
 80030de:	4770      	bx	lr

080030e0 <_init>:
 80030e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030e2:	bf00      	nop
 80030e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030e6:	bc08      	pop	{r3}
 80030e8:	469e      	mov	lr, r3
 80030ea:	4770      	bx	lr

080030ec <_fini>:
 80030ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ee:	bf00      	nop
 80030f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030f2:	bc08      	pop	{r3}
 80030f4:	469e      	mov	lr, r3
 80030f6:	4770      	bx	lr
