0.7
2020.2
May 22 2024
18:54:44
/home/boris/dev/circuit-design-fundamentals/lab1/Vivado/lab1.sim/sim_1/behav/xsim/glbl.v,1730209276,verilog,,,,glbl,,uvm,,,,,,
/home/boris/dev/circuit-design-fundamentals/lab1/Vivado/lab1.srcs/sim_1/new/demultiplexer_1_to_4_tb.sv,1730205018,systemVerilog,,,,demultiplexer_1_to_4_tb,,uvm,,,,,,
/home/boris/dev/circuit-design-fundamentals/lab1/Vivado/lab1.srcs/sources_1/new/demultiplexer_1_to_4.sv,1730209276,systemVerilog,,/home/boris/dev/circuit-design-fundamentals/lab1/Vivado/lab1.srcs/sim_1/new/demultiplexer_1_to_4_tb.sv,,demultiplexer_1_to_4,,uvm,,,,,,
