$date
	Sun Oct 23 08:56:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#489196
b11 !
1"
#489198
b11 &
b11 %
1$
#489199
0"
#489202
b1010 &
b1010 %
#489206
b101 &
b101 %
#489210
b10000 &
b10000 %
#489214
b1000 &
b1000 %
#489218
b100 &
b100 %
#489222
b10 &
b10 %
#489226
b1 &
b1 %
1#
#489230
b0 &
0#
b0 %
0$
#1411006
b1010 &
b1010 %
1$
b1010 !
1"
#1411007
0"
#1411010
b101 &
b101 %
#1411014
b10000 &
b10000 %
#1411018
b1000 &
b1000 %
#1411022
b100 &
b100 %
#1411026
b10 &
b10 %
#1411030
b1 &
1#
b1 %
#1411034
b0 &
b0 %
0#
0$
#2433257
b10110 !
1"
#2433258
b10110 &
b10110 %
1$
#2433259
0"
#2433262
b1011 &
b1011 %
#2433266
b100010 &
b100010 %
#2433270
b10001 &
b10001 %
#2433274
b110100 &
b110100 %
#2433278
b11010 &
b11010 %
#2433282
b1101 &
b1101 %
#2433286
b101000 &
b101000 %
#2433290
b10100 &
b10100 %
#2433294
b1010 &
b1010 %
#2433298
b101 &
b101 %
#2433302
b10000 &
b10000 %
#2433306
b1000 &
b1000 %
#2433310
b100 &
b100 %
#2433314
b10 &
b10 %
#2433318
b1 &
1#
b1 %
#2433322
b0 &
b0 %
0#
0$
#4500012
