

================================================================
== Vitis HLS Report for 'sin_or_cos_double_Pipeline_1'
================================================================
* Date:           Sun Feb  9 02:48:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        trig_approx
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.804 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        5|        5|  50.000 ns|  50.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    147|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     27|    -|
|Register         |        -|   -|    100|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    100|    174|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln400_fu_84_p2    |         +|   0|  0|  10|           2|           1|
    |icmp_ln400_fu_135_p2  |      icmp|   0|  0|  10|           2|           2|
    |sel_tmp2_fu_105_p2    |      icmp|   0|  0|  10|           2|           1|
    |sel_tmp4_fu_120_p2    |      icmp|   0|  0|  10|           2|           1|
    |sel_tmp_fu_90_p2      |      icmp|   0|  0|  11|           2|           3|
    |out_bits_3_fu_126_p3  |    select|   0|  0|  32|           1|           1|
    |out_bits_4_fu_111_p3  |    select|   0|  0|  32|           1|           1|
    |out_bits_5_fu_96_p3   |    select|   0|  0|  32|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 147|          13|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_arrayinit_curidx_i_load  |   9|          2|    2|          4|
    |arrayinit_curidx_i_fu_30                  |   9|          2|    2|          4|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  27|          6|    5|         10|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |arrayinit_curidx_i_fu_30  |   2|   0|    2|          0|
    |out_bits_1_fu_38          |  32|   0|   32|          0|
    |out_bits_2_fu_42          |  32|   0|   32|          0|
    |out_bits_fu_34            |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 100|   0|  100|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_1|  return value|
|out_bits_5_out         |  out|   32|      ap_vld|                 out_bits_5_out|       pointer|
|out_bits_5_out_ap_vld  |  out|    1|      ap_vld|                 out_bits_5_out|       pointer|
|out_bits_4_out         |  out|   32|      ap_vld|                 out_bits_4_out|       pointer|
|out_bits_4_out_ap_vld  |  out|    1|      ap_vld|                 out_bits_4_out|       pointer|
|out_bits_3_out         |  out|   32|      ap_vld|                 out_bits_3_out|       pointer|
|out_bits_3_out_ap_vld  |  out|    1|      ap_vld|                 out_bits_3_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

