--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml system_top.twx system_top.ncd -o system_top.twr
system_top.pcf -ucf system_top.ucf

Design file:              system_top.ncd
Physical constraint file: system_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y131.AQ                   IODELAY_X0Y262.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y130.AQ                   IODELAY_X0Y260.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y128.AQ                   IODELAY_X0Y256.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y51.AQ                    IODELAY_X0Y102.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y50.AQ                    IODELAY_X0Y100.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.528ns.
--------------------------------------------------------------------------------
Slack:                  0.072ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>
Report:    0.528ns delay meets   0.600ns timing constraint by 0.072ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.528  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y48.AQ                    IODELAY_X0Y96.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.803  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.SR                      0.805  
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.838  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.SR                       0.805  
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 57 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.740ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4 (SLICE_X17Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (3.431 - 3.816)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y106.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X13Y87.D6      net (fanout=28)       1.591   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X13Y87.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X17Y75.CE      net (fanout=34)       1.759   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X17Y75.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (0.794ns logic, 3.350ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5 (SLICE_X17Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (3.431 - 3.816)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y106.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X13Y87.D6      net (fanout=28)       1.591   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X13Y87.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X17Y75.CE      net (fanout=34)       1.759   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X17Y75.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (0.794ns logic, 3.350ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6 (SLICE_X17Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Clock Path Skew:      -0.385ns (3.431 - 3.816)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y106.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X13Y87.D6      net (fanout=28)       1.591   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X13Y87.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X17Y75.CE      net (fanout=34)       1.759   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X17Y75.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (0.794ns logic, 3.350ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12 (SLICE_X6Y106.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.285ns (3.834 - 3.549)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y106.AQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X6Y106.A4      net (fanout=28)       0.527   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X6Y106.CLK     Tah         (-Th)     0.197   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<12>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<12>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.236ns logic, 0.527ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_0 (SLICE_X7Y107.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.253ns (3.802 - 3.549)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y106.AQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X7Y107.A4      net (fanout=28)       0.512   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X7Y107.CLK     Tah         (-Th)     0.197   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_mux0000<0>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_0
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.236ns logic, 0.512ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_1 (SLICE_X7Y107.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.253ns (3.802 - 3.549)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y106.AQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X7Y107.B4      net (fanout=28)       0.513   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X7Y107.CLK     Tah         (-Th)     0.196   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_mux0000<1>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.237ns logic, 0.513ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_microblaze_0_to_writecop_0 = MAXDELAY FROM 
TIMEGRP         "microblaze_0_to_writecop_0_fsl" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 57 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.878ns.
--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/ADDR_MB_27 (SLICE_X23Y83.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC (RAM)
  Destination:          system_i/writecop_0/writecop_0/ADDR_MB_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.878ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC to system_i/writecop_0/writecop_0/ADDR_MB_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y80.CMUX    Tshcko                1.668   system_i/microblaze_0_to_writecop_0_FSL_S_Data<3>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC
    SLICE_X23Y83.A1      net (fanout=2)        1.184   system_i/microblaze_0_to_writecop_0_FSL_S_Data<4>
    SLICE_X23Y83.CLK     Tas                   0.026   system_i/writecop_0_XIL_NPI_Addr<27>
                                                       system_i/writecop_0/writecop_0/ADDR_MB_27_rstpot
                                                       system_i/writecop_0/writecop_0/ADDR_MB_27
    -------------------------------------------------  ---------------------------
    Total                                      2.878ns (1.694ns logic, 1.184ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/DATA_MB_9 (SLICE_X11Y78.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA (RAM)
  Destination:          system_i/writecop_0/writecop_0/DATA_MB_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA to system_i/writecop_0/writecop_0/DATA_MB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y79.AMUX    Tshcko                1.640   system_i/microblaze_0_to_writecop_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA
    SLICE_X11Y78.D1      net (fanout=2)        1.175   system_i/microblaze_0_to_writecop_0_FSL_S_Data<14>
    SLICE_X11Y78.CLK     Tas                   0.028   system_i/writecop_0_XIL_NPI_WrFIFO_Data<41>
                                                       system_i/writecop_0/writecop_0/DATA_MB_9_rstpot
                                                       system_i/writecop_0/writecop_0/DATA_MB_9
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.668ns logic, 1.175ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/DATA_MB_21 (SLICE_X9Y83.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB (RAM)
  Destination:          system_i/writecop_0/writecop_0/DATA_MB_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB to system_i/writecop_0/writecop_0/DATA_MB_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.BMUX    Tshcko                1.660   system_i/microblaze_0_to_writecop_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB
    SLICE_X9Y83.C1       net (fanout=2)        1.123   system_i/microblaze_0_to_writecop_0_FSL_S_Data<18>
    SLICE_X9Y83.CLK      Tas                   0.029   system_i/writecop_0_XIL_NPI_WrFIFO_Data<22>
                                                       system_i/writecop_0/writecop_0/DATA_MB_21_rstpot
                                                       system_i/writecop_0/writecop_0/DATA_MB_21
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.689ns logic, 1.123ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_microblaze_0_to_writecop_0 = MAXDELAY FROM TIMEGRP         "microblaze_0_to_writecop_0_fsl" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/DATA_MB_28 (SLICE_X13Y82.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1 (RAM)
  Destination:          system_i/writecop_0/writecop_0/DATA_MB_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.497ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1 to system_i/writecop_0/writecop_0/DATA_MB_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y82.C       Tshcko                1.414   system_i/microblaze_0_to_writecop_0_FSL_S_Data<27>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1
    SLICE_X13Y82.B6      net (fanout=2)        0.279   system_i/microblaze_0_to_writecop_0_FSL_S_Data<27>
    SLICE_X13Y82.CLK     Tah         (-Th)     0.196   system_i/writecop_0_XIL_NPI_WrFIFO_Data<30>
                                                       system_i/writecop_0/writecop_0/DATA_MB_28_rstpot
                                                       system_i/writecop_0/writecop_0/DATA_MB_28
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (1.218ns logic, 0.279ns route)
                                                       (81.4% logic, 18.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/ADDR_MB_10 (SLICE_X22Y81.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC_D1 (RAM)
  Destination:          system_i/writecop_0/writecop_0/ADDR_MB_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.507ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC_D1 to system_i/writecop_0/writecop_0/ADDR_MB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.C       Tshcko                1.414   system_i/microblaze_0_to_writecop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC_D1
    SLICE_X22Y81.D6      net (fanout=2)        0.288   system_i/microblaze_0_to_writecop_0_FSL_S_Data<21>
    SLICE_X22Y81.CLK     Tah         (-Th)     0.195   system_i/writecop_0_XIL_NPI_Addr<10>
                                                       system_i/writecop_0/writecop_0/ADDR_MB_10_rstpot
                                                       system_i/writecop_0/writecop_0/ADDR_MB_10
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (1.219ns logic, 0.288ns route)
                                                       (80.9% logic, 19.1% route)
--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/DATA_MB_2 (SLICE_X17Y79.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 (RAM)
  Destination:          system_i/writecop_0/writecop_0/DATA_MB_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 to system_i/writecop_0/writecop_0/DATA_MB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y80.B       Tshcko                1.405   system_i/microblaze_0_to_writecop_0_FSL_S_Data<3>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1
    SLICE_X17Y79.C5      net (fanout=2)        0.341   system_i/microblaze_0_to_writecop_0_FSL_S_Data<5>
    SLICE_X17Y79.CLK     Tah         (-Th)     0.195   system_i/writecop_0_XIL_NPI_WrFIFO_Data<10>
                                                       system_i/writecop_0/writecop_0/DATA_MB_2_rstpot
                                                       system_i/writecop_0/writecop_0/DATA_MB_2
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (1.210ns logic, 0.341ns route)
                                                       (78.0% logic, 22.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM 
TIMEGRP         "microblaze_0_to_readfgcop_0_fsl" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.164ns.
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_0 (SLICE_X7Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AMUX    Tshcko                1.640   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<27>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA_D1
    SLICE_X7Y19.AX       net (fanout=1)        1.532   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<31>
    SLICE_X7Y19.CLK      Tdick                -0.008   readfgcop_0_XIL_NPI_Addr_pin_0_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_0
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (1.632ns logic, 1.532ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_28 (SLICE_X6Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.C       Tshcko                1.537   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<3>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1
    SLICE_X6Y29.AX       net (fanout=1)        1.407   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<3>
    SLICE_X6Y29.CLK      Tdick                -0.008   readfgcop_0_XIL_NPI_Addr_pin_28_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_28
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.529ns logic, 1.407ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_2 (SLICE_X6Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.B       Tshcko                1.527   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<27>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1
    SLICE_X6Y18.AX       net (fanout=1)        1.393   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<29>
    SLICE_X6Y18.CLK      Tdick                -0.008   readfgcop_0_XIL_NPI_Addr_pin_2_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_2
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (1.519ns logic, 1.393ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM TIMEGRP         "microblaze_0_to_readfgcop_0_fsl" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_12 (SLICE_X13Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.449ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.A       Tshcko                1.394   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1
    SLICE_X13Y47.AX      net (fanout=1)        0.284   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<19>
    SLICE_X13Y47.CLK     Tckdi       (-Th)     0.229   readfgcop_0_XIL_NPI_Addr_pin_14_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_12
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (1.165ns logic, 0.284ns route)
                                                       (80.4% logic, 19.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_6 (SLICE_X17Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.451ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.A       Tshcko                1.394   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1
    SLICE_X17Y41.AX      net (fanout=1)        0.286   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<25>
    SLICE_X17Y41.CLK     Tckdi       (-Th)     0.229   readfgcop_0_XIL_NPI_Addr_pin_5_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_6
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (1.165ns logic, 0.286ns route)
                                                       (80.3% logic, 19.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_20 (SLICE_X17Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.B       Tshcko                1.405   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1
    SLICE_X17Y47.AX      net (fanout=1)        0.284   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<11>
    SLICE_X17Y47.CLK     Tckdi       (-Th)     0.229   readfgcop_0_XIL_NPI_Addr_pin_18_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_20
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (1.176ns logic, 0.284ns route)
                                                       (80.5% logic, 19.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM 
TIMEGRP         "readfgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 196 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.585ns.
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23 (SLICE_X38Y83.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.585ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.B       Tshcko                1.527   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<21>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1
    SLICE_X41Y72.B1      net (fanout=1)        1.621   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<23>
    SLICE_X41Y72.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<25>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<23>1
    SLICE_X36Y79.D2      net (fanout=1)        1.149   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<23>
    SLICE_X36Y79.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<23>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<23>
    SLICE_X38Y83.C2      net (fanout=3)        0.949   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<23>
    SLICE_X38Y83.C       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<23>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<23>_SW0_SW0
    SLICE_X38Y83.D1      net (fanout=1)        1.029   system_i/microblaze_0/N664
    SLICE_X38Y83.CLK     Tas                   0.028   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<23>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<23>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23
    -------------------------------------------------  ---------------------------
    Total                                      6.585ns (1.837ns logic, 4.748ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19 (SLICE_X39Y85.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.488ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.A       Tshcko                1.515   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<15>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1
    SLICE_X38Y72.B3      net (fanout=1)        1.340   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<19>
    SLICE_X38Y72.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<21>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<19>1
    SLICE_X38Y81.D2      net (fanout=1)        1.262   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<19>
    SLICE_X38Y81.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<19>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<19>
    SLICE_X39Y85.C2      net (fanout=3)        1.072   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<19>
    SLICE_X39Y85.C       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<19>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<19>_SW0_SW0
    SLICE_X39Y85.D1      net (fanout=1)        0.989   system_i/microblaze_0/N672
    SLICE_X39Y85.CLK     Tas                   0.028   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<19>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<19>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19
    -------------------------------------------------  ---------------------------
    Total                                      6.488ns (1.825ns logic, 4.663ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I (SLICE_X53Y80.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.215ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.AMUX    Tshcko                1.640   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<27>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA
    SLICE_X49Y69.B1      net (fanout=1)        1.509   system_i/readfgcop_0_to_microblaze_0_FSL_S_Control
    SLICE_X49Y69.B       Tilo                  0.094   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out<0>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/EX_FSL_Control_Error1
    SLICE_X52Y75.A4      net (fanout=2)        0.863   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/N11
    SLICE_X52Y75.AMUX    Tilo                  0.362   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000327
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000327_G
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000327
    SLICE_X53Y80.B1      net (fanout=1)        1.043   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000327
    SLICE_X53Y80.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<28>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000361
    SLICE_X53Y80.A3      net (fanout=1)        0.584   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux0003
    SLICE_X53Y80.CLK     Tas                   0.026   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<28>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<27>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I
    -------------------------------------------------  ---------------------------
    Total                                      6.215ns (2.216ns logic, 3.999ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         "readfgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst (SLICE_X45Y72.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.B       Tshcko                1.405   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<27>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1
    SLICE_X45Y72.D5      net (fanout=1)        0.828   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<29>
    SLICE_X45Y72.CLK     Tah         (-Th)     0.195   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<29>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<29>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (1.210ns logic, 0.828ns route)
                                                       (59.4% logic, 40.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst (SLICE_X45Y72.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.045ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y61.C       Tshcko                1.414   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<27>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1
    SLICE_X45Y72.B5      net (fanout=1)        0.827   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<27>
    SLICE_X45Y72.CLK     Tah         (-Th)     0.196   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<29>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<27>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (1.218ns logic, 0.827ns route)
                                                       (59.6% logic, 40.4% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst (SLICE_X42Y74.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.B       Tshcko                1.405   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<3>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1
    SLICE_X42Y74.C5      net (fanout=1)        0.888   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<5>
    SLICE_X42Y74.CLK     Tah         (-Th)     0.195   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<6>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<5>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (1.210ns logic, 0.888ns route)
                                                       (57.7% logic, 42.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM 
TIMEGRP         "microblaze_0_to_readbgcop_0_fsl" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.684ns.
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_3 (SLICE_X39Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC to system_i/readbgcop_0/readbgcop_0/ADDR_MB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.CMUX    Tshcko                1.668   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<27>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC
    SLICE_X39Y76.BX      net (fanout=1)        1.027   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<28>
    SLICE_X39Y76.CLK     Tdick                -0.011   readbgcop_0_XIL_NPI_Addr_pin_3_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_3
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (1.657ns logic, 1.027ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_15 (SLICE_X49Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.576ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC to system_i/readbgcop_0/readbgcop_0/ADDR_MB_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y88.CMUX    Tshcko                1.668   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC
    SLICE_X49Y83.AX      net (fanout=1)        0.916   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<16>
    SLICE_X49Y83.CLK     Tdick                -0.008   readbgcop_0_XIL_NPI_Addr_pin_15_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_15
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.660ns logic, 0.916ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_28 (SLICE_X51Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.573ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y92.C       Tshcko                1.537   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<3>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1
    SLICE_X51Y88.AX      net (fanout=1)        1.044   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<3>
    SLICE_X51Y88.CLK     Tdick                -0.008   readbgcop_0_XIL_NPI_Addr_pin_28_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_28
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (1.529ns logic, 1.044ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM TIMEGRP         "microblaze_0_to_readbgcop_0_fsl" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_6 (SLICE_X36Y93.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y92.A       Tshcko                1.394   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1
    SLICE_X36Y93.BX      net (fanout=1)        0.292   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<25>
    SLICE_X36Y93.CLK     Tckdi       (-Th)     0.242   readbgcop_0_XIL_NPI_Addr_pin_7_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_6
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (1.152ns logic, 0.292ns route)
                                                       (79.8% logic, 20.2% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_12 (SLICE_X45Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.451ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y88.A       Tshcko                1.394   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1
    SLICE_X45Y88.AX      net (fanout=1)        0.286   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<19>
    SLICE_X45Y88.CLK     Tckdi       (-Th)     0.229   readbgcop_0_XIL_NPI_Addr_pin_12_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_12
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (1.165ns logic, 0.286ns route)
                                                       (80.3% logic, 19.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_8 (SLICE_X37Y92.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y92.B       Tshcko                1.405   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1
    SLICE_X37Y92.BX      net (fanout=1)        0.284   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<23>
    SLICE_X37Y92.CLK     Tckdi       (-Th)     0.231   readbgcop_0_XIL_NPI_Addr_pin_10_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_8
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (1.174ns logic, 0.284ns route)
                                                       (80.5% logic, 19.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM 
TIMEGRP         "readbgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 196 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.588ns.
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I (SLICE_X53Y80.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y68.AMUX    Tshcko                1.640   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<27>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA
    SLICE_X49Y69.A1      net (fanout=1)        1.285   system_i/readbgcop_0_to_microblaze_0_FSL_S_Control
    SLICE_X49Y69.A       Tilo                  0.094   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out<0>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/EX_FSL_Control_Error1_SW3
    SLICE_X49Y69.B4      net (fanout=1)        0.503   system_i/microblaze_0/N712
    SLICE_X49Y69.B       Tilo                  0.094   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out<0>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/EX_FSL_Control_Error1
    SLICE_X52Y75.A4      net (fanout=2)        0.863   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/N11
    SLICE_X52Y75.AMUX    Tilo                  0.362   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000327
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000327_G
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000327
    SLICE_X53Y80.B1      net (fanout=1)        1.043   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000327
    SLICE_X53Y80.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<28>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux000361
    SLICE_X53Y80.A3      net (fanout=1)        0.584   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux0003
    SLICE_X53Y80.CLK     Tas                   0.026   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<28>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<27>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (2.310ns logic, 4.278ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19 (SLICE_X39Y85.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.037ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.A       Tshcko                1.515   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<15>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1
    SLICE_X38Y72.B1      net (fanout=1)        0.889   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<19>
    SLICE_X38Y72.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<21>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<19>1
    SLICE_X38Y81.D2      net (fanout=1)        1.262   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<19>
    SLICE_X38Y81.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<19>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<19>
    SLICE_X39Y85.C2      net (fanout=3)        1.072   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<19>
    SLICE_X39Y85.C       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<19>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<19>_SW0_SW0
    SLICE_X39Y85.D1      net (fanout=1)        0.989   system_i/microblaze_0/N672
    SLICE_X39Y85.CLK     Tas                   0.028   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<19>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<19>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (1.825ns logic, 4.212ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23 (SLICE_X38Y83.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.B       Tshcko                1.527   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<21>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1
    SLICE_X41Y72.B4      net (fanout=1)        0.663   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<23>
    SLICE_X41Y72.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<25>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<23>1
    SLICE_X36Y79.D2      net (fanout=1)        1.149   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<23>
    SLICE_X36Y79.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<23>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<23>
    SLICE_X38Y83.C2      net (fanout=3)        0.949   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<23>
    SLICE_X38Y83.C       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<23>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<23>_SW0_SW0
    SLICE_X38Y83.D1      net (fanout=1)        1.029   system_i/microblaze_0/N664
    SLICE_X38Y83.CLK     Tas                   0.028   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<23>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<23>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (1.837ns logic, 3.790ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         "readbgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst (SLICE_X41Y73.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory63/DP (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory63/DP to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y73.BMUX    Tshcko                1.527   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<2>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory63/DP
    SLICE_X41Y73.C6      net (fanout=1)        0.129   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<0>
    SLICE_X41Y73.CLK     Tah         (-Th)     0.195   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<1>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<0>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (1.332ns logic, 0.129ns route)
                                                       (91.2% logic, 8.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst (SLICE_X41Y72.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.A       Tshcko                1.394   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<21>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1
    SLICE_X41Y72.D6      net (fanout=1)        0.268   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<25>
    SLICE_X41Y72.CLK     Tah         (-Th)     0.195   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<25>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<25>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (1.199ns logic, 0.268ns route)
                                                       (81.7% logic, 18.3% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst (SLICE_X40Y74.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.475ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.B       Tshcko                1.405   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<15>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1
    SLICE_X40Y74.D6      net (fanout=1)        0.286   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<17>
    SLICE_X40Y74.CLK     Tah         (-Th)     0.216   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<17>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<17>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (1.189ns logic, 0.286ns route)
                                                       (80.6% logic, 19.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"         
TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 898 paths analyzed, 764 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.186ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X5Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 1)
  Clock Path Skew:      -0.369ns (3.460 - 3.829)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X3Y95.B4       net (fanout=6)        1.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X3Y95.B        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_state_FSM_FFd9
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X5Y82.SR       net (fanout=4)        1.499   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X5Y82.CLK      Tsrck                 0.550   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (1.094ns logic, 2.975ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 1)
  Clock Path Skew:      -0.361ns (3.460 - 3.821)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_cke_r<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X3Y95.B6       net (fanout=3)        1.205   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X3Y95.B        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_state_FSM_FFd9
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X5Y82.SR       net (fanout=4)        1.499   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X5Y82.CLK      Tsrck                 0.550   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (1.094ns logic, 2.704ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (SLICE_X1Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.660ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (0.679 - 0.711)
  Source Clock:         system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y84.BQ       Tcko                  0.445   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    SLICE_X1Y81.SR       net (fanout=2)        0.670   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>
    SLICE_X1Y81.CLK      Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.660ns (0.990ns logic, 0.670ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm (OLOGIC_X0Y106.OCE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.603ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (1.489 - 1.447)
  Source Clock:         system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y67.BQ       Tcko                  0.445   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/dm_ce_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce
    OLOGIC_X0Y106.OCE    net (fanout=1)        0.935   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/dm_ce_r
    OLOGIC_X0Y106.CLK    Tooceck               0.223   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/dm_out
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.668ns logic, 0.935ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0 (SLICE_X0Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_0 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.159 - 0.148)
  Source Clock:         system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_0 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y80.AQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_0
    SLICE_X0Y80.A6       net (fanout=1)        0.268   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2<0>
    SLICE_X0Y80.CLK      Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_mux0000<0>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (SLICE_X1Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHz90PLL0 falling at 14.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 14.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.AQ       Tcko                  0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    SLICE_X1Y90.BX       net (fanout=2)        0.289   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    SLICE_X1Y90.CLK      Tckdi       (-Th)     0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1 (SLICE_X1Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.159 - 0.147)
  Source Clock:         system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y81.AQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    SLICE_X1Y80.BX       net (fanout=2)        0.326   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1<1>
    SLICE_X1Y80.CLK      Tckdi       (-Th)     0.231   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.183ns logic, 0.326ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y84.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y86.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y91.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"         
TS_sys_clk_pin * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20097 paths analyzed, 9173 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.478ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X1Y2.WEBL0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.173ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (3.722 - 3.816)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X4Y106.AQ        Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X12Y91.A2        net (fanout=28)       1.895   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X12Y91.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
    RAMB36_X1Y2.WEBL0      net (fanout=34)       4.089   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0004
    RAMB36_X1Y2.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ---------------------------------------------------  ---------------------------
    Total                                        7.173ns (1.189ns logic, 5.984ns route)
                                                         (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (1.618 - 1.567)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y107.AQ        Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X12Y91.A1        net (fanout=6)        1.789   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X12Y91.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
    RAMB36_X1Y2.WEBL0      net (fanout=34)       4.089   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0004
    RAMB36_X1Y2.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ---------------------------------------------------  ---------------------------
    Total                                        7.046ns (1.168ns logic, 5.878ns route)
                                                         (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.208ns (1.618 - 1.410)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X16Y93.AQ        Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
    SLICE_X12Y91.A5        net (fanout=2)        0.553   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
    SLICE_X12Y91.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
    RAMB36_X1Y2.WEBL0      net (fanout=34)       4.089   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0004
    RAMB36_X1Y2.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ---------------------------------------------------  ---------------------------
    Total                                        5.831ns (1.189ns logic, 4.642ns route)
                                                         (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X1Y2.WEBL1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.173ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (3.722 - 3.816)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X4Y106.AQ        Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X12Y91.A2        net (fanout=28)       1.895   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X12Y91.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
    RAMB36_X1Y2.WEBL1      net (fanout=34)       4.089   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0004
    RAMB36_X1Y2.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ---------------------------------------------------  ---------------------------
    Total                                        7.173ns (1.189ns logic, 5.984ns route)
                                                         (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (1.618 - 1.567)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y107.AQ        Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X12Y91.A1        net (fanout=6)        1.789   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X12Y91.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
    RAMB36_X1Y2.WEBL1      net (fanout=34)       4.089   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0004
    RAMB36_X1Y2.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ---------------------------------------------------  ---------------------------
    Total                                        7.046ns (1.168ns logic, 5.878ns route)
                                                         (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.208ns (1.618 - 1.410)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X16Y93.AQ        Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
    SLICE_X12Y91.A5        net (fanout=2)        0.553   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
    SLICE_X12Y91.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
    RAMB36_X1Y2.WEBL1      net (fanout=34)       4.089   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0004
    RAMB36_X1Y2.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ---------------------------------------------------  ---------------------------
    Total                                        5.831ns (1.189ns logic, 4.642ns route)
                                                         (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X1Y2.WEBL2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.173ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (3.722 - 3.816)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X4Y106.AQ        Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X12Y91.A2        net (fanout=28)       1.895   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X12Y91.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
    RAMB36_X1Y2.WEBL2      net (fanout=34)       4.089   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0004
    RAMB36_X1Y2.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ---------------------------------------------------  ---------------------------
    Total                                        7.173ns (1.189ns logic, 5.984ns route)
                                                         (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (1.618 - 1.567)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y107.AQ        Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X12Y91.A1        net (fanout=6)        1.789   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X12Y91.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
    RAMB36_X1Y2.WEBL2      net (fanout=34)       4.089   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0004
    RAMB36_X1Y2.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ---------------------------------------------------  ---------------------------
    Total                                        7.046ns (1.168ns logic, 5.878ns route)
                                                         (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.208ns (1.618 - 1.410)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X16Y93.AQ        Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
    SLICE_X12Y91.A5        net (fanout=2)        0.553   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[2].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
    SLICE_X12Y91.A         Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
    RAMB36_X1Y2.WEBL2      net (fanout=34)       4.089   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0004
    RAMB36_X1Y2.CLKBWRCLKL Trcck_WEB             0.624   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ---------------------------------------------------  ---------------------------
    Total                                        5.831ns (1.189ns logic, 4.642ns route)
                                                         (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7 (SLICE_X6Y103.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r_7 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.284ns (3.845 - 3.561)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r_7 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y103.CQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r_7
    SLICE_X6Y103.D6      net (fanout=1)        0.276   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r<7>
    SLICE_X6Y103.CLK     Tah         (-Th)     0.195   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<7>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.219ns logic, 0.276ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_13 (SLICE_X38Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_13 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.277ns (3.658 - 3.381)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_13 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.BQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<15>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_13
    SLICE_X38Y47.BX      net (fanout=2)        0.309   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<13>
    SLICE_X38Y47.CLK     Tckdi       (-Th)     0.231   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1<15>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.183ns logic, 0.309ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_14 (SLICE_X38Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_14 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.277ns (3.658 - 3.381)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_14 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.CQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<15>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_14
    SLICE_X38Y47.CX      net (fanout=2)        0.297   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<14>
    SLICE_X38Y47.CLK     Tckdi       (-Th)     0.218   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1<15>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_14
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.196ns logic, 0.297ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y234.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"         
TS_sys_clk_pin * 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 400054 paths analyzed, 15896 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.382ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6 (SLICE_X36Y153.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (3.521 - 3.702)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.BQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X26Y137.A5     net (fanout=208)      3.626   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X26Y137.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X36Y153.SR     net (fanout=3)        1.561   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X36Y153.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (1.112ns logic, 5.187ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (1.417 - 1.503)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y108.CQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X26Y137.A6     net (fanout=3)        1.577   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X26Y137.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X36Y153.SR     net (fanout=3)        1.561   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X36Y153.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.112ns logic, 3.138ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7 (SLICE_X36Y153.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (3.521 - 3.702)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.BQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X26Y137.A5     net (fanout=208)      3.626   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X26Y137.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X36Y153.SR     net (fanout=3)        1.561   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X36Y153.CLK    Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (1.110ns logic, 5.187ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (1.417 - 1.503)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y108.CQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X26Y137.A6     net (fanout=3)        1.577   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X26Y137.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X36Y153.SR     net (fanout=3)        1.561   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X36Y153.CLK    Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (1.110ns logic, 3.138ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5 (SLICE_X36Y153.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.296ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (3.521 - 3.702)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.BQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X26Y137.A5     net (fanout=208)      3.626   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X26Y137.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X36Y153.SR     net (fanout=3)        1.561   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X36Y153.CLK    Tsrck                 0.544   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    -------------------------------------------------  ---------------------------
    Total                                      6.296ns (1.109ns logic, 5.187ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (1.417 - 1.503)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y108.CQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X26Y137.A6     net (fanout=3)        1.577   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X26Y137.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X36Y153.SR     net (fanout=3)        1.561   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X36Y153.CLK    Tsrck                 0.544   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (1.109ns logic, 3.138ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid (SLICE_X24Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.247ns (3.656 - 3.409)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.AQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    SLICE_X24Y63.AX      net (fanout=2)        0.286   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
    SLICE_X24Y63.CLK     Tckdi       (-Th)     0.236   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.197ns logic, 0.286ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd (SLICE_X24Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (3.654 - 3.405)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.DQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1
    SLICE_X24Y64.BX      net (fanout=1)        0.428   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1
    SLICE_X24Y64.CLK     Tckdi       (-Th)     0.242   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.172ns logic, 0.428ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDAck_to_plb (SLICE_X47Y124.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDAck_to_plb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 0)
  Clock Path Skew:      0.260ns (3.700 - 3.440)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack to system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDAck_to_plb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y124.DQ     Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack
    SLICE_X47Y124.AX     net (fanout=1)        0.436   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack
    SLICE_X47Y124.CLK    Tckdi       (-Th)     0.229   system_i/mb_plb_Sl_rdDAck<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDAck_to_plb
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.185ns logic, 0.436ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: system_i/clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: system_i/clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y57.C
  Clock network: system_i/clk_62_5000MHzPLL0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"         
TS_sys_clk_pin * 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3935 paths analyzed, 2413 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.300ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_DQ.G_DW[57].U_DQ (SLICE_X85Y130.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0/readbgcop_0/DATA_MB_1 (FF)
  Destination:          ila/U0/I_DQ.G_DW[57].U_DQ (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (3.494 - 3.587)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0/readbgcop_0/DATA_MB_1 to ila/U0/I_DQ.G_DW[57].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.AQ      Tcko                  0.471   readbgcop_0_OUTBG_Port_pin_4_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/DATA_MB_1
    SLICE_X71Y129.B2     net (fanout=4)        5.347   readbgcop_0_OUTBG_Port_pin_6_OBUF
    SLICE_X71Y129.B      Tilo                  0.094   inbg<6>
                                                       inbg<6>1
    SLICE_X85Y130.BX     net (fanout=1)        0.945   inbg<6>
    SLICE_X85Y130.CLK    Tdick                -0.011   ila/U0/iDATA<59>
                                                       ila/U0/I_DQ.G_DW[57].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (0.554ns logic, 6.292ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 (FF)
  Destination:          ila/U0/I_DQ.G_DW[57].U_DQ (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.565ns (Levels of Logic = 3)
  Clock Path Skew:      0.055ns (3.494 - 3.439)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 to ila/U0/I_DQ.G_DW[57].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y70.AQ      Tcko                  0.450   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0
    SLICE_X61Y84.D5      net (fanout=2)        1.190   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
    SLICE_X61Y84.D       Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X67Y92.C2      net (fanout=3)        1.176   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X67Y92.C       Tilo                  0.094   ila/U0/iDATA<67>
                                                       system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X71Y129.B1     net (fanout=75)       2.533   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X71Y129.B      Tilo                  0.094   inbg<6>
                                                       inbg<6>1
    SLICE_X85Y130.BX     net (fanout=1)        0.945   inbg<6>
    SLICE_X85Y130.CLK    Tdick                -0.011   ila/U0/iDATA<59>
                                                       ila/U0/I_DQ.G_DW[57].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.565ns (0.721ns logic, 5.844ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1 (FF)
  Destination:          ila/U0/I_DQ.G_DW[57].U_DQ (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (3.494 - 3.515)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1 to ila/U0/I_DQ.G_DW[57].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y66.BQ      Tcko                  0.450   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd3
                                                       system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1
    SLICE_X67Y92.C5      net (fanout=3)        2.354   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1
    SLICE_X67Y92.C       Tilo                  0.094   ila/U0/iDATA<67>
                                                       system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X71Y129.B1     net (fanout=75)       2.533   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X71Y129.B      Tilo                  0.094   inbg<6>
                                                       inbg<6>1
    SLICE_X85Y130.BX     net (fanout=1)        0.945   inbg<6>
    SLICE_X85Y130.CLK    Tdick                -0.011   ila/U0/iDATA<59>
                                                       ila/U0/I_DQ.G_DW[57].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.459ns (0.627ns logic, 5.832ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_DQ.G_DW[59].U_DQ (SLICE_X85Y130.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 (FF)
  Destination:          ila/U0/I_DQ.G_DW[59].U_DQ (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.597ns (Levels of Logic = 3)
  Clock Path Skew:      0.055ns (3.494 - 3.439)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 to ila/U0/I_DQ.G_DW[59].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y70.AQ      Tcko                  0.450   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0
    SLICE_X61Y84.D5      net (fanout=2)        1.190   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
    SLICE_X61Y84.D       Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X67Y92.C2      net (fanout=3)        1.176   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X67Y92.C       Tilo                  0.094   ila/U0/iDATA<67>
                                                       system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X71Y129.A1     net (fanout=75)       2.535   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X71Y129.A      Tilo                  0.094   inbg<6>
                                                       inbg<4>1
    SLICE_X85Y130.DX     net (fanout=1)        0.962   inbg<4>
    SLICE_X85Y130.CLK    Tdick                 0.002   ila/U0/iDATA<59>
                                                       ila/U0/I_DQ.G_DW[59].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.597ns (0.734ns logic, 5.863ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1 (FF)
  Destination:          ila/U0/I_DQ.G_DW[59].U_DQ (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (3.494 - 3.515)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1 to ila/U0/I_DQ.G_DW[59].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y66.BQ      Tcko                  0.450   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd3
                                                       system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1
    SLICE_X67Y92.C5      net (fanout=3)        2.354   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1
    SLICE_X67Y92.C       Tilo                  0.094   ila/U0/iDATA<67>
                                                       system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X71Y129.A1     net (fanout=75)       2.535   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X71Y129.A      Tilo                  0.094   inbg<6>
                                                       inbg<4>1
    SLICE_X85Y130.DX     net (fanout=1)        0.962   inbg<4>
    SLICE_X85Y130.CLK    Tdick                 0.002   ila/U0/iDATA<59>
                                                       ila/U0/I_DQ.G_DW[59].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (0.640ns logic, 5.851ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I (FF)
  Destination:          ila/U0/I_DQ.G_DW[59].U_DQ (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.212ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (3.494 - 3.493)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I to ila/U0/I_DQ.G_DW[59].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y79.AQ      Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I
    SLICE_X61Y84.D3      net (fanout=5)        0.784   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
    SLICE_X61Y84.D       Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X67Y92.C2      net (fanout=3)        1.176   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X67Y92.C       Tilo                  0.094   ila/U0/iDATA<67>
                                                       system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X71Y129.A1     net (fanout=75)       2.535   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X71Y129.A      Tilo                  0.094   inbg<6>
                                                       inbg<4>1
    SLICE_X85Y130.DX     net (fanout=1)        0.962   inbg<4>
    SLICE_X85Y130.CLK    Tdick                 0.002   ila/U0/iDATA<59>
                                                       ila/U0/I_DQ.G_DW[59].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.212ns (0.755ns logic, 5.457ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_DQ.G_DW[48].U_DQ (SLICE_X84Y115.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0/readbgcop_0/DATA_MB_8 (FF)
  Destination:          ila/U0/I_DQ.G_DW[48].U_DQ (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 1)
  Clock Path Skew:      -0.180ns (3.440 - 3.620)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0/readbgcop_0/DATA_MB_8 to ila/U0/I_DQ.G_DW[48].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y62.CQ      Tcko                  0.450   readbgcop_0_OUTBG_Port_pin_15_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/DATA_MB_8
    SLICE_X71Y103.D1     net (fanout=4)        4.583   readbgcop_0_OUTBG_Port_pin_15_OBUF
    SLICE_X71Y103.D      Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<7>
                                                       inbg<15>1
    SLICE_X84Y115.AX     net (fanout=1)        1.228   inbg<15>
    SLICE_X84Y115.CLK    Tdick                -0.012   ila/U0/iDATA<51>
                                                       ila/U0/I_DQ.G_DW[48].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (0.532ns logic, 5.811ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 (FF)
  Destination:          ila/U0/I_DQ.G_DW[48].U_DQ (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.247ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (3.440 - 3.439)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 to ila/U0/I_DQ.G_DW[48].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y70.AQ      Tcko                  0.450   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0
    SLICE_X61Y84.D5      net (fanout=2)        1.190   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
    SLICE_X61Y84.D       Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X67Y92.C2      net (fanout=3)        1.176   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X67Y92.C       Tilo                  0.094   ila/U0/iDATA<67>
                                                       system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X71Y103.D2     net (fanout=75)       1.933   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X71Y103.D      Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<7>
                                                       inbg<15>1
    SLICE_X84Y115.AX     net (fanout=1)        1.228   inbg<15>
    SLICE_X84Y115.CLK    Tdick                -0.012   ila/U0/iDATA<51>
                                                       ila/U0/I_DQ.G_DW[48].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (0.720ns logic, 5.527ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1 (FF)
  Destination:          ila/U0/I_DQ.G_DW[48].U_DQ (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.141ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (3.440 - 3.515)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1 to ila/U0/I_DQ.G_DW[48].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y66.BQ      Tcko                  0.450   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd3
                                                       system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1
    SLICE_X67Y92.C5      net (fanout=3)        2.354   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd1
    SLICE_X67Y92.C       Tilo                  0.094   ila/U0/iDATA<67>
                                                       system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X71Y103.D2     net (fanout=75)       1.933   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X71Y103.D      Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<7>
                                                       inbg<15>1
    SLICE_X84Y115.AX     net (fanout=1)        1.228   inbg<15>
    SLICE_X84Y115.CLK    Tdick                -0.012   ila/U0/iDATA<51>
                                                       ila/U0/I_DQ.G_DW[48].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (0.626ns logic, 5.515ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X76Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.146 - 0.136)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_8 to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.BQ      Tcko                  0.414   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[10]
                                                       bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_8
    SLICE_X76Y84.AX      net (fanout=1)        0.146   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[8]
    SLICE_X76Y84.CLK     Tckdi       (-Th)     0.236   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[10]
                                                       bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.178ns logic, 0.146ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X76Y84.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.146 - 0.136)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_10 to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.DQ      Tcko                  0.414   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[10]
                                                       bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X76Y84.CX      net (fanout=1)        0.146   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[10]
    SLICE_X76Y84.CLK     Tckdi       (-Th)     0.230   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[10]
                                                       bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.184ns logic, 0.146ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (SLICE_X87Y142.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y142.AQ     Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X87Y142.AX     net (fanout=2)        0.155   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X87Y142.CLK    Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.185ns logic, 0.155ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.778ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X3Y2.CLKARDCLKL
  Clock network: clock_generator_0_CLKOUT4_pin_OBUF
--------------------------------------------------------------------------------
Slack: 13.778ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X3Y2.CLKBWRCLKL
  Clock network: clock_generator_0_CLKOUT4_pin_OBUF
--------------------------------------------------------------------------------
Slack: 13.778ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X3Y2.REGCLKARDRCLKL
  Clock network: clock_generator_0_CLKOUT4_pin_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5"         
TS_sys_clk_pin * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3927 paths analyzed, 1406 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.808ns.
--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y12.ENBU), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 2)
  Clock Path Skew:      -0.090ns (1.414 - 1.504)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y57.AQ         Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                          dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X93Y42.B4         net (fanout=29)       2.099   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X93Y42.B          Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                          dvi/DVIData/PixCnt/PixelActive1
    SLICE_X84Y43.C2         net (fanout=9)        1.279   video_ready
    SLICE_X84Y43.C          Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y12.ENBU       net (fanout=4)        2.193   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y12.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         6.623ns (1.052ns logic, 5.571ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (1.414 - 1.508)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y59.AQ         Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                          dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X93Y42.B1         net (fanout=29)       2.077   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X93Y42.B          Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                          dvi/DVIData/PixCnt/PixelActive1
    SLICE_X84Y43.C2         net (fanout=9)        1.279   video_ready
    SLICE_X84Y43.C          Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y12.ENBU       net (fanout=4)        2.193   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y12.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         6.601ns (1.052ns logic, 5.549ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X77Y41.AQ         Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0
    SLICE_X84Y43.C1         net (fanout=24)       1.120   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]
    SLICE_X84Y43.C          Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y12.ENBU       net (fanout=4)        2.193   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y12.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         4.271ns (0.958ns logic, 3.313ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y12.ENBWRENL), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (1.419 - 1.504)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y57.AQ         Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                          dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X93Y42.B4         net (fanout=29)       2.099   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X93Y42.B          Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                          dvi/DVIData/PixCnt/PixelActive1
    SLICE_X84Y43.C2         net (fanout=9)        1.279   video_ready
    SLICE_X84Y43.C          Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y12.ENBWRENL   net (fanout=4)        2.193   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y12.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         6.623ns (1.052ns logic, 5.571ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (1.419 - 1.508)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y59.AQ         Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                          dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X93Y42.B1         net (fanout=29)       2.077   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X93Y42.B          Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                          dvi/DVIData/PixCnt/PixelActive1
    SLICE_X84Y43.C2         net (fanout=9)        1.279   video_ready
    SLICE_X84Y43.C          Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y12.ENBWRENL   net (fanout=4)        2.193   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y12.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         6.601ns (1.052ns logic, 5.549ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (1.419 - 1.414)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X77Y41.AQ         Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0
    SLICE_X84Y43.C1         net (fanout=24)       1.120   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]
    SLICE_X84Y43.C          Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y12.ENBWRENL   net (fanout=4)        2.193   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y12.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         4.271ns (0.958ns logic, 3.313ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y12.ENBU), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.095ns (Levels of Logic = 2)
  Clock Path Skew:      -0.190ns (1.314 - 1.504)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y57.AQ         Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                          dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X93Y42.B4         net (fanout=29)       2.099   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X93Y42.B          Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                          dvi/DVIData/PixCnt/PixelActive1
    SLICE_X84Y43.C2         net (fanout=9)        1.279   video_ready
    SLICE_X84Y43.C          Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X2Y12.ENBU       net (fanout=4)        1.665   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X2Y12.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         6.095ns (1.052ns logic, 5.043ns route)
                                                          (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.073ns (Levels of Logic = 2)
  Clock Path Skew:      -0.194ns (1.314 - 1.508)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y59.AQ         Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                          dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X93Y42.B1         net (fanout=29)       2.077   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X93Y42.B          Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                          dvi/DVIData/PixCnt/PixelActive1
    SLICE_X84Y43.C2         net (fanout=9)        1.279   video_ready
    SLICE_X84Y43.C          Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X2Y12.ENBU       net (fanout=4)        1.665   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X2Y12.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         6.073ns (1.052ns logic, 5.021ns route)
                                                          (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (1.314 - 1.414)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X77Y41.AQ         Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0
    SLICE_X84Y43.C1         net (fanout=24)       1.120   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]
    SLICE_X84Y43.C          Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X2Y12.ENBU       net (fanout=4)        1.665   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X2Y12.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.743ns (0.958ns logic, 2.785ns route)
                                                          (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X62Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.150 - 0.114)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y50.CQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3
    SLICE_X62Y50.DX      net (fanout=1)        0.165   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3
    SLICE_X62Y50.CLK     Tckdi       (-Th)     0.219   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.195ns logic, 0.165ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_6 (SLICE_X38Y141.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3 (FF)
  Destination:          dvi/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.555ns (Levels of Logic = 1)
  Clock Path Skew:      0.199ns (1.557 - 1.358)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dvi/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3 to dvi/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y139.DQ     Tcko                  0.414   dvi/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3
                                                       dvi/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3
    SLICE_X38Y141.B6     net (fanout=14)       0.337   dvi/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3
    SLICE_X38Y141.CLK    Tah         (-Th)     0.196   dvi/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out<7>
                                                       dvi/DVIInit/I2CControl/Master/SDAShft/_mux0000<6>
                                                       dvi/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.555ns (0.218ns logic, 0.337ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y8.ADDRAL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_10 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.671 - 0.521)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_10 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y42.DQ        Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[10]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_10
    RAMB36_X2Y8.ADDRAL14   net (fanout=11)       0.404   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[10]
    RAMB36_X2Y8.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.524ns (0.120ns logic, 0.404ns route)
                                                         (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X2Y78.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X2Y79.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X2Y68.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.120ns.
 Maximum delay is   2.084ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y278.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y278.CE1    net (fanout=8)        1.029   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
    ILOGIC_X0Y278.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (1.098ns logic, 1.029ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y278.CE1    net (fanout=8)        1.029   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
    ILOGIC_X0Y278.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (1.074ns logic, 1.029ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.985   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (1.098ns logic, 0.985ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.985   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (1.074ns logic, 0.985ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y79.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y79.CE1     net (fanout=8)        0.977   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>
    ILOGIC_X0Y79.CLK     Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (1.098ns logic, 0.977ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y79.CE1     net (fanout=8)        0.977   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>
    ILOGIC_X0Y79.CLKB    Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.074ns logic, 0.977ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.343   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.343   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.343   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.343   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.480ns|            0|            0|            0|       428968|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.740ns|          N/A|            0|            0|           57|            0|
| TS_system_i_clock_generator_0_|      8.000ns|      6.186ns|          N/A|            0|            0|          898|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT0                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|      8.000ns|      7.478ns|          N/A|            0|            0|        20097|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT1                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT2                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|     16.000ns|     13.382ns|          N/A|            0|            0|       400054|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT3                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|     16.000ns|     14.300ns|          N/A|            0|            0|         3935|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT4                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|     20.000ns|      6.808ns|          N/A|            0|            0|         3927|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT5                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.816|         |    1.840|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.816|         |    1.840|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    2.008|         |    2.032|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    2.008|         |    2.032|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.888|         |    1.912|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.888|         |    1.912|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    2.000|         |    2.024|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    2.000|         |    2.024|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.930|         |    1.954|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.930|         |    1.954|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    2.018|         |    2.042|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    2.018|         |    2.042|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    2.060|         |    2.084|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    2.060|         |    2.084|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.816|         |    1.840|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.816|         |    1.840|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    2.008|         |    2.032|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    2.008|         |    2.032|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.888|         |    1.912|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.888|         |    1.912|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    2.000|         |    2.024|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    2.000|         |    2.024|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.930|         |    1.954|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.930|         |    1.954|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    2.018|         |    2.042|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    2.018|         |    2.042|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    2.060|         |    2.084|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    2.060|         |    2.084|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   11.016|    2.701|    4.640|    4.217|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 429609 paths, 16 nets, and 36626 connections

Design statistics:
   Minimum period:  14.300ns{1}   (Maximum frequency:  69.930MHz)
   Maximum path delay from/to any node:   6.588ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May  6 14:29:25 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



